Analysis & Synthesis report for DE10_LITE_D8M_VIP
Fri May 28 06:46:05 2021
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_next
 13. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_state
 14. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|i_next
 15. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|i_state
 16. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state
 17. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state
 18. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int
 19. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mSetup_ST
 20. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|altsyncram_38b1:FIFOram
 28. Source assignments for Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0
 29. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated|altsyncram_cic1:altsyncram2
 30. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component
 31. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated
 32. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|a_graycounter_uh6:rdptr_g1p
 33. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|a_graycounter_qvb:wrptr_g1p
 34. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|altsyncram_r541:fifo_ram
 35. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp
 36. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12
 37. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp
 38. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15
 39. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0
 40. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync
 41. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:underflow_sync
 42. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync
 43. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync
 44. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync
 45. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync
 46. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:clear_underflow_sticky_sync
 47. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync
 48. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync
 49. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo
 50. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated
 51. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_sh6:rdptr_g1p
 52. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_ovb:wrptr_g1p
 53. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram
 54. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_3dc:rdaclr
 55. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:rs_brp
 56. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:rs_bwp
 57. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 58. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15
 59. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:ws_brp
 60. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:ws_bwp
 61. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 62. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18
 63. Source assignments for Qsys:u0|Qsys_altpll_0:altpll_0
 64. Source assignments for Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2|Qsys_altpll_0_dffpipe_l2c:dffpipe3
 65. Source assignments for Qsys:u0|Qsys_control_uart:control_uart
 66. Source assignments for Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_rx:the_Qsys_control_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
 67. Source assignments for Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 68. Source assignments for Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 69. Source assignments for Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 70. Source assignments for Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 71. Source assignments for Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_nl81:auto_generated
 72. Source assignments for Qsys:u0|Qsys_sdram:sdram
 73. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux:cmd_demux
 74. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 75. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux
 76. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_001
 77. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_002
 78. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_003
 79. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 80. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005
 81. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_006
 82. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_007
 83. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_008
 84. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_009
 85. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_010
 86. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_011
 87. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_012
 88. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_013
 89. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_014
 90. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_015
 91. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 92. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 93. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 94. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 95. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 96. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 97. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 98. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 99. Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux
100. Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux_001
101. Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux:rsp_demux
102. Source assignments for Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
103. Source assignments for Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
104. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
105. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
106. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002
107. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
108. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
109. Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0
110. Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component
111. Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0|STREAM_REG:in_reg
112. Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0|STREAM_REG:out_reg
113. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0
114. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c
115. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0
116. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst
117. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst
118. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst
119. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component
120. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component
121. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2|parallel_add:parallel_add_component
122. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component
123. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4|parallel_add:parallel_add_component
124. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component
125. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0
126. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync
127. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:underflow_sync
128. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync
129. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync
130. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync
131. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_control:control
132. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync
133. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync
134. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks
135. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync
136. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync
137. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter
138. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter
139. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:clear_underflow_sticky_sync
140. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync
141. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync
142. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo
143. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo
144. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine
145. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_rx:the_Qsys_control_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
146. Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst
147. Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller
148. Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
149. Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst
150. Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller
151. Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
152. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo
153. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo
154. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
155. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator
156. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator
157. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
158. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator
159. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator
160. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
161. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator
162. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator
163. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
164. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
165. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
166. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
167. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
168. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
169. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator
170. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator
171. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eee_imgproc_0_s1_translator
172. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_uart_s1_translator
173. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent
174. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent
175. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
176. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
177. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
178. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent
179. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
180. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo
181. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent
182. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
183. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo
184. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
185. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
186. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
187. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent
188. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
189. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo
190. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent
191. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor
192. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo
193. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo
194. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
195. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
196. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
197. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
198. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
199. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
200. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
201. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
202. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
203. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
204. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
205. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
206. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
207. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
208. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
209. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
210. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
211. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
212. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent
213. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor
214. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo
215. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent
216. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor
217. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo
218. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent
219. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
220. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo
221. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rdata_fifo
222. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:control_uart_s1_agent
223. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:control_uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor
224. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo
225. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|Qsys_mm_interconnect_0_router_default_decode:the_default_decode
226. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
227. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
228. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_003|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
229. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_004|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
230. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_005|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
231. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_006|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode
232. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_007|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
233. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_008|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
234. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_009|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode
235. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_010|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
236. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_011|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
237. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_012|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
238. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_013|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
239. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_014|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
240. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_015|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
241. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_016|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
242. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_017|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
243. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter
244. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter
245. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
246. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
247. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007|altera_merlin_arbitrator:arb
248. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
249. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
250. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
251. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
252. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
253. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
254. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
255. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
256. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
257. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
258. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
259. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
260. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
261. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
262. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
263. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
264. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
265. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
266. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
267. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
268. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
269. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
270. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
271. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
272. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
273. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
274. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
275. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
276. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
277. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
278. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
279. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
280. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
281. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
282. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
283. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
284. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
285. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator
286. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator
287. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator
288. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent
289. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent
290. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent
291. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
292. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
293. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
294. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router|Qsys_mm_interconnect_1_router_default_decode:the_default_decode
295. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router_001|Qsys_mm_interconnect_1_router_default_decode:the_default_decode
296. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode
297. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter
298. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
299. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
300. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
301. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
302. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
303. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
304. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
305. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
306. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
307. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
308. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
309. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
310. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
311. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
312. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
313. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
314. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
315. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
316. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
317. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
318. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
319. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
320. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller
321. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
322. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
323. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001
324. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
325. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
326. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002
327. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
328. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
329. Parameter Settings for User Entity Instance: FpsMonitor:uFps
330. Parameter Settings for Inferred Entity Instance: Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1
331. Parameter Settings for Inferred Entity Instance: Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0
332. Parameter Settings for Inferred Entity Instance: Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2
333. scfifo Parameter Settings by Entity Instance
334. dcfifo Parameter Settings by Entity Instance
335. altshift_taps Parameter Settings by Entity Instance
336. altsyncram Parameter Settings by Entity Instance
337. lpm_mult Parameter Settings by Entity Instance
338. Port Connectivity Checks: "FpsMonitor:uFps"
339. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
340. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_002"
341. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
342. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_001"
343. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
344. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller"
345. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
346. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
347. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
348. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
349. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
350. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
351. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
352. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
353. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
354. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
355. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
356. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
357. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode"
358. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router|Qsys_mm_interconnect_1_router_default_decode:the_default_decode"
359. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
360. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
361. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent"
362. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent"
363. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent"
364. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator"
365. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator"
366. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator"
367. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
368. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
369. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
370. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
371. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
372. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
373. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
374. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_006|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode"
375. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode"
376. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
377. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|Qsys_mm_interconnect_0_router_default_decode:the_default_decode"
378. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo"
379. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:control_uart_s1_agent"
380. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rdata_fifo"
381. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo"
382. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent"
383. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo"
384. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent"
385. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo"
386. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent"
387. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
388. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
389. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
390. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
391. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
392. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
393. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
394. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
395. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
396. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
397. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
398. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
399. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo"
400. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo"
401. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent"
402. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo"
403. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent"
404. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
405. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
406. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo"
407. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent"
408. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo"
409. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent"
410. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
411. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
412. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent"
413. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent"
414. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_uart_s1_translator"
415. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eee_imgproc_0_s1_translator"
416. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator"
417. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator"
418. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
419. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
420. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
421. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
422. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
423. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
424. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator"
425. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator"
426. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
427. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator"
428. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator"
429. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
430. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator"
431. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator"
432. Port Connectivity Checks: "Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module"
433. Port Connectivity Checks: "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu"
434. Port Connectivity Checks: "Qsys:u0|Qsys_nios2_gen2:nios2_gen2"
435. Port Connectivity Checks: "Qsys:u0|Qsys_jtag_uart:jtag_uart"
436. Port Connectivity Checks: "Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst"
437. Port Connectivity Checks: "Qsys:u0|Qsys_control_uart:control_uart"
438. Port Connectivity Checks: "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_altpll_u3t2:sd1"
439. Port Connectivity Checks: "Qsys:u0|Qsys_altpll_0:altpll_0"
440. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo"
441. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync"
442. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter"
443. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter"
444. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync"
445. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode"
446. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks"
447. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync"
448. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync"
449. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"
450. Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4"
451. Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3"
452. Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2"
453. Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1"
454. Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst"
455. Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"
456. Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"
457. Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst"
458. Port Connectivity Checks: "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c"
459. Port Connectivity Checks: "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f"
460. Port Connectivity Checks: "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"
461. Port Connectivity Checks: "Qsys:u0"
462. Post-Synthesis Netlist Statistics for Top Partition
463. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
464. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
465. Elapsed Time Per Partition
466. Analysis & Synthesis Messages
467. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 28 06:46:04 2021       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; DE10_LITE_D8M_VIP                           ;
; Top-level Entity Name              ; DE10_LITE_D8M_VIP                           ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 12,672                                      ;
;     Total combinational functions  ; 10,195                                      ;
;     Dedicated logic registers      ; 7,313                                       ;
; Total registers                    ; 7313                                        ;
; Total pins                         ; 171                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,317,048                                   ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; DE10_LITE_D8M_VIP  ; DE10_LITE_D8M_VIP  ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                              ; Library     ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+
; FpsMonitor.v                                                                                              ; yes             ; User Verilog HDL File                        ; E:/DE10_LITE_D8M_VIP_16/FpsMonitor.v                                                                      ;             ;
; ip/EEE_IMGPROC/STREAM_REG.v                                                                               ; yes             ; User Verilog HDL File                        ; E:/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG.v                                                       ;             ;
; DE10_LITE_D8M_VIP.v                                                                                       ; yes             ; User Verilog HDL File                        ; E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v                                                               ;             ;
; ip/EEE_IMGPROC/MSG_FIFO.v                                                                                 ; yes             ; User Wizard-Generated File                   ; E:/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MSG_FIFO.v                                                         ;             ;
; ip/EEE_IMGPROC/EEE_IMGPROC.v                                                                              ; yes             ; User Verilog HDL File                        ; E:/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/EEE_IMGPROC.v                                                      ;             ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/qsys.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/qsys.v                                                                 ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/bayer2rgb.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/bayer2rgb.v                                                 ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/bayer_linebuffer.v                                          ; yes             ; Auto-Found Wizard-Generated File             ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/bayer_linebuffer.v                                          ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/camera_bayer.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/camera_bayer.v                                              ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/camera_rgb.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/camera_rgb.v                                                ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/eee_imgproc.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/eee_imgproc.v                                               ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/f_vcm.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/f_vcm.v                                                     ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/i2c_vcm_config.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/i2c_vcm_config.v                                            ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/i2c_vcm_controller.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/i2c_vcm_controller.v                                        ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File               ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd                                      ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_altpll_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_altpll_0.v                                             ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_control_uart.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_control_uart.v                                         ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_irq_mapper.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_irq_mapper.sv                                          ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_jtag_uart.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_jtag_uart.v                                            ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_key.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_key.v                                                  ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_led.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_led.v                                                  ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mipi_pwdn_n.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mipi_pwdn_n.v                                          ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v                                    ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v                  ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv                         ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv                     ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv                           ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv                       ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv                            ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv                        ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv                        ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv                        ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv                         ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv                     ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv                     ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv                           ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv                       ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v                                    ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v                  ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv                         ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv                           ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv                            ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv                        ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv                         ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv                           ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2.v                                           ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v                                       ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v                    ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v                    ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v                       ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v                       ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v                   ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v                   ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v                             ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v                             ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v                            ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v                            ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_onchip_memory2_0.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_onchip_memory2_0.v                                     ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_sdram.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_sdram.v                                                ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_sw.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_sw.v                                                   ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_sysid_qsys.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_sysid_qsys.v                                           ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_timer.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_timer.v                                                ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/terasic_auto_focus.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/terasic_auto_focus.v                                        ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/terasic_camera.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/terasic_camera.v                                            ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/vcm_ctrl_p.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/vcm_ctrl_p.v                                                ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/add2.v                                                      ; yes             ; Auto-Found Wizard-Generated File             ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/add2.v                                                      ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/add4.v                                                      ; yes             ; Auto-Found Wizard-Generated File             ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/add4.v                                                      ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_au.vhd                                          ; yes             ; Auto-Found VHDL File                         ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_au.vhd                                          ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd              ; yes             ; Auto-Found VHDL File                         ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd              ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_avalon_st_input.vhd                             ; yes             ; Auto-Found VHDL File                         ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_avalon_st_input.vhd                             ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_avalon_st_output.vhd                            ; yes             ; Auto-Found VHDL File                         ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_avalon_st_output.vhd                            ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_cmp.vhd                                         ; yes             ; Auto-Found VHDL File                         ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_cmp.vhd                                         ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_fifo_usedw_calculator.vhd                       ; yes             ; Auto-Found VHDL File                         ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_fifo_usedw_calculator.vhd                       ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_general_fifo.vhd                                ; yes             ; Auto-Found VHDL File                         ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_general_fifo.vhd                                ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_logic_fifo.vhd                                  ; yes             ; Auto-Found VHDL File                         ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_logic_fifo.vhd                                  ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_muxbin2.vhd                                     ; yes             ; Auto-Found VHDL File                         ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_muxbin2.vhd                                     ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_muxhot16.vhd                                    ; yes             ; Auto-Found VHDL File                         ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_muxhot16.vhd                                    ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_one_bit_delay.vhd                               ; yes             ; Auto-Found VHDL File                         ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_one_bit_delay.vhd                               ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_package.vhd                                     ; yes             ; Auto-Found VHDL File                         ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_package.vhd                                     ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_pc.vhd                                          ; yes             ; Auto-Found VHDL File                         ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_pc.vhd                                          ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_pulling_width_adapter.vhd                       ; yes             ; Auto-Found VHDL File                         ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_pulling_width_adapter.vhd                       ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_pushing_width_adapter.vhd                       ; yes             ; Auto-Found VHDL File                         ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_pushing_width_adapter.vhd                       ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_ram_fifo.vhd                                    ; yes             ; Auto-Found VHDL File                         ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_ram_fifo.vhd                                    ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_reg.vhd                                         ; yes             ; Auto-Found VHDL File                         ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_cusp160_reg.vhd                                         ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv                                     ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v                       ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v                       ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v                              ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v                              ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv                          ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v                         ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v                         ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v                                 ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v                        ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v                        ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_common_sync.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_common_sync.v                                 ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v                         ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v                         ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_avalon_sc_fifo.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_avalon_sc_fifo.v                                     ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v                            ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v                            ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v                  ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v                  ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_address_alignment.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_address_alignment.sv                          ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_arbitrator.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_arbitrator.sv                                 ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv                              ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv                         ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv                         ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_master_agent.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_master_agent.sv                               ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_master_translator.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_master_translator.sv                          ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_slave_agent.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_slave_agent.sv                                ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_slave_translator.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_slave_translator.sv                           ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv                            ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_width_adapter.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_merlin_width_adapter.sv                              ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_reset_controller.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_reset_controller.v                                   ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_reset_synchronizer.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_reset_synchronizer.v                                 ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_std_synchronizer_nocut.v                             ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_std_synchronizer_nocut.v                             ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v                                       ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/i2c_master_byte_ctrl.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/i2c_master_byte_ctrl.v                                      ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/i2c_master_defines.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/i2c_master_defines.v                                        ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/i2c_master_top.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/i2c_master_top.v                                            ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/i2c_opencores.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/i2c_opencores.v                                             ; Qsys        ;
; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/rgb_fifo.v                                                  ; yes             ; Auto-Found Wizard-Generated File             ; e:/de10_lite_d8m_vip_16/db/ip/qsys/submodules/rgb_fifo.v                                                  ; Qsys        ;
; scfifo.tdf                                                                                                ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf                                         ;             ;
; a_regfifo.inc                                                                                             ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc                                      ;             ;
; a_dpfifo.inc                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                       ;             ;
; a_i2fifo.inc                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                       ;             ;
; a_fffifo.inc                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                       ;             ;
; a_f2fifo.inc                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                       ;             ;
; aglobal160.inc                                                                                            ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                     ;             ;
; db/scfifo_9a21.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/scfifo_9a21.tdf                                                                ;             ;
; db/a_dpfifo_s121.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf                                                              ;             ;
; db/altsyncram_38b1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/altsyncram_38b1.tdf                                                            ;             ;
; db/cmpr_b78.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/cmpr_b78.tdf                                                                   ;             ;
; db/cntr_mka.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/cntr_mka.tdf                                                                   ;             ;
; db/cntr_3l6.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/cntr_3l6.tdf                                                                   ;             ;
; db/cntr_nka.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/cntr_nka.tdf                                                                   ;             ;
; altshift_taps.tdf                                                                                         ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altshift_taps.tdf                                  ;             ;
; altdpram.inc                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                       ;             ;
; lpm_counter.inc                                                                                           ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                    ;             ;
; lpm_compare.inc                                                                                           ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                    ;             ;
; lpm_constant.inc                                                                                          ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                   ;             ;
; db/shift_taps_3021.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf                                                            ;             ;
; db/altsyncram_cic1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/altsyncram_cic1.tdf                                                            ;             ;
; db/cntr_p8f.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/cntr_p8f.tdf                                                                   ;             ;
; db/cmpr_tsb.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/cmpr_tsb.tdf                                                                   ;             ;
; db/cntr_fog.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/cntr_fog.tdf                                                                   ;             ;
; parallel_add.tdf                                                                                          ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/parallel_add.tdf                                   ;             ;
; pcpa_add.inc                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/pcpa_add.inc                                       ;             ;
; csa_add.inc                                                                                               ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/csa_add.inc                                        ;             ;
; altshift.inc                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altshift.inc                                       ;             ;
; db/par_add_1ae.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/par_add_1ae.tdf                                                                ;             ;
; db/par_add_u9e.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/par_add_u9e.tdf                                                                ;             ;
; dcfifo.tdf                                                                                                ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf                                         ;             ;
; lpm_add_sub.inc                                                                                           ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;             ;
; a_graycounter.inc                                                                                         ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/a_graycounter.inc                                  ;             ;
; a_fefifo.inc                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/a_fefifo.inc                                       ;             ;
; a_gray2bin.inc                                                                                            ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/a_gray2bin.inc                                     ;             ;
; dffpipe.inc                                                                                               ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc                                        ;             ;
; alt_sync_fifo.inc                                                                                         ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                  ;             ;
; altsyncram_fifo.inc                                                                                       ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                ;             ;
; db/dcfifo_6kh1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf                                                                ;             ;
; db/a_graycounter_uh6.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/a_graycounter_uh6.tdf                                                          ;             ;
; db/a_graycounter_qvb.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/a_graycounter_qvb.tdf                                                          ;             ;
; db/altsyncram_r541.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/altsyncram_r541.tdf                                                            ;             ;
; db/alt_synch_pipe_bpl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_bpl.tdf                                                         ;             ;
; db/dffpipe_se9.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/dffpipe_se9.tdf                                                                ;             ;
; db/alt_synch_pipe_cpl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_cpl.tdf                                                         ;             ;
; db/dffpipe_te9.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/dffpipe_te9.tdf                                                                ;             ;
; db/cmpr_3h5.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/cmpr_3h5.tdf                                                                   ;             ;
; db/cmpr_2h5.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/cmpr_2h5.tdf                                                                   ;             ;
; db/mux_9d7.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/mux_9d7.tdf                                                                    ;             ;
; db/dcfifo_isj1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf                                                                ;             ;
; db/a_gray2bin_tsa.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/a_gray2bin_tsa.tdf                                                             ;             ;
; db/a_graycounter_sh6.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/a_graycounter_sh6.tdf                                                          ;             ;
; db/a_graycounter_ovb.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/a_graycounter_ovb.tdf                                                          ;             ;
; db/altsyncram_uc61.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf                                                            ;             ;
; db/dffpipe_3dc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/dffpipe_3dc.tdf                                                                ;             ;
; db/dffpipe_pe9.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/dffpipe_pe9.tdf                                                                ;             ;
; db/alt_synch_pipe_9pl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_9pl.tdf                                                         ;             ;
; db/dffpipe_qe9.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/dffpipe_qe9.tdf                                                                ;             ;
; db/alt_synch_pipe_apl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_apl.tdf                                                         ;             ;
; db/dffpipe_re9.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/dffpipe_re9.tdf                                                                ;             ;
; db/cmpr_1h5.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/cmpr_1h5.tdf                                                                   ;             ;
; altsyncram.tdf                                                                                            ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                     ;             ;
; stratix_ram_block.inc                                                                                     ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;             ;
; lpm_mux.inc                                                                                               ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                        ;             ;
; lpm_decode.inc                                                                                            ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                     ;             ;
; a_rdenreg.inc                                                                                             ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;             ;
; altrom.inc                                                                                                ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                         ;             ;
; altram.inc                                                                                                ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altram.inc                                         ;             ;
; db/altsyncram_c5l1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf                                                            ;             ;
; db/altsyncram_80l1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf                                                            ;             ;
; lpm_counter.tdf                                                                                           ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                                    ;             ;
; cmpconst.inc                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/cmpconst.inc                                       ;             ;
; dffeea.inc                                                                                                ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/dffeea.inc                                         ;             ;
; alt_counter_stratix.inc                                                                                   ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                            ;             ;
; db/cntr_qll.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/cntr_qll.tdf                                                                   ;             ;
; altera_std_synchronizer.v                                                                                 ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                          ;             ;
; db/scfifo_9621.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/scfifo_9621.tdf                                                                ;             ;
; db/a_dpfifo_bb01.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/a_dpfifo_bb01.tdf                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/a_fefifo_7cf.tdf                                                               ;             ;
; db/cntr_337.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/cntr_337.tdf                                                                   ;             ;
; db/altsyncram_dtn1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/altsyncram_dtn1.tdf                                                            ;             ;
; db/cntr_n2b.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/cntr_n2b.tdf                                                                   ;             ;
; alt_jtag_atlantic.v                                                                                       ; yes             ; Encrypted Megafunction                       ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                ;             ;
; altera_sld_agent_endpoint.vhd                                                                             ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                      ;             ;
; altera_fabric_endpoint.vhd                                                                                ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                         ;             ;
; db/altsyncram_2uc1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/altsyncram_2uc1.tdf                                                            ;             ;
; db/altsyncram_1lc1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/altsyncram_1lc1.tdf                                                            ;             ;
; db/altsyncram_vhc1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/altsyncram_vhc1.tdf                                                            ;             ;
; db/altsyncram_5tb1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/altsyncram_5tb1.tdf                                                            ;             ;
; altera_mult_add.tdf                                                                                       ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf                                ;             ;
; db/altera_mult_add_bbo2.v                                                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/altera_mult_add_bbo2.v                                                         ;             ;
; altera_mult_add_rtl.v                                                                                     ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                              ;             ;
; db/altsyncram_9tb1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/altsyncram_9tb1.tdf                                                            ;             ;
; db/altsyncram_aoe1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/altsyncram_aoe1.tdf                                                            ;             ;
; db/altsyncram_hec1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/altsyncram_hec1.tdf                                                            ;             ;
; db/altsyncram_0n61.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/altsyncram_0n61.tdf                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                                  ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                             ; yes             ; Encrypted Megafunction                       ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                         ; yes             ; Encrypted Megafunction                       ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                  ;             ;
; db/altsyncram_nl81.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/altsyncram_nl81.tdf                                                            ;             ;
; db/decode_c7a.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/decode_c7a.tdf                                                                 ;             ;
; db/mux_93b.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/mux_93b.tdf                                                                    ;             ;
; pzdyqx.vhd                                                                                                ; yes             ; Encrypted Megafunction                       ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/pzdyqx.vhd                                         ;             ;
; sld_hub.vhd                                                                                               ; yes             ; Encrypted Megafunction                       ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                        ; altera_sld  ;
; db/ip/sld2d1b536e/alt_sld_fab.v                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/alt_sld_fab.v                                                   ; alt_sld_fab ;
; db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v                            ; alt_sld_fab ;
; db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                     ; alt_sld_fab ;
; db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                  ; alt_sld_fab ;
; db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                        ; yes             ; Encrypted Auto-Found VHDL File               ; E:/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                ; alt_sld_fab ;
; db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                   ;             ;
; sld_rom_sr.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                     ;             ;
; lpm_mult.tdf                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf                                       ;             ;
; multcore.inc                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/multcore.inc                                       ;             ;
; bypassff.inc                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                                       ;             ;
; db/mult_9401.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/mult_9401.tdf                                                                  ;             ;
; db/mult_9b01.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/mult_9b01.tdf                                                                  ;             ;
; multcore.tdf                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/multcore.tdf                                       ;             ;
; mpar_add.inc                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/mpar_add.inc                                       ;             ;
; muleabz.inc                                                                                               ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/muleabz.inc                                        ;             ;
; mul_lfrg.inc                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/mul_lfrg.inc                                       ;             ;
; mul_boothc.inc                                                                                            ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/mul_boothc.inc                                     ;             ;
; alt_ded_mult.inc                                                                                          ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                   ;             ;
; alt_ded_mult_y.inc                                                                                        ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                 ;             ;
; mpar_add.tdf                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf                                       ;             ;
; lpm_add_sub.tdf                                                                                           ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                    ;             ;
; addcore.inc                                                                                               ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/addcore.inc                                        ;             ;
; look_add.inc                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/look_add.inc                                       ;             ;
; alt_stratix_add_sub.inc                                                                                   ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                            ;             ;
; db/add_sub_brg.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/add_sub_brg.tdf                                                                ;             ;
; altshift.tdf                                                                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altshift.tdf                                       ;             ;
; db/add_sub_arg.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/add_sub_arg.tdf                                                                ;             ;
; db/add_sub_1qg.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/DE10_LITE_D8M_VIP_16/db/add_sub_1qg.tdf                                                                ;             ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 12,672                                                                        ;
;                                             ;                                                                               ;
; Total combinational functions               ; 10195                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                               ;
;     -- 4 input functions                    ; 5343                                                                          ;
;     -- 3 input functions                    ; 2672                                                                          ;
;     -- <=2 input functions                  ; 2180                                                                          ;
;                                             ;                                                                               ;
; Logic elements by mode                      ;                                                                               ;
;     -- normal mode                          ; 8781                                                                          ;
;     -- arithmetic mode                      ; 1414                                                                          ;
;                                             ;                                                                               ;
; Total registers                             ; 7313                                                                          ;
;     -- Dedicated logic registers            ; 7313                                                                          ;
;     -- I/O registers                        ; 0                                                                             ;
;                                             ;                                                                               ;
; I/O pins                                    ; 171                                                                           ;
; Total memory bits                           ; 1317048                                                                       ;
;                                             ;                                                                               ;
; Embedded Multiplier 9-bit elements          ; 6                                                                             ;
;                                             ;                                                                               ;
; Total PLLs                                  ; 1                                                                             ;
;     -- PLLs                                 ; 1                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_altpll_u3t2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 4232                                                                          ;
; Total fan-out                               ; 69910                                                                         ;
; Average fan-out                             ; 3.79                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; |DE10_LITE_D8M_VIP                                                                                                                      ; 10195 (1)         ; 7313 (12)    ; 1317048     ; 0          ; 6            ; 0       ; 3         ; 171  ; 0            ; 0          ; |DE10_LITE_D8M_VIP                                                                                                                                                                                                                                                                                                                                                       ; DE10_LITE_D8M_VIP                          ; work         ;
;    |FpsMonitor:uFps|                                                                                                                    ; 72 (72)           ; 44 (44)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|FpsMonitor:uFps                                                                                                                                                                                                                                                                                                                                       ; FpsMonitor                                 ; work         ;
;    |Qsys:u0|                                                                                                                            ; 9829 (0)          ; 7095 (0)     ; 1317048     ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0                                                                                                                                                                                                                                                                                                                                               ; Qsys                                       ; Qsys         ;
;       |EEE_IMGPROC:eee_imgproc_0|                                                                                                       ; 2047 (1925)       ; 941 (855)    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0                                                                                                                                                                                                                                                                                                                     ; EEE_IMGPROC                                ; Qsys         ;
;          |MSG_FIFO:MSG_FIFO_inst|                                                                                                       ; 63 (0)            ; 37 (0)       ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst                                                                                                                                                                                                                                                                                              ; MSG_FIFO                                   ; work         ;
;             |scfifo:scfifo_component|                                                                                                   ; 63 (0)            ; 37 (0)       ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                                      ; scfifo                                     ; work         ;
;                |scfifo_9a21:auto_generated|                                                                                             ; 63 (0)            ; 37 (0)       ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated                                                                                                                                                                                                                                           ; scfifo_9a21                                ; work         ;
;                   |a_dpfifo_s121:dpfifo|                                                                                                ; 63 (37)           ; 37 (14)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo                                                                                                                                                                                                                      ; a_dpfifo_s121                              ; work         ;
;                      |altsyncram_38b1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|altsyncram_38b1:FIFOram                                                                                                                                                                                              ; altsyncram_38b1                            ; work         ;
;                      |cntr_3l6:usedw_counter|                                                                                           ; 9 (9)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|cntr_3l6:usedw_counter                                                                                                                                                                                               ; cntr_3l6                                   ; work         ;
;                      |cntr_mka:rd_ptr_msb|                                                                                              ; 8 (8)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|cntr_mka:rd_ptr_msb                                                                                                                                                                                                  ; cntr_mka                                   ; work         ;
;                      |cntr_nka:wr_ptr|                                                                                                  ; 9 (9)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|cntr_nka:wr_ptr                                                                                                                                                                                                      ; cntr_nka                                   ; work         ;
;          |STREAM_REG:in_reg|                                                                                                            ; 33 (33)           ; 28 (28)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|STREAM_REG:in_reg                                                                                                                                                                                                                                                                                                   ; STREAM_REG                                 ; work         ;
;          |STREAM_REG:out_reg|                                                                                                           ; 26 (26)           ; 21 (21)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|STREAM_REG:out_reg                                                                                                                                                                                                                                                                                                  ; STREAM_REG                                 ; work         ;
;       |Qsys_alt_vip_vfb_0:alt_vip_vfb_0|                                                                                                ; 1553 (202)        ; 1516 (109)   ; 72192       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0                                                                                                                                                                                                                                                                                                              ; Qsys_alt_vip_vfb_0                         ; qsys         ;
;          |ALT_CUSP160_AU:vfb_reader_current_packet_id_au|                                                                               ; 2 (2)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_current_packet_id_au                                                                                                                                                                                                                                                               ; ALT_CUSP160_AU                             ; qsys         ;
;          |ALT_CUSP160_AU:vfb_reader_length_cnt_4_id_3254_line897|                                                                       ; 21 (21)           ; 20 (20)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_length_cnt_4_id_3254_line897                                                                                                                                                                                                                                                       ; ALT_CUSP160_AU                             ; qsys         ;
;          |ALT_CUSP160_AU:vfb_reader_length_cnt_id_3256_line897|                                                                         ; 22 (22)           ; 20 (20)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_length_cnt_id_3256_line897                                                                                                                                                                                                                                                         ; ALT_CUSP160_AU                             ; qsys         ;
;          |ALT_CUSP160_AU:vfb_reader_length_cnt_id_3265_line897|                                                                         ; 21 (21)           ; 20 (20)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_length_cnt_id_3265_line897                                                                                                                                                                                                                                                         ; ALT_CUSP160_AU                             ; qsys         ;
;          |ALT_CUSP160_AU:vfb_reader_packet_read_address_au|                                                                             ; 23 (23)           ; 22 (22)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_packet_read_address_au                                                                                                                                                                                                                                                             ; ALT_CUSP160_AU                             ; qsys         ;
;          |ALT_CUSP160_AU:vfb_reader_read_address_au|                                                                                    ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_read_address_au                                                                                                                                                                                                                                                                    ; ALT_CUSP160_AU                             ; qsys         ;
;          |ALT_CUSP160_AU:vfb_writer_first_packet_id_au|                                                                                 ; 2 (2)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_first_packet_id_au                                                                                                                                                                                                                                                                 ; ALT_CUSP160_AU                             ; qsys         ;
;          |ALT_CUSP160_AU:vfb_writer_length_counter_au|                                                                                  ; 22 (22)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_length_counter_au                                                                                                                                                                                                                                                                  ; ALT_CUSP160_AU                             ; qsys         ;
;          |ALT_CUSP160_AU:vfb_writer_next_to_last_packet_id_au|                                                                          ; 2 (2)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_next_to_last_packet_id_au                                                                                                                                                                                                                                                          ; ALT_CUSP160_AU                             ; qsys         ;
;          |ALT_CUSP160_AU:vfb_writer_overflow_trigger_au|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_overflow_trigger_au                                                                                                                                                                                                                                                                ; ALT_CUSP160_AU                             ; qsys         ;
;          |ALT_CUSP160_AU:vfb_writer_packet_write_address_au|                                                                            ; 23 (23)           ; 22 (22)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_packet_write_address_au                                                                                                                                                                                                                                                            ; ALT_CUSP160_AU                             ; qsys         ;
;          |ALT_CUSP160_AU:vfb_writer_word_counter_au|                                                                                    ; 23 (23)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_word_counter_au                                                                                                                                                                                                                                                                    ; ALT_CUSP160_AU                             ; qsys         ;
;          |ALT_CUSP160_AU:vfb_writer_word_counter_trigger_au|                                                                            ; 4 (4)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_word_counter_trigger_au                                                                                                                                                                                                                                                            ; ALT_CUSP160_AU                             ; qsys         ;
;          |ALT_CUSP160_AU:vfb_writer_write_address_au|                                                                                   ; 33 (33)           ; 22 (22)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_write_address_au                                                                                                                                                                                                                                                                   ; ALT_CUSP160_AU                             ; qsys         ;
;          |ALT_CUSP160_AU:wrap_packet_id_id_3247_line1077|                                                                               ; 2 (2)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:wrap_packet_id_id_3247_line1077                                                                                                                                                                                                                                                               ; ALT_CUSP160_AU                             ; qsys         ;
;          |ALT_CUSP160_AVALON_ST_OUTPUT:dout|                                                                                            ; 11 (11)           ; 28 (28)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AVALON_ST_OUTPUT:dout                                                                                                                                                                                                                                                                            ; ALT_CUSP160_AVALON_ST_OUTPUT               ; qsys         ;
;          |alt_cusp160_avalon_mm_bursting_master_fifo:read_master|                                                                       ; 293 (195)         ; 248 (157)    ; 24576       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master                                                                                                                                                                                                                                                       ; alt_cusp160_avalon_mm_bursting_master_fifo ; qsys         ;
;             |alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|                                                                    ; 52 (0)            ; 46 (0)       ; 24576       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo                                                                                                                                                                                                ; alt_cusp160_general_fifo                   ; qsys         ;
;                |alt_cusp160_fifo_usedw_calculator:usedw_calculator|                                                                     ; 31 (31)           ; 26 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator                                                                                                                                             ; alt_cusp160_fifo_usedw_calculator          ; qsys         ;
;                   |alt_cusp160_one_bit_delay:\single_clock_gen:wrreq_delayer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|alt_cusp160_one_bit_delay:\single_clock_gen:wrreq_delayer                                                                                   ; alt_cusp160_one_bit_delay                  ; qsys         ;
;                |alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                                                 ; 21 (21)           ; 20 (20)      ; 24576       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                                         ; alt_cusp160_ram_fifo                       ; qsys         ;
;                   |altsyncram:ram|                                                                                                      ; 0 (0)             ; 0 (0)        ; 24576       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                                          ; altsyncram                                 ; work         ;
;                      |altsyncram_c5l1:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 24576       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated                                                                                           ; altsyncram_c5l1                            ; work         ;
;             |alt_cusp160_general_fifo:cmd_fifo|                                                                                         ; 46 (0)            ; 45 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo                                                                                                                                                                                                                     ; alt_cusp160_general_fifo                   ; qsys         ;
;                |alt_cusp160_fifo_usedw_calculator:usedw_calculator|                                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator                                                                                                                                                                  ; alt_cusp160_fifo_usedw_calculator          ; qsys         ;
;                |alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|                                                              ; 44 (43)           ; 43 (42)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo                                                                                                                                                           ; alt_cusp160_logic_fifo                     ; qsys         ;
;                   |alt_cusp160_fifo_usedw_calculator:usedw_calculator|                                                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator                                                                                                        ; alt_cusp160_fifo_usedw_calculator          ; qsys         ;
;          |alt_cusp160_avalon_mm_bursting_master_fifo:write_master|                                                                      ; 364 (147)         ; 385 (190)    ; 47616       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master                                                                                                                                                                                                                                                      ; alt_cusp160_avalon_mm_bursting_master_fifo ; qsys         ;
;             |alt_cusp160_general_fifo:\write_used_gen:wdata_fifo|                                                                       ; 51 (0)            ; 46 (0)       ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:\write_used_gen:wdata_fifo                                                                                                                                                                                                  ; alt_cusp160_general_fifo                   ; qsys         ;
;                |alt_cusp160_fifo_usedw_calculator:usedw_calculator|                                                                     ; 31 (31)           ; 26 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:\write_used_gen:wdata_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator                                                                                                                                               ; alt_cusp160_fifo_usedw_calculator          ; qsys         ;
;                   |alt_cusp160_one_bit_delay:\single_clock_gen:wrreq_delayer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:\write_used_gen:wdata_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|alt_cusp160_one_bit_delay:\single_clock_gen:wrreq_delayer                                                                                     ; alt_cusp160_one_bit_delay                  ; qsys         ;
;                |alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                                                 ; 20 (20)           ; 20 (20)      ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:\write_used_gen:wdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                                           ; alt_cusp160_ram_fifo                       ; qsys         ;
;                   |altsyncram:ram|                                                                                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:\write_used_gen:wdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                                            ; altsyncram                                 ; work         ;
;                      |altsyncram_c5l1:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:\write_used_gen:wdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated                                                                                             ; altsyncram_c5l1                            ; work         ;
;             |alt_cusp160_general_fifo:cmd_fifo|                                                                                         ; 166 (6)           ; 149 (2)      ; 14848       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo                                                                                                                                                                                                                    ; alt_cusp160_general_fifo                   ; qsys         ;
;                |alt_cusp160_fifo_usedw_calculator:usedw_calculator|                                                                     ; 30 (30)           ; 25 (20)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator                                                                                                                                                                 ; alt_cusp160_fifo_usedw_calculator          ; qsys         ;
;                   |alt_cusp160_one_bit_delay:\single_clock_gen:wrreq_delayer|                                                           ; 0 (0)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|alt_cusp160_one_bit_delay:\single_clock_gen:wrreq_delayer                                                                                                       ; alt_cusp160_one_bit_delay                  ; qsys         ;
;                |alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|                                ; 97 (94)           ; 89 (87)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo                                                                                                                            ; alt_cusp160_logic_fifo                     ; qsys         ;
;                   |alt_cusp160_fifo_usedw_calculator:usedw_calculator|                                                                  ; 3 (3)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator                                                                         ; alt_cusp160_fifo_usedw_calculator          ; qsys         ;
;                |alt_cusp160_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|                        ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer                                                                                                                    ; alt_cusp160_one_bit_delay                  ; qsys         ;
;                |alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                                                 ; 33 (18)           ; 31 (18)      ; 14848       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                                                             ; alt_cusp160_ram_fifo                       ; qsys         ;
;                   |alt_cusp160_fifo_usedw_calculator:usedw_calculator|                                                                  ; 15 (15)           ; 13 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator                                                                                                          ; alt_cusp160_fifo_usedw_calculator          ; qsys         ;
;                      |alt_cusp160_one_bit_delay:\single_clock_gen:wrreq_delayer|                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|alt_cusp160_one_bit_delay:\single_clock_gen:wrreq_delayer                                                ; alt_cusp160_one_bit_delay                  ; qsys         ;
;                   |altsyncram:ram|                                                                                                      ; 0 (0)             ; 0 (0)        ; 14848       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                                                              ; altsyncram                                 ; work         ;
;                      |altsyncram_80l1:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 14848       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated                                                                                                               ; altsyncram_80l1                            ; work         ;
;          |alt_cusp160_avalon_st_input:din|                                                                                              ; 118 (118)         ; 106 (106)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_st_input:din                                                                                                                                                                                                                                                                              ; alt_cusp160_avalon_st_input                ; qsys         ;
;          |alt_cusp160_cmp:fu_id_4494_line325_93|                                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_4494_line325_93                                                                                                                                                                                                                                                                        ; alt_cusp160_cmp                            ; qsys         ;
;          |alt_cusp160_cmp:fu_id_4510_line325_52|                                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_4510_line325_52                                                                                                                                                                                                                                                                        ; alt_cusp160_cmp                            ; qsys         ;
;          |alt_cusp160_cmp:fu_id_4526_line201_52|                                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_4526_line201_52                                                                                                                                                                                                                                                                        ; alt_cusp160_cmp                            ; qsys         ;
;          |alt_cusp160_cmp:fu_id_4696_line202_58|                                                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_4696_line202_58                                                                                                                                                                                                                                                                        ; alt_cusp160_cmp                            ; qsys         ;
;          |alt_cusp160_cmp:fu_id_5804_line563_105|                                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_5804_line563_105                                                                                                                                                                                                                                                                       ; alt_cusp160_cmp                            ; qsys         ;
;          |alt_cusp160_cmp:fu_id_5987_line933_38|                                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_5987_line933_38                                                                                                                                                                                                                                                                        ; alt_cusp160_cmp                            ; qsys         ;
;          |alt_cusp160_cmp:fu_id_6225_line1062_114|                                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_6225_line1062_114                                                                                                                                                                                                                                                                      ; alt_cusp160_cmp                            ; qsys         ;
;          |alt_cusp160_cmp:fu_id_6241_line1063_112|                                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_6241_line1063_112                                                                                                                                                                                                                                                                      ; alt_cusp160_cmp                            ; qsys         ;
;          |alt_cusp160_cmp:fu_id_6323_line1188_29|                                                                                       ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_6323_line1188_29                                                                                                                                                                                                                                                                       ; alt_cusp160_cmp                            ; qsys         ;
;          |alt_cusp160_cmp:fu_id_6458_line1248_53|                                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_6458_line1248_53                                                                                                                                                                                                                                                                       ; alt_cusp160_cmp                            ; qsys         ;
;          |alt_cusp160_muxbin2:msg_buffer_id_3153_line170_d_muxinst|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:msg_buffer_id_3153_line170_d_muxinst                                                                                                                                                                                                                                                     ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:msg_buffer_reply_id_3148_line162_d_muxinst|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:msg_buffer_reply_id_3148_line162_d_muxinst                                                                                                                                                                                                                                               ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:msg_field_height_id_3161_line174_d_muxinst|                                                               ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:msg_field_height_id_3161_line174_d_muxinst                                                                                                                                                                                                                                               ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:msg_field_interlace_id_3165_line176_d_muxinst|                                                            ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:msg_field_interlace_id_3165_line176_d_muxinst                                                                                                                                                                                                                                            ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:msg_field_width_id_3157_line172_d_muxinst|                                                                ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:msg_field_width_id_3157_line172_d_muxinst                                                                                                                                                                                                                                                ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:msg_first_packet_id_3177_line222_d_muxinst|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:msg_first_packet_id_3177_line222_d_muxinst                                                                                                                                                                                                                                               ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:msg_next_to_last_packet_id_3181_line223_d_muxinst|                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:msg_next_to_last_packet_id_3181_line223_d_muxinst                                                                                                                                                                                                                                        ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:msg_samples_in_field_id_3169_line178_d_muxinst|                                                           ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:msg_samples_in_field_id_3169_line178_d_muxinst                                                                                                                                                                                                                                           ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:msg_words_in_field_id_3173_line180_d_muxinst|                                                             ; 17 (17)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:msg_words_in_field_id_3173_line180_d_muxinst                                                                                                                                                                                                                                             ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:output_reg_1532_d_muxinst|                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:output_reg_1532_d_muxinst                                                                                                                                                                                                                                                                ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:output_reg_1533_d_muxinst|                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:output_reg_1533_d_muxinst                                                                                                                                                                                                                                                                ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:output_reg_1534_d_muxinst|                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:output_reg_1534_d_muxinst                                                                                                                                                                                                                                                                ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:output_reg_1535_d_muxinst|                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:output_reg_1535_d_muxinst                                                                                                                                                                                                                                                                ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:output_reg_153_d_muxinst|                                                                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:output_reg_153_d_muxinst                                                                                                                                                                                                                                                                 ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:output_reg_d_muxinst|                                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:output_reg_d_muxinst                                                                                                                                                                                                                                                                     ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:packetdimensions_reg_1312_d_muxinst|                                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:packetdimensions_reg_1312_d_muxinst                                                                                                                                                                                                                                                      ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:packetdimensions_reg_1313_d_muxinst|                                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:packetdimensions_reg_1313_d_muxinst                                                                                                                                                                                                                                                      ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:packetdimensions_reg_131_d_muxinst|                                                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:packetdimensions_reg_131_d_muxinst                                                                                                                                                                                                                                                       ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:packetdimensions_reg_d_muxinst|                                                                           ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:packetdimensions_reg_d_muxinst                                                                                                                                                                                                                                                           ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:vfb_reader_length_cnt_id_3256_line897_a_muxinst|                                                          ; 20 (20)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:vfb_reader_length_cnt_id_3256_line897_a_muxinst                                                                                                                                                                                                                                          ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:vfb_reader_length_cnt_id_3265_line897_a_muxinst|                                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:vfb_reader_length_cnt_id_3265_line897_a_muxinst                                                                                                                                                                                                                                          ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:vfb_writer_overflow_trigger_au_sload_muxinst|                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:vfb_writer_overflow_trigger_au_sload_muxinst                                                                                                                                                                                                                                             ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:vfb_writer_packet_write_address_au_l_muxinst|                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:vfb_writer_packet_write_address_au_l_muxinst                                                                                                                                                                                                                                             ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst|                                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst                                                                                                                                                                                                                                           ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:vfb_writer_write_address_au_l_muxinst|                                                                    ; 13 (13)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:vfb_writer_write_address_au_l_muxinst                                                                                                                                                                                                                                                    ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:write_master_len_be_muxinst|                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:write_master_len_be_muxinst                                                                                                                                                                                                                                                              ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxbin2:write_master_push_input_muxinst|                                                                          ; 24 (24)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:write_master_push_input_muxinst                                                                                                                                                                                                                                                          ; alt_cusp160_muxbin2                        ; qsys         ;
;          |alt_cusp160_muxhot16:dout_takeb_trigger_muxinst|                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxhot16:dout_takeb_trigger_muxinst                                                                                                                                                                                                                                                              ; alt_cusp160_muxhot16                       ; qsys         ;
;          |alt_cusp160_muxhot16:dout_wdata_muxinst|                                                                                      ; 21 (21)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxhot16:dout_wdata_muxinst                                                                                                                                                                                                                                                                      ; alt_cusp160_muxhot16                       ; qsys         ;
;          |alt_cusp160_muxhot16:pc0_usenextpc_trigger_muxinst|                                                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxhot16:pc0_usenextpc_trigger_muxinst                                                                                                                                                                                                                                                           ; alt_cusp160_muxhot16                       ; qsys         ;
;          |alt_cusp160_muxhot16:pc1_hold_trigger_muxinst|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxhot16:pc1_hold_trigger_muxinst                                                                                                                                                                                                                                                                ; alt_cusp160_muxhot16                       ; qsys         ;
;          |alt_cusp160_muxhot16:pc1_usenextpc_trigger_muxinst|                                                                           ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxhot16:pc1_usenextpc_trigger_muxinst                                                                                                                                                                                                                                                           ; alt_cusp160_muxhot16                       ; qsys         ;
;          |alt_cusp160_muxhot16:read_master_pull_pull_trigger_muxinst|                                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxhot16:read_master_pull_pull_trigger_muxinst                                                                                                                                                                                                                                                   ; alt_cusp160_muxhot16                       ; qsys         ;
;          |alt_cusp160_muxhot16:vfb_reader_packet_read_address_au_sload_muxinst|                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxhot16:vfb_reader_packet_read_address_au_sload_muxinst                                                                                                                                                                                                                                         ; alt_cusp160_muxhot16                       ; qsys         ;
;          |alt_cusp160_muxhot16:write_master_cenable_trigger_muxinst|                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxhot16:write_master_cenable_trigger_muxinst                                                                                                                                                                                                                                                    ; alt_cusp160_muxhot16                       ; qsys         ;
;          |alt_cusp160_pc:pc0|                                                                                                           ; 13 (6)            ; 8 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pc:pc0                                                                                                                                                                                                                                                                                           ; alt_cusp160_pc                             ; qsys         ;
;             |lpm_counter:\d2:lpm_counter_component|                                                                                     ; 7 (0)             ; 7 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pc:pc0|lpm_counter:\d2:lpm_counter_component                                                                                                                                                                                                                                                     ; lpm_counter                                ; work         ;
;                |cntr_qll:auto_generated|                                                                                                ; 7 (7)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pc:pc0|lpm_counter:\d2:lpm_counter_component|cntr_qll:auto_generated                                                                                                                                                                                                                             ; cntr_qll                                   ; work         ;
;          |alt_cusp160_pc:pc1|                                                                                                           ; 9 (2)             ; 7 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pc:pc1                                                                                                                                                                                                                                                                                           ; alt_cusp160_pc                             ; qsys         ;
;             |lpm_counter:\d2:lpm_counter_component|                                                                                     ; 7 (0)             ; 7 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pc:pc1|lpm_counter:\d2:lpm_counter_component                                                                                                                                                                                                                                                     ; lpm_counter                                ; work         ;
;                |cntr_qll:auto_generated|                                                                                                ; 7 (7)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pc:pc1|lpm_counter:\d2:lpm_counter_component|cntr_qll:auto_generated                                                                                                                                                                                                                             ; cntr_qll                                   ; work         ;
;          |alt_cusp160_pulling_width_adapter:read_master_pull|                                                                           ; 25 (25)           ; 30 (30)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pulling_width_adapter:read_master_pull                                                                                                                                                                                                                                                           ; alt_cusp160_pulling_width_adapter          ; qsys         ;
;          |alt_cusp160_reg:burst_trigger_0_id_3212_line563|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:burst_trigger_0_id_3212_line563                                                                                                                                                                                                                                                              ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:cond1113_0_id_3268|                                                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond1113_0_id_3268                                                                                                                                                                                                                                                                           ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:cond1113_0_stage_1_id_7906|                                                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond1113_0_stage_1_id_7906                                                                                                                                                                                                                                                                   ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:cond1113_0_stage_2_id_7909|                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond1113_0_stage_2_id_7909                                                                                                                                                                                                                                                                   ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:cond1113_0_stage_3_id_7912|                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond1113_0_stage_3_id_7912                                                                                                                                                                                                                                                                   ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:cond1203_0_id_3263|                                                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond1203_0_id_3263                                                                                                                                                                                                                                                                           ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:cond1203_0_stage_1_id_7918|                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond1203_0_stage_1_id_7918                                                                                                                                                                                                                                                                   ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:cond1203_0_stage_2_id_7921|                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond1203_0_stage_2_id_7921                                                                                                                                                                                                                                                                   ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:cond1203_0_stage_3_id_7924|                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond1203_0_stage_3_id_7924                                                                                                                                                                                                                                                                   ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:cond290_0_id_3218|                                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond290_0_id_3218                                                                                                                                                                                                                                                                            ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:cond568_0_id_3214|                                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond568_0_id_3214                                                                                                                                                                                                                                                                            ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:cond588_0_id_3206|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond588_0_id_3206                                                                                                                                                                                                                                                                            ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:drop_0_id_3208_line345|                                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:drop_0_id_3208_line345                                                                                                                                                                                                                                                                       ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:empty_image_0_comb_id_7915|                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:empty_image_0_comb_id_7915                                                                                                                                                                                                                                                                   ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:iscontrolpacket_0_id_3198_line202|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:iscontrolpacket_0_id_3198_line202                                                                                                                                                                                                                                                            ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:isnotimagedata_0_id_3196_line144|                                                                             ; 2 (2)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:isnotimagedata_0_id_3196_line144                                                                                                                                                                                                                                                             ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:ispreviousendpacket_0_comb_id_7828|                                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:ispreviousendpacket_0_comb_id_7828                                                                                                                                                                                                                                                           ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:ispreviousendpacket_1_comb_id_7840|                                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:ispreviousendpacket_1_comb_id_7840                                                                                                                                                                                                                                                           ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:ispreviousendpacket_2_comb_id_7858|                                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:ispreviousendpacket_2_comb_id_7858                                                                                                                                                                                                                                                           ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:justreadaccesswire_3_comb_id_7843|                                                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadaccesswire_3_comb_id_7843                                                                                                                                                                                                                                                            ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:justreadaccesswire_4_comb_id_7846|                                                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadaccesswire_4_comb_id_7846                                                                                                                                                                                                                                                            ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:justreadaccesswire_6_comb_id_7861|                                                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadaccesswire_6_comb_id_7861                                                                                                                                                                                                                                                            ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:justreadaccesswire_7_comb_id_7864|                                                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadaccesswire_7_comb_id_7864                                                                                                                                                                                                                                                            ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:justreadqueue_1_1_comb_id_7831|                                                                               ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_1_1_comb_id_7831                                                                                                                                                                                                                                                               ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:justreadqueue_1_2_comb_id_7837|                                                                               ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_1_2_comb_id_7837                                                                                                                                                                                                                                                               ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:justreadqueue_1_4_comb_id_7849|                                                                               ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_1_4_comb_id_7849                                                                                                                                                                                                                                                               ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:justreadqueue_1_5_comb_id_7855|                                                                               ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_1_5_comb_id_7855                                                                                                                                                                                                                                                               ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:justreadqueue_1_7_comb_id_7867|                                                                               ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_1_7_comb_id_7867                                                                                                                                                                                                                                                               ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:justreadqueue_1_8_comb_id_7873|                                                                               ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_1_8_comb_id_7873                                                                                                                                                                                                                                                               ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:justreadqueue_2_1_comb_id_7834|                                                                               ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_2_1_comb_id_7834                                                                                                                                                                                                                                                               ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:justreadqueue_2_2_comb_id_7852|                                                                               ; 1 (1)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_2_2_comb_id_7852                                                                                                                                                                                                                                                               ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:justreadqueue_2_3_comb_id_7870|                                                                               ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_2_3_comb_id_7870                                                                                                                                                                                                                                                               ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:loop_repeat_0_id_3210_line367|                                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:loop_repeat_0_id_3210_line367                                                                                                                                                                                                                                                                ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:loop_repeat_0_id_3261_line1148|                                                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:loop_repeat_0_id_3261_line1148                                                                                                                                                                                                                                                               ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:msg_buffer_id_3153_line170|                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_buffer_id_3153_line170                                                                                                                                                                                                                                                                   ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:msg_buffer_reply_id_3148_line162|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_buffer_reply_id_3148_line162                                                                                                                                                                                                                                                             ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:msg_field_height_id_3161_line174|                                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_field_height_id_3161_line174                                                                                                                                                                                                                                                             ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:msg_field_interlace_id_3165_line176|                                                                          ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_field_interlace_id_3165_line176                                                                                                                                                                                                                                                          ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:msg_field_width_id_3157_line172|                                                                              ; 0 (0)             ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_field_width_id_3157_line172                                                                                                                                                                                                                                                              ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:msg_first_packet_id_3177_line222|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_first_packet_id_3177_line222                                                                                                                                                                                                                                                             ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:msg_next_to_last_packet_id_3181_line223|                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_next_to_last_packet_id_3181_line223                                                                                                                                                                                                                                                      ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:msg_packets_sample_length_reg|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_packets_sample_length_reg                                                                                                                                                                                                                                                                ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:msg_packets_word_length_reg|                                                                                  ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_packets_word_length_reg                                                                                                                                                                                                                                                                  ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:msg_samples_in_field_id_3169_line178|                                                                         ; 0 (0)             ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_samples_in_field_id_3169_line178                                                                                                                                                                                                                                                         ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:msg_words_in_field_id_3173_line180|                                                                           ; 1 (1)             ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_words_in_field_id_3173_line180                                                                                                                                                                                                                                                           ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:no_last_burst_0_id_3200_line301|                                                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:no_last_burst_0_id_3200_line301                                                                                                                                                                                                                                                              ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:no_last_burst_0_id_3204_line585|                                                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:no_last_burst_0_id_3204_line585                                                                                                                                                                                                                                                              ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:op_2226_comb_0_id_7882|                                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:op_2226_comb_0_id_7882                                                                                                                                                                                                                                                                       ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:op_2226_comb_id_7879|                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:op_2226_comb_id_7879                                                                                                                                                                                                                                                                         ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:op_3252_comb_0_id_7897|                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:op_3252_comb_0_id_7897                                                                                                                                                                                                                                                                       ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:op_3252_comb_id_7894|                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:op_3252_comb_id_7894                                                                                                                                                                                                                                                                         ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:op_4405_comb_id_7885|                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:op_4405_comb_id_7885                                                                                                                                                                                                                                                                         ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:op_4420_comb_id_7900|                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:op_4420_comb_id_7900                                                                                                                                                                                                                                                                         ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:op_4421_comb_id_7903|                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:op_4421_comb_id_7903                                                                                                                                                                                                                                                                         ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:output_reg_1532|                                                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg_1532                                                                                                                                                                                                                                                                              ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:output_reg_1533|                                                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg_1533                                                                                                                                                                                                                                                                              ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:output_reg_1534|                                                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg_1534                                                                                                                                                                                                                                                                              ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:output_reg_1535|                                                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg_1535                                                                                                                                                                                                                                                                              ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:output_reg_1536|                                                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg_1536                                                                                                                                                                                                                                                                              ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:output_reg_1537|                                                                                              ; 1 (1)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg_1537                                                                                                                                                                                                                                                                              ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:output_reg_1538|                                                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg_1538                                                                                                                                                                                                                                                                              ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:output_reg_153|                                                                                               ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg_153                                                                                                                                                                                                                                                                               ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:output_reg|                                                                                                   ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg                                                                                                                                                                                                                                                                                   ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:packetdimensions_reg_1312|                                                                                    ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:packetdimensions_reg_1312                                                                                                                                                                                                                                                                    ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:packetdimensions_reg_1313|                                                                                    ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:packetdimensions_reg_1313                                                                                                                                                                                                                                                                    ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:packetdimensions_reg_131|                                                                                     ; 1 (1)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:packetdimensions_reg_131                                                                                                                                                                                                                                                                     ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:packetdimensions_reg|                                                                                         ; 1 (1)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:packetdimensions_reg                                                                                                                                                                                                                                                                         ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:read_to_write_ack_id_3223_line156|                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:read_to_write_ack_id_3223_line156                                                                                                                                                                                                                                                            ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:read_to_write_buf_id_3226_line160|                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:read_to_write_buf_id_3226_line160                                                                                                                                                                                                                                                            ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:reader_packets_sample_length_0_id_3241_line878|                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:reader_packets_sample_length_0_id_3241_line878                                                                                                                                                                                                                                               ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:reader_packets_word_length_0_id_3243_line880|                                                                 ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:reader_packets_word_length_0_id_3243_line880                                                                                                                                                                                                                                                 ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:repeat_0_id_3259_line1140|                                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:repeat_0_id_3259_line1140                                                                                                                                                                                                                                                                    ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_reader_buffer_id_3220_line865|                                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_buffer_id_3220_line865                                                                                                                                                                                                                                                            ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_reader_field_height_0_id_3233_line775|                                                                    ; 0 (0)             ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_field_height_0_id_3233_line775                                                                                                                                                                                                                                                    ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_reader_field_interlace_0_id_3237_line777|                                                                 ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_field_interlace_0_id_3237_line777                                                                                                                                                                                                                                                 ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_reader_field_width_0_id_3229_line773|                                                                     ; 0 (0)             ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_field_width_0_id_3229_line773                                                                                                                                                                                                                                                     ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_reader_length_cnt_3_id_3250_line897|                                                                      ; 0 (0)             ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_length_cnt_3_id_3250_line897                                                                                                                                                                                                                                                      ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_reader_next_to_last_packet_id_0_id_3239_line876|                                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_next_to_last_packet_id_0_id_3239_line876                                                                                                                                                                                                                                          ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_reader_packet_base_address_0_id_3245_line873|                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_packet_base_address_0_id_3245_line873                                                                                                                                                                                                                                             ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_reader_samples_in_field_0_id_3231_line889|                                                                ; 0 (0)             ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_samples_in_field_0_id_3231_line889                                                                                                                                                                                                                                                ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_reader_word_cnt_0_id_3252_line898|                                                                        ; 0 (0)             ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_word_cnt_0_id_3252_line898                                                                                                                                                                                                                                                        ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_reader_words_in_field_0_id_3235_line891|                                                                  ; 0 (0)             ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_words_in_field_0_id_3235_line891                                                                                                                                                                                                                                                  ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_writer_buffer_id_3185_line228|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_buffer_id_3185_line228                                                                                                                                                                                                                                                            ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_writer_field_height_reg|                                                                                  ; 5 (5)             ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_field_height_reg                                                                                                                                                                                                                                                                  ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_writer_field_interlace_reg|                                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_field_interlace_reg                                                                                                                                                                                                                                                               ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_writer_field_width_reg|                                                                                   ; 3 (3)             ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_field_width_reg                                                                                                                                                                                                                                                                   ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_writer_just_read_reg|                                                                                     ; 5 (5)             ; 24 (24)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_just_read_reg                                                                                                                                                                                                                                                                     ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_writer_overflow_flag_reg|                                                                                 ; 2 (2)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_overflow_flag_reg                                                                                                                                                                                                                                                                 ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_writer_packet_base_address_0_id_3194_line204|                                                             ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_packet_base_address_0_id_3194_line204                                                                                                                                                                                                                                             ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_writer_packets_sample_length_reg|                                                                         ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_packets_sample_length_reg                                                                                                                                                                                                                                                         ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:vfb_writer_packets_word_length_reg|                                                                           ; 2 (2)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_packets_word_length_reg                                                                                                                                                                                                                                                           ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:word_counter_trigger_flag_0_comb_id_7876|                                                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:word_counter_trigger_flag_0_comb_id_7876                                                                                                                                                                                                                                                     ; alt_cusp160_reg                            ; qsys         ;
;          |alt_cusp160_reg:write_to_read_ack_id_3191_line164|                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:write_to_read_ack_id_3191_line164                                                                                                                                                                                                                                                            ; alt_cusp160_reg                            ; qsys         ;
;       |Qsys_altpll_0:altpll_0|                                                                                                          ; 7 (6)             ; 6 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                        ; Qsys_altpll_0                              ; Qsys         ;
;          |Qsys_altpll_0_altpll_u3t2:sd1|                                                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_altpll_u3t2:sd1                                                                                                                                                                                                                                                                                          ; Qsys_altpll_0_altpll_u3t2                  ; Qsys         ;
;          |Qsys_altpll_0_stdsync_sv6:stdsync2|                                                                                           ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                     ; Qsys_altpll_0_stdsync_sv6                  ; Qsys         ;
;             |Qsys_altpll_0_dffpipe_l2c:dffpipe3|                                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2|Qsys_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                  ; Qsys_altpll_0_dffpipe_l2c                  ; Qsys         ;
;       |Qsys_control_uart:control_uart|                                                                                                  ; 120 (0)           ; 92 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_control_uart:control_uart                                                                                                                                                                                                                                                                                                                ; Qsys_control_uart                          ; Qsys         ;
;          |Qsys_control_uart_regs:the_Qsys_control_uart_regs|                                                                            ; 35 (35)           ; 29 (29)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_regs:the_Qsys_control_uart_regs                                                                                                                                                                                                                                                              ; Qsys_control_uart_regs                     ; Qsys         ;
;          |Qsys_control_uart_rx:the_Qsys_control_uart_rx|                                                                                ; 48 (48)           ; 37 (35)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_rx:the_Qsys_control_uart_rx                                                                                                                                                                                                                                                                  ; Qsys_control_uart_rx                       ; Qsys         ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_rx:the_Qsys_control_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                              ; altera_std_synchronizer                    ; work         ;
;          |Qsys_control_uart_tx:the_Qsys_control_uart_tx|                                                                                ; 37 (37)           ; 26 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_tx:the_Qsys_control_uart_tx                                                                                                                                                                                                                                                                  ; Qsys_control_uart_tx                       ; Qsys         ;
;       |Qsys_jtag_uart:jtag_uart|                                                                                                        ; 139 (36)          ; 113 (13)     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                      ; Qsys_jtag_uart                             ; Qsys         ;
;          |Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                  ; Qsys_jtag_uart_scfifo_r                    ; Qsys         ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                     ; scfifo                                     ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                          ; scfifo_9621                                ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                     ; a_dpfifo_bb01                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)            ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                             ; a_fefifo_7cf                               ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                        ; cntr_337                                   ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                             ; altsyncram_dtn1                            ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                               ; cntr_n2b                                   ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                     ; cntr_n2b                                   ; work         ;
;          |Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                  ; Qsys_jtag_uart_scfifo_w                    ; Qsys         ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                     ; scfifo                                     ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                          ; scfifo_9621                                ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                     ; a_dpfifo_bb01                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)            ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                             ; a_fefifo_7cf                               ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                        ; cntr_337                                   ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                             ; altsyncram_dtn1                            ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                               ; cntr_n2b                                   ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                     ; cntr_n2b                                   ; work         ;
;          |alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|                                                                           ; 52 (52)           ; 60 (60)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                          ; work         ;
;       |Qsys_key:key|                                                                                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_key:key                                                                                                                                                                                                                                                                                                                                  ; Qsys_key                                   ; Qsys         ;
;       |Qsys_led:led|                                                                                                                    ; 12 (12)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_led:led                                                                                                                                                                                                                                                                                                                                  ; Qsys_led                                   ; Qsys         ;
;       |Qsys_mipi_pwdn_n:mipi_pwdn_n|                                                                                                    ; 6 (6)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mipi_pwdn_n:mipi_pwdn_n                                                                                                                                                                                                                                                                                                                  ; Qsys_mipi_pwdn_n                           ; Qsys         ;
;       |Qsys_mipi_pwdn_n:mipi_reset_n|                                                                                                   ; 3 (3)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mipi_pwdn_n:mipi_reset_n                                                                                                                                                                                                                                                                                                                 ; Qsys_mipi_pwdn_n                           ; Qsys         ;
;       |Qsys_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 718 (0)           ; 632 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                      ; Qsys_mm_interconnect_0                     ; Qsys         ;
;          |Qsys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                   ; 30 (30)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                           ; Qsys_mm_interconnect_0_cmd_demux           ; Qsys         ;
;          |Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                           ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                   ; Qsys_mm_interconnect_0_cmd_demux_001       ; Qsys         ;
;          |Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                               ; 56 (51)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                       ; Qsys_mm_interconnect_0_cmd_mux_004         ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                   ; Qsys         ;
;          |Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007|                                                                               ; 59 (55)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007                                                                                                                                                                                                                                                       ; Qsys_mm_interconnect_0_cmd_mux_004         ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                   ; Qsys         ;
;          |Qsys_mm_interconnect_0_router:router|                                                                                         ; 49 (49)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                 ; Qsys_mm_interconnect_0_router              ; Qsys         ;
;          |Qsys_mm_interconnect_0_router_001:router_001|                                                                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                         ; Qsys_mm_interconnect_0_router_001          ; Qsys         ;
;          |Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                   ; Qsys_mm_interconnect_0_rsp_demux_004       ; Qsys         ;
;          |Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_007|                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_007                                                                                                                                                                                                                                                   ; Qsys_mm_interconnect_0_rsp_demux_004       ; Qsys         ;
;          |Qsys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                       ; 151 (151)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                               ; Qsys_mm_interconnect_0_rsp_mux             ; Qsys         ;
;          |Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                               ; 33 (33)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                       ; Qsys_mm_interconnect_0_rsp_mux_001         ; Qsys         ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                      ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|                                                                         ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rdata_fifo|                                                                      ; 68 (68)           ; 66 (66)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|                                                                        ; 9 (9)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|                                                     ; 4 (4)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|                                                       ; 4 (4)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 7 (7)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 4 (4)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|                                                                          ; 4 (4)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|                                                                         ; 4 (4)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|                                                              ; 10 (10)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 7 (7)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|                                                          ; 26 (26)           ; 24 (24)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|                                                            ; 9 (9)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 4 (4)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5 (0)             ; 68 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)             ; 68 (64)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 4 (0)             ; 30 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 30 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)             ; 72 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 72 (68)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)             ; 52 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 52 (48)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_merlin_master_agent:nios2_gen2_data_master_agent|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent                                                                                                                                                                                                                                              ; altera_merlin_master_agent                 ; Qsys         ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                  ; Qsys         ;
;          |altera_merlin_slave_agent:eee_imgproc_0_s1_agent|                                                                             ; 5 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                  ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor           ; Qsys         ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                  ; Qsys         ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                  ; Qsys         ;
;          |altera_merlin_slave_agent:mipi_reset_n_s1_agent|                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                  ; Qsys         ;
;          |altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|                                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                  ; Qsys         ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                  ; Qsys         ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                  ; Qsys         ;
;          |altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent|                                                                 ; 3 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                  ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                           ; altera_merlin_burst_uncompressor           ; Qsys         ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                 ; 1 (1)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:control_uart_s1_translator|                                                                    ; 8 (8)             ; 14 (14)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_uart_s1_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:eee_imgproc_0_s1_translator|                                                                   ; 6 (6)             ; 36 (36)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eee_imgproc_0_s1_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator|                                                ; 3 (3)             ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator|                                                  ; 2 (2)             ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 10 (10)           ; 23 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 5 (5)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 6 (6)             ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:mipi_pwdn_n_s1_translator|                                                                     ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator                                                                                                                                                                                                                                             ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:mipi_reset_n_s1_translator|                                                                    ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator|                                                         ; 1 (1)             ; 33 (33)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 5 (5)             ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator|                                                       ; 7 (7)             ; 14 (14)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 5 (5)             ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter|                                                                 ; 18 (18)           ; 24 (24)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter              ; Qsys         ;
;          |altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter|                                                          ; 7 (7)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter              ; Qsys         ;
;       |Qsys_mm_interconnect_1:mm_interconnect_1|                                                                                        ; 722 (0)           ; 532 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                      ; Qsys_mm_interconnect_1                     ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                       ; 144 (138)         ; 12 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                               ; Qsys_mm_interconnect_1_cmd_mux             ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                   ; Qsys         ;
;          |Qsys_mm_interconnect_1_rsp_demux:rsp_demux|                                                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                           ; Qsys_mm_interconnect_1_rsp_demux           ; Qsys         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)         ; 170 (170)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 118 (118)         ; 120 (120)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                           ; 186 (0)           ; 97 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                ; Qsys         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 186 (186)         ; 97 (97)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1           ; Qsys         ;
;          |altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent|                                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent                                                                                                                                                                                                                                           ; altera_merlin_master_agent                 ; Qsys         ;
;          |altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent|                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent                 ; Qsys         ;
;          |altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|                                                         ; 12 (12)           ; 29 (29)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator                                                                                                                                                                                                                                 ; altera_merlin_master_translator            ; Qsys         ;
;          |altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|                                                        ; 68 (68)           ; 31 (31)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator                                                                                                                                                                                                                                ; altera_merlin_master_translator            ; Qsys         ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 28 (3)            ; 9 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                  ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 25 (25)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor           ; Qsys         ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 15 (15)           ; 48 (48)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                ; Qsys         ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 41 (41)           ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                ; Qsys         ;
;       |Qsys_nios2_gen2:nios2_gen2|                                                                                                      ; 2127 (33)         ; 1606 (39)    ; 62720       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2                                                                                                                                                                                                                                                                                                                    ; Qsys_nios2_gen2                            ; Qsys         ;
;          |Qsys_nios2_gen2_cpu:cpu|                                                                                                      ; 2094 (1792)       ; 1567 (1229)  ; 62720       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu                                                                                                                                                                                                                                                                                            ; Qsys_nios2_gen2_cpu                        ; Qsys         ;
;             |Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht                                                                                                                                                                                                                                     ; Qsys_nios2_gen2_cpu_bht_module             ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                 ; work         ;
;                   |altsyncram_vhc1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated                                                                                                                                                                            ; altsyncram_vhc1                            ; work         ;
;             |Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data                                                                                                                                                                                                                             ; Qsys_nios2_gen2_cpu_dc_data_module         ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_aoe1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated                                                                                                                                                                    ; altsyncram_aoe1                            ; work         ;
;             |Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|                                                              ; 0 (0)             ; 0 (0)        ; 640         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag                                                                                                                                                                                                                               ; Qsys_nios2_gen2_cpu_dc_tag_module          ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 640         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                                 ; work         ;
;                   |altsyncram_9tb1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 640         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9tb1:auto_generated                                                                                                                                                                      ; altsyncram_9tb1                            ; work         ;
;             |Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|                                                        ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim                                                                                                                                                                                                                         ; Qsys_nios2_gen2_cpu_dc_victim_module       ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                 ; work         ;
;                   |altsyncram_hec1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated                                                                                                                                                                ; altsyncram_hec1                            ; work         ;
;             |Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|                                                            ; 2 (0)             ; 1 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data                                                                                                                                                                                                                             ; Qsys_nios2_gen2_cpu_ic_data_module         ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)             ; 1 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_2uc1:auto_generated|                                                                                      ; 2 (2)             ; 1 (1)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated                                                                                                                                                                    ; altsyncram_2uc1                            ; work         ;
;             |Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|                                                              ; 0 (0)             ; 0 (0)        ; 1920        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag                                                                                                                                                                                                                               ; Qsys_nios2_gen2_cpu_ic_tag_module          ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1920        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                                 ; work         ;
;                   |altsyncram_1lc1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1920        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_1lc1:auto_generated                                                                                                                                                                      ; altsyncram_1lc1                            ; work         ;
;             |Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|                                                           ; 0 (0)             ; 64 (0)       ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell                                                                                                                                                                                                                            ; Qsys_nios2_gen2_cpu_mult_cell              ; Qsys         ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)             ; 32 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                         ; altera_mult_add                            ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)             ; 32 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated                                                                                                                                                     ; altera_mult_add_bbo2                       ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)             ; 32 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                            ; altera_mult_add_rtl                        ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)             ; 32 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                   ; ama_multiplier_function                    ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)             ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                 ; ama_register_function                      ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                    ; lpm_mult                                   ; work         ;
;                               |mult_9401:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated                           ; mult_9401                                  ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                         ; altera_mult_add                            ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated                                                                                                                                                     ; altera_mult_add_bbo2                       ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                            ; altera_mult_add_rtl                        ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                   ; ama_multiplier_function                    ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)             ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                 ; ama_register_function                      ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                    ; lpm_mult                                   ; work         ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                           ; mult_9b01                                  ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                         ; altera_mult_add                            ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated                                                                                                                                                     ; altera_mult_add_bbo2                       ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                            ; altera_mult_add_rtl                        ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                   ; ama_multiplier_function                    ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)             ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                 ; ama_register_function                      ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                    ; lpm_mult                                   ; work         ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                           ; mult_9b01                                  ; work         ;
;             |Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|                                                           ; 300 (41)          ; 273 (80)     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci                                                                                                                                                                                                                            ; Qsys_nios2_gen2_cpu_nios2_oci              ; Qsys         ;
;                |Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|                                    ; 91 (0)            ; 96 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper                                                                                                                                        ; Qsys_nios2_gen2_cpu_debug_slave_wrapper    ; Qsys         ;
;                   |Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|                                   ; 6 (6)             ; 49 (45)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk                                                      ; Qsys_nios2_gen2_cpu_debug_slave_sysclk     ; Qsys         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                    ; work         ;
;                   |Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|                                         ; 81 (81)           ; 47 (43)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck                                                            ; Qsys_nios2_gen2_cpu_debug_slave_tck        ; Qsys         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                    ; work         ;
;                   |sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy|                                                          ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy                                                                             ; sld_virtual_jtag_basic                     ; work         ;
;                |Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|                                          ; 12 (12)           ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg                                                                                                                                              ; Qsys_nios2_gen2_cpu_nios2_avalon_reg       ; Qsys         ;
;                |Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break|                                            ; 33 (33)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break                                                                                                                                                ; Qsys_nios2_gen2_cpu_nios2_oci_break        ; Qsys         ;
;                |Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug|                                            ; 8 (8)             ; 9 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug                                                                                                                                                ; Qsys_nios2_gen2_cpu_nios2_oci_debug        ; Qsys         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                            ; altera_std_synchronizer                    ; work         ;
;                |Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|                                                  ; 115 (115)         ; 49 (49)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem                                                                                                                                                      ; Qsys_nios2_gen2_cpu_nios2_ocimem           ; Qsys         ;
;                   |Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram                                                                           ; Qsys_nios2_gen2_cpu_ociram_sp_ram_module   ; Qsys         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                 ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                            ; work         ;
;             |Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a                                                                                                                                                                                                             ; Qsys_nios2_gen2_cpu_register_bank_a_module ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                    ; altsyncram_5tb1                            ; work         ;
;             |Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b|                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b                                                                                                                                                                                                             ; Qsys_nios2_gen2_cpu_register_bank_b_module ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                    ; altsyncram_5tb1                            ; work         ;
;       |Qsys_onchip_memory2_0:onchip_memory2_0|                                                                                          ; 69 (1)            ; 2 (0)        ; 1024000     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                        ; Qsys_onchip_memory2_0                      ; Qsys         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 68 (0)            ; 2 (0)        ; 1024000     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                              ; altsyncram                                 ; work         ;
;             |altsyncram_nl81:auto_generated|                                                                                            ; 68 (0)            ; 2 (2)        ; 1024000     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_nl81:auto_generated                                                                                                                                                                                                                                               ; altsyncram_nl81                            ; work         ;
;                |decode_c7a:decode3|                                                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_nl81:auto_generated|decode_c7a:decode3                                                                                                                                                                                                                            ; decode_c7a                                 ; work         ;
;                |mux_93b:mux2|                                                                                                           ; 64 (64)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_nl81:auto_generated|mux_93b:mux2                                                                                                                                                                                                                                  ; mux_93b                                    ; work         ;
;       |Qsys_sdram:sdram|                                                                                                                ; 268 (218)         ; 242 (154)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram                                                                                                                                                                                                                                                                                                                              ; Qsys_sdram                                 ; Qsys         ;
;          |Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|                                                              ; 50 (50)           ; 88 (88)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module                                                                                                                                                                                                                                                              ; Qsys_sdram_input_efifo_module              ; Qsys         ;
;       |Qsys_sw:sw|                                                                                                                      ; 10 (10)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sw:sw                                                                                                                                                                                                                                                                                                                                    ; Qsys_sw                                    ; Qsys         ;
;       |Qsys_timer:timer|                                                                                                                ; 132 (132)         ; 120 (120)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_timer:timer                                                                                                                                                                                                                                                                                                                              ; Qsys_timer                                 ; Qsys         ;
;       |TERASIC_AUTO_FOCUS:terasic_auto_focus_0|                                                                                         ; 672 (220)         ; 326 (113)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0                                                                                                                                                                                                                                                                                                       ; TERASIC_AUTO_FOCUS                         ; Qsys         ;
;          |I2C_VCM_Config:vcm_i2c|                                                                                                       ; 87 (32)           ; 56 (33)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c                                                                                                                                                                                                                                                                                ; I2C_VCM_Config                             ; Qsys         ;
;             |I2C_VCM_Controller:u0|                                                                                                     ; 55 (55)           ; 23 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0                                                                                                                                                                                                                                                          ; I2C_VCM_Controller                         ; Qsys         ;
;          |VCM_CTRL_P:vcm_ctrl|                                                                                                          ; 365 (176)         ; 157 (132)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl                                                                                                                                                                                                                                                                                   ; VCM_CTRL_P                                 ; Qsys         ;
;             |F_VCM:f|                                                                                                                   ; 104 (104)         ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f                                                                                                                                                                                                                                                                           ; F_VCM                                      ; Qsys         ;
;             |lpm_mult:Mult0|                                                                                                            ; 30 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0                                                                                                                                                                                                                                                                    ; lpm_mult                                   ; work         ;
;                |multcore:mult_core|                                                                                                     ; 30 (19)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                 ; multcore                                   ; work         ;
;                   |mpar_add:padder|                                                                                                     ; 11 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                 ; mpar_add                                   ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 11 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                            ; lpm_add_sub                                ; work         ;
;                         |add_sub_arg:auto_generated|                                                                                    ; 11 (11)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_arg:auto_generated                                                                                                                                                                                 ; add_sub_arg                                ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 32 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1                                                                                                                                                                                                                                                                    ; lpm_mult                                   ; work         ;
;                |multcore:mult_core|                                                                                                     ; 32 (21)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                 ; multcore                                   ; work         ;
;                   |mpar_add:padder|                                                                                                     ; 11 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                 ; mpar_add                                   ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 11 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                            ; lpm_add_sub                                ; work         ;
;                         |add_sub_brg:auto_generated|                                                                                    ; 11 (11)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                                                                                                                                                                                 ; add_sub_brg                                ; work         ;
;             |lpm_mult:Mult2|                                                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2                                                                                                                                                                                                                                                                    ; lpm_mult                                   ; work         ;
;                |multcore:mult_core|                                                                                                     ; 23 (14)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                 ; multcore                                   ; work         ;
;                   |mpar_add:padder|                                                                                                     ; 9 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                 ; mpar_add                                   ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 9 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                            ; lpm_add_sub                                ; work         ;
;                         |add_sub_1qg:auto_generated|                                                                                    ; 9 (9)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                                                                                                                                                                                 ; add_sub_1qg                                ; work         ;
;       |TERASIC_CAMERA:terasic_camera_0|                                                                                                 ; 367 (48)          ; 401 (29)     ; 129464      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0                                                                                                                                                                                                                                                                                                               ; TERASIC_CAMERA                             ; Qsys         ;
;          |CAMERA_RGB:CAMERA_RGB_inst|                                                                                                   ; 225 (0)           ; 241 (0)      ; 22968       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst                                                                                                                                                                                                                                                                                    ; CAMERA_RGB                                 ; Qsys         ;
;             |Bayer2RGB:Bayer2RGB_inst|                                                                                                  ; 196 (103)         ; 180 (159)    ; 22968       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst                                                                                                                                                                                                                                                           ; Bayer2RGB                                  ; Qsys         ;
;                |Bayer_LineBuffer:Bayer_LineBuffer_Inst|                                                                                 ; 27 (0)            ; 21 (0)       ; 22968       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst                                                                                                                                                                                                                    ; Bayer_LineBuffer                           ; Qsys         ;
;                   |altshift_taps:ALTSHIFT_TAPS_component|                                                                               ; 27 (0)            ; 21 (0)       ; 22968       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                              ; altshift_taps                              ; work         ;
;                      |shift_taps_3021:auto_generated|                                                                                   ; 27 (0)            ; 21 (1)       ; 22968       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated                                                                                                                                               ; shift_taps_3021                            ; work         ;
;                         |altsyncram_cic1:altsyncram2|                                                                                   ; 0 (0)             ; 0 (0)        ; 22968       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated|altsyncram_cic1:altsyncram2                                                                                                                   ; altsyncram_cic1                            ; work         ;
;                         |cntr_fog:cntr3|                                                                                                ; 12 (12)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated|cntr_fog:cntr3                                                                                                                                ; cntr_fog                                   ; work         ;
;                         |cntr_p8f:cntr1|                                                                                                ; 15 (12)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated|cntr_p8f:cntr1                                                                                                                                ; cntr_p8f                                   ; work         ;
;                            |cmpr_tsb:cmpr6|                                                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated|cntr_p8f:cntr1|cmpr_tsb:cmpr6                                                                                                                 ; cmpr_tsb                                   ; work         ;
;                |add2:add2_avg3|                                                                                                         ; 13 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3                                                                                                                                                                                                                                            ; add2                                       ; Qsys         ;
;                   |parallel_add:parallel_add_component|                                                                                 ; 13 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component                                                                                                                                                                                                        ; parallel_add                               ; work         ;
;                      |par_add_u9e:auto_generated|                                                                                       ; 13 (13)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component|par_add_u9e:auto_generated                                                                                                                                                                             ; par_add_u9e                                ; work         ;
;                |add2:add2_avg4|                                                                                                         ; 13 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4                                                                                                                                                                                                                                            ; add2                                       ; Qsys         ;
;                   |parallel_add:parallel_add_component|                                                                                 ; 13 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4|parallel_add:parallel_add_component                                                                                                                                                                                                        ; parallel_add                               ; work         ;
;                      |par_add_u9e:auto_generated|                                                                                       ; 13 (13)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4|parallel_add:parallel_add_component|par_add_u9e:auto_generated                                                                                                                                                                             ; par_add_u9e                                ; work         ;
;                |add4:add4_avg2|                                                                                                         ; 40 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2                                                                                                                                                                                                                                            ; add4                                       ; Qsys         ;
;                   |parallel_add:parallel_add_component|                                                                                 ; 40 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2|parallel_add:parallel_add_component                                                                                                                                                                                                        ; parallel_add                               ; work         ;
;                      |par_add_1ae:auto_generated|                                                                                       ; 40 (40)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2|parallel_add:parallel_add_component|par_add_1ae:auto_generated                                                                                                                                                                             ; par_add_1ae                                ; work         ;
;             |CAMERA_Bayer:CAMERA_Bayer_inst|                                                                                            ; 29 (29)           ; 61 (61)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst                                                                                                                                                                                                                                                     ; CAMERA_Bayer                               ; Qsys         ;
;          |rgb_fifo:rgb_fifo_inst|                                                                                                       ; 94 (0)            ; 131 (0)      ; 106496      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst                                                                                                                                                                                                                                                                                        ; rgb_fifo                                   ; Qsys         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 94 (0)            ; 131 (0)      ; 106496      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                ; dcfifo                                     ; work         ;
;                |dcfifo_6kh1:auto_generated|                                                                                             ; 94 (6)            ; 131 (43)     ; 106496      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated                                                                                                                                                                                                                                     ; dcfifo_6kh1                                ; work         ;
;                   |a_graycounter_qvb:wrptr_g1p|                                                                                         ; 24 (24)           ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|a_graycounter_qvb:wrptr_g1p                                                                                                                                                                                                         ; a_graycounter_qvb                          ; work         ;
;                   |a_graycounter_uh6:rdptr_g1p|                                                                                         ; 25 (25)           ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|a_graycounter_uh6:rdptr_g1p                                                                                                                                                                                                         ; a_graycounter_uh6                          ; work         ;
;                   |alt_synch_pipe_bpl:rs_dgwp|                                                                                          ; 0 (0)             ; 26 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                                                                                                                                                                                                          ; alt_synch_pipe_bpl                         ; work         ;
;                      |dffpipe_se9:dffpipe12|                                                                                            ; 0 (0)             ; 26 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12                                                                                                                                                                                    ; dffpipe_se9                                ; work         ;
;                   |alt_synch_pipe_cpl:ws_dgrp|                                                                                          ; 0 (0)             ; 26 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp                                                                                                                                                                                                          ; alt_synch_pipe_cpl                         ; work         ;
;                      |dffpipe_te9:dffpipe15|                                                                                            ; 0 (0)             ; 26 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15                                                                                                                                                                                    ; dffpipe_te9                                ; work         ;
;                   |altsyncram_r541:fifo_ram|                                                                                            ; 0 (0)             ; 0 (0)        ; 106496      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|altsyncram_r541:fifo_ram                                                                                                                                                                                                            ; altsyncram_r541                            ; work         ;
;                   |cmpr_2h5:rdempty_eq_comp1_msb|                                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|cmpr_2h5:rdempty_eq_comp1_msb                                                                                                                                                                                                       ; cmpr_2h5                                   ; work         ;
;                   |cmpr_2h5:wrfull_eq_comp1_msb|                                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|cmpr_2h5:wrfull_eq_comp1_msb                                                                                                                                                                                                        ; cmpr_2h5                                   ; work         ;
;                   |mux_9d7:rdemp_eq_comp_lsb_mux|                                                                                       ; 11 (11)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                       ; mux_9d7                                    ; work         ;
;                   |mux_9d7:rdemp_eq_comp_msb_mux|                                                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|mux_9d7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                       ; mux_9d7                                    ; work         ;
;                   |mux_9d7:wrfull_eq_comp_lsb_mux|                                                                                      ; 10 (10)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|mux_9d7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                      ; mux_9d7                                    ; work         ;
;                   |mux_9d7:wrfull_eq_comp_msb_mux|                                                                                      ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|mux_9d7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                      ; mux_9d7                                    ; work         ;
;       |alt_vipitc131_IS2Vid:alt_vip_itc_0|                                                                                              ; 318 (103)         ; 262 (54)     ; 19456       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0                                                                                                                                                                                                                                                                                                            ; alt_vipitc131_IS2Vid                       ; Qsys         ;
;          |alt_vipitc131_IS2Vid_statemachine:statemachine|                                                                               ; 33 (33)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine                                                                                                                                                                                                                                                             ; alt_vipitc131_IS2Vid_statemachine          ; Qsys         ;
;          |alt_vipitc131_common_fifo:input_fifo|                                                                                         ; 124 (0)           ; 173 (0)      ; 19456       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo                                                                                                                                                                                                                                                                       ; alt_vipitc131_common_fifo                  ; Qsys         ;
;             |dcfifo:input_fifo|                                                                                                         ; 124 (0)           ; 173 (0)      ; 19456       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo                                                                                                                                                                                                                                                     ; dcfifo                                     ; work         ;
;                |dcfifo_isj1:auto_generated|                                                                                             ; 124 (24)          ; 173 (57)     ; 19456       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated                                                                                                                                                                                                                          ; dcfifo_isj1                                ; work         ;
;                   |a_gray2bin_tsa:rdptr_g_gray2bin|                                                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_gray2bin_tsa:rdptr_g_gray2bin                                                                                                                                                                                          ; a_gray2bin_tsa                             ; work         ;
;                   |a_gray2bin_tsa:rs_dgwp_gray2bin|                                                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_gray2bin_tsa:rs_dgwp_gray2bin                                                                                                                                                                                          ; a_gray2bin_tsa                             ; work         ;
;                   |a_gray2bin_tsa:wrptr_g_gray2bin|                                                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_gray2bin_tsa:wrptr_g_gray2bin                                                                                                                                                                                          ; a_gray2bin_tsa                             ; work         ;
;                   |a_gray2bin_tsa:ws_dgrp_gray2bin|                                                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_gray2bin_tsa:ws_dgrp_gray2bin                                                                                                                                                                                          ; a_gray2bin_tsa                             ; work         ;
;                   |a_graycounter_ovb:wrptr_g1p|                                                                                         ; 21 (21)           ; 15 (15)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_ovb:wrptr_g1p                                                                                                                                                                                              ; a_graycounter_ovb                          ; work         ;
;                   |a_graycounter_sh6:rdptr_g1p|                                                                                         ; 24 (24)           ; 15 (15)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_sh6:rdptr_g1p                                                                                                                                                                                              ; a_graycounter_sh6                          ; work         ;
;                   |alt_synch_pipe_9pl:rs_dgwp|                                                                                          ; 0 (0)             ; 22 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                                                                                                               ; alt_synch_pipe_9pl                         ; work         ;
;                      |dffpipe_qe9:dffpipe15|                                                                                            ; 0 (0)             ; 22 (22)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15                                                                                                                                                                         ; dffpipe_qe9                                ; work         ;
;                   |alt_synch_pipe_apl:ws_dgrp|                                                                                          ; 0 (0)             ; 22 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                                                                                                                               ; alt_synch_pipe_apl                         ; work         ;
;                      |dffpipe_re9:dffpipe18|                                                                                            ; 0 (0)             ; 22 (22)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18                                                                                                                                                                         ; dffpipe_re9                                ; work         ;
;                   |altsyncram_uc61:fifo_ram|                                                                                            ; 0 (0)             ; 0 (0)        ; 19456       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram                                                                                                                                                                                                 ; altsyncram_uc61                            ; work         ;
;                   |cmpr_2h5:rdempty_eq_comp1_lsb|                                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|cmpr_2h5:rdempty_eq_comp1_lsb                                                                                                                                                                                            ; cmpr_2h5                                   ; work         ;
;                   |dffpipe_3dc:rdaclr|                                                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                       ; dffpipe_3dc                                ; work         ;
;                   |dffpipe_pe9:rs_brp|                                                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                       ; dffpipe_pe9                                ; work         ;
;                   |dffpipe_pe9:rs_bwp|                                                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                       ; dffpipe_pe9                                ; work         ;
;                   |dffpipe_pe9:ws_brp|                                                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                       ; dffpipe_pe9                                ; work         ;
;                   |dffpipe_pe9:ws_bwp|                                                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                       ; dffpipe_pe9                                ; work         ;
;                   |mux_9d7:rdemp_eq_comp_lsb_mux|                                                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                            ; mux_9d7                                    ; work         ;
;                   |mux_9d7:rdemp_eq_comp_msb_mux|                                                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|mux_9d7:rdemp_eq_comp_msb_mux                                                                                                                                                                                            ; mux_9d7                                    ; work         ;
;          |alt_vipitc131_common_generic_count:h_counter|                                                                                 ; 29 (29)           ; 12 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter                                                                                                                                                                                                                                                               ; alt_vipitc131_common_generic_count         ; Qsys         ;
;          |alt_vipitc131_common_generic_count:v_counter|                                                                                 ; 29 (29)           ; 12 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter                                                                                                                                                                                                                                                               ; alt_vipitc131_common_generic_count         ; Qsys         ;
;          |alt_vipitc131_common_sync:enable_sync|                                                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync                                                                                                                                                                                                                                                                      ; alt_vipitc131_common_sync                  ; Qsys         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                    ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                  ; Qsys         ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 6 (5)             ; 16 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                    ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                  ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                  ; Qsys         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                        ; altera_reset_controller                    ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                  ; Qsys         ;
;       |i2c_opencores:i2c_opencores_camera|                                                                                              ; 258 (0)           ; 129 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera                                                                                                                                                                                                                                                                                                            ; i2c_opencores                              ; Qsys         ;
;          |i2c_master_top:i2c_master_top_inst|                                                                                           ; 258 (63)          ; 129 (54)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                         ; i2c_master_top                             ; Qsys         ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                      ; 195 (56)          ; 75 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                    ; i2c_master_byte_ctrl                       ; Qsys         ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                     ; 139 (139)         ; 49 (49)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                 ; i2c_master_bit_ctrl                        ; Qsys         ;
;       |i2c_opencores:i2c_opencores_mipi|                                                                                                ; 273 (0)           ; 129 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi                                                                                                                                                                                                                                                                                                              ; i2c_opencores                              ; Qsys         ;
;          |i2c_master_top:i2c_master_top_inst|                                                                                           ; 273 (77)          ; 129 (54)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                           ; i2c_master_top                             ; Qsys         ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                      ; 196 (56)          ; 75 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                      ; i2c_master_byte_ctrl                       ; Qsys         ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                     ; 140 (140)         ; 49 (49)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                   ; i2c_master_bit_ctrl                        ; Qsys         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 128 (0)           ; 73 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                         ; pzdyqx                                     ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 128 (12)          ; 73 (9)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                            ; pzdyqx_impl                                ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)           ; 28 (8)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                              ; GHVD5181                                   ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)           ; 20 (20)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                            ; LQYT7093                                   ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                          ; KIFI3548                                   ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                          ; LQYT7093                                   ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 28 (28)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                          ; PUDL0439                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 165 (1)           ; 89 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 164 (0)           ; 89 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 164 (0)           ; 89 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                   ; alt_sld_fab                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 164 (1)           ; 89 (7)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                               ; alt_sld_fab_alt_sld_fab                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 163 (0)           ; 82 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric          ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 163 (117)         ; 82 (53)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                      ; sld_jtag_hub                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg              ; sld_rom_sr                                 ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm            ; sld_shadow_jsm                             ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|altsyncram_38b1:FIFOram|ALTSYNCRAM                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:\write_used_gen:wdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 512          ; 37           ; 512          ; 37           ; 18944   ; None ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9tb1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 10           ; 64           ; 10           ; 640     ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_1lc1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 15           ; 128          ; 15           ; 1920    ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_nl81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                              ; AUTO ; Single Port      ; 32000        ; 32           ; --           ; --           ; 1024000 ; None ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated|altsyncram_cic1:altsyncram2|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 638          ; 36           ; 638          ; 36           ; 22968   ; None ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|altsyncram_r541:fifo_ram|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 4096         ; 26           ; 4096         ; 26           ; 106496  ; None ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 1024         ; 25           ; 1024         ; 25           ; 25600   ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                   ; IP Include File                   ;
+--------+------------------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                            ;                                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                        ;                                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                              ;                                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                            ;                                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                              ;                                   ;
; N/A    ; Qsys                                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0                                                                                                                                                                                                                                                                                                        ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; alt_vip_itc                              ; 14.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0                                                                                                                                                                                                                                                                     ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0                                                                                                                                                                                                                                                                       ;                                   ;
; Altera ; altpll                                   ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_altpll_0:altpll_0                                                                                                                                                                                                                                                                                 ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_uart                       ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_control_uart:control_uart                                                                                                                                                                                                                                                                         ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; FIFO                                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst                                                                                                                                                                                                                                                       ; ip/EEE_IMGPROC/MSG_FIFO.v         ;
; Altera ; altera_irq_mapper                        ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                             ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                               ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_key:key                                                                                                                                                                                                                                                                                           ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_led:led                                                                                                                                                                                                                                                                                           ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mipi_pwdn_n:mipi_pwdn_n                                                                                                                                                                                                                                                                           ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mipi_pwdn_n:mipi_reset_n                                                                                                                                                                                                                                                                          ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_mm_interconnect                   ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                               ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                            ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                           ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                            ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                        ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007                                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:control_uart_s1_agent                                                                                                                                                                                                               ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo                                                                                                                                                                                                          ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_uart_s1_translator                                                                                                                                                                                                     ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                              ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                          ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                          ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                          ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent                                                                                                                                                                                                              ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rdata_fifo                                                                                                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo                                                                                                                                                                                                         ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eee_imgproc_0_s1_translator                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent                                                                                                                                                                                           ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                      ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator                                                                                                                                                                                 ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent                                                                                                                                                                                             ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                        ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator                                                                                                                                                                                   ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                   ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                              ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                         ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                        ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                   ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                              ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                        ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                   ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                              ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent                                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo                                                                                                                                                                                                           ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator                                                                                                                                                                                                      ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent                                                                                                                                                                                                               ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo                                                                                                                                                                                                          ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator                                                                                                                                                                                                     ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent                                                                                                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator                                                                                                                                                                                             ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                               ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator                                                                                                                                                                                          ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter                                                                                                                                                                                           ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator                                                                                                                                                                                      ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                           ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                      ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                 ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router                                                                                                                                                                                                                          ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_008                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_009                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_010                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_011                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_012                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_013                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_014                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_015                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_016                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_017                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                            ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                            ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_007                                                                                                                                                                                                            ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_014                                                                                                                                                                                                            ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                        ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                         ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                               ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                      ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                 ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                            ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo                                                                                                                                                                                           ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo                                                                                                                                                                                             ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator                                                                                                                                                                                        ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                      ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                 ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                            ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_mm_interconnect                   ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                               ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator                                                                                                                                                                                          ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent                                                                                                                                                                                                   ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator                                                                                                                                                                                         ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                           ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                        ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router                                                                                                                                                                                                                          ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router_001                                                                                                                                                                                                                      ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002                                                                                                                                                                                                                  ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                        ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                    ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                      ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                               ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                 ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                            ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                        ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                        ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                                                            ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_nios2_gen2                        ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2                                                                                                                                                                                                                                                                             ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu                                                                                                                                                                                                                                                     ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht                                                                                                                                                                                              ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data                                                                                                                                                                                      ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag                                                                                                                                                                                        ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim                                                                                                                                                                                  ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data                                                                                                                                                                                      ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag                                                                                                                                                                                        ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a                                                                                                                                                                      ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b                                                                                                                                                                      ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci                                                                                                                                                                                     ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg                                                                                                       ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break                                                                                                         ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk                                                                                                           ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug                                                                                                         ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace                                                                                                       ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace|Qsys_nios2_gen2_cpu_nios2_oci_td_mode:Qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo                                                                                                           ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc                 ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc             ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_im:the_Qsys_nios2_gen2_cpu_nios2_oci_im                                                                                                               ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_cpu_nios2_oci_itrace                                                                                                       ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_pib:the_Qsys_nios2_gen2_cpu_nios2_oci_pib                                                                                                             ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk                                                                                                           ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem                                                                                                               ;                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram                                    ;                                   ;
; Altera ; altera_avalon_onchip_memory2             ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                 ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_reset_controller                  ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                 ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_reset_controller                  ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                             ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_reset_controller                  ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                             ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram                                                                                                                                                                                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sw:sw                                                                                                                                                                                                                                                                                             ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sysid_qsys:sysid_qsys                                                                                                                                                                                                                                                                             ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
; Altera ; altera_avalon_timer                      ; 16.0    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_timer:timer                                                                                                                                                                                                                                                                                       ; E:/DE10_LITE_D8M_VIP_16/Qsys.qsys ;
+--------+------------------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                        ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                        ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                        ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                        ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_next                           ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_state                                                                                                                                   ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|i_next ;
+------------+------------+------------+------------+----------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000     ;
+------------+------------+------------+------------+----------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0              ;
; i_next.010 ; 0          ; 0          ; 1          ; 1              ;
; i_next.101 ; 0          ; 1          ; 0          ; 1              ;
; i_next.111 ; 1          ; 0          ; 0          ; 1              ;
+------------+------------+------------+------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|i_state                             ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------------------------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START                               ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------------------------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                                              ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                                              ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                                              ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                                              ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                                              ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                                              ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+--------------------------------------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START                                 ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+--------------------------------------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                                                ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                                                ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                                                ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                                                ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                                                ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                                                ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+--------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int                                                                                                                                                                                                                         ;
+--------------------------+----------------------+------------------------+--------------------------+-------------------+---------------------+-----------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+--------------------+
; Name                     ; state_int.INSERT_ANC ; state_int.WAIT_FOR_ANC ; state_int.WAIT_FOR_SYNCH ; state_int.SYNCHED ; state_int.FIND_MODE ; state_int.INTERLACING ; state_int.HEIGHT_0 ; state_int.HEIGHT_1 ; state_int.HEIGHT_2 ; state_int.HEIGHT_3 ; state_int.WIDTH_0 ; state_int.WIDTH_1 ; state_int.WIDTH_2 ; state_int.WIDTH_3 ; state_int.FIND_SOP ;
+--------------------------+----------------------+------------------------+--------------------------+-------------------+---------------------+-----------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+--------------------+
; state_int.FIND_SOP       ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ;
; state_int.WIDTH_3        ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 1                  ;
; state_int.WIDTH_2        ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 1                  ;
; state_int.WIDTH_1        ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 1                  ;
; state_int.WIDTH_0        ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.HEIGHT_3       ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.HEIGHT_2       ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.HEIGHT_1       ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.HEIGHT_0       ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.INTERLACING    ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 1                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.FIND_MODE      ; 0                    ; 0                      ; 0                        ; 0                 ; 1                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.SYNCHED        ; 0                    ; 0                      ; 0                        ; 1                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.WAIT_FOR_SYNCH ; 0                    ; 0                      ; 1                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.WAIT_FOR_ANC   ; 0                    ; 1                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.INSERT_ANC     ; 1                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
+--------------------------+----------------------+------------------------+--------------------------+-------------------+---------------------+-----------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mSetup_ST ;
+----------------+----------------+----------------+------------------------------------------------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001                                                   ;
+----------------+----------------+----------------+------------------------------------------------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                                                                ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                                                                ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                                                                ;
+----------------+----------------+----------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                      ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[15]                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[14]                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[13]                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[12]                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[11]                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[10]                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[9]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[8]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[7]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[6]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[5]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[4]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[3]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[2]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[1]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[11]                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[10]                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[9]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[8]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[11]                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[10]                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[9]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[8]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[0]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[1]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[2]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[3]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[4]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[5]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[6]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[7]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[8]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[9]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[10]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[11]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_x_start[0]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_x_start[1]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_x_start[2]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_x_start[3]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_x_start[4]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_x_start[5]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_x_start[6]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_x_start[7]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_x_start[8]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_x_start[9]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_x_start[10]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_x_start[11]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_h[0]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_h[1]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_h[2]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_h[3]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_h[4]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_h[5]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_h[6]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_h[7]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_h[8]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_h[9]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_h[10]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_h[11]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_w[0]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_w[1]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_w[2]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_w[3]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_w[4]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_w[5]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_w[6]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_w[7]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_w[8]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_w[9]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_w[10]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_w[11]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_mode                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|process_start                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[4]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[5]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[2]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[3]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[10]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[8]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[9]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[6]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[7]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|rs_dgwp_reg[0]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|rs_dgwp_reg[1]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|rs_dgwp_reg[2]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|rs_dgwp_reg[3]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|rs_dgwp_reg[4]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|rs_dgwp_reg[5]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|rs_dgwp_reg[6]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|rs_dgwp_reg[7]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|rs_dgwp_reg[8]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|rs_dgwp_reg[10]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|rs_dgwp_reg[9]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|ws_dgrp_reg[7]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|ws_dgrp_reg[8]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|ws_dgrp_reg[10]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|ws_dgrp_reg[9]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|ws_dgrp_reg[6]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|ws_dgrp_reg[5]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|ws_dgrp_reg[4]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|ws_dgrp_reg[3]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|ws_dgrp_reg[2]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|ws_dgrp_reg[1]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|ws_dgrp_reg[0]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                            ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[4]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[5]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[2]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[3]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[10]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[8]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[9]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[6]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[7]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[7]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[8]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[10]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[9]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[6]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[5]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[4]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[3]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[2]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[7]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[8]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[10]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[9]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[6]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[5]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[4]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[3]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[2]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[6]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[4]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[5]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[11]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[12]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[9]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[10]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[7]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[8]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_rx:the_Qsys_control_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[6]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[4]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[5]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[11]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[12]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[9]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[10]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[7]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[8]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_rx:the_Qsys_control_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[6]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[4]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[5]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[11]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[12]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[9]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[10]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[7]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[8]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[6]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[4]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[5]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[11]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[12]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[9]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[10]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[7]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[8]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83,85]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1,2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|end_beginbursttransfer                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55,61,62,76..79]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55,61,62,76..79]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55,61,62,76..79]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55,61,62,76..79]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007|locked[0,1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[0,1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_uart_s1_translator|av_chipselect_pre                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eee_imgproc_0_s1_translator|av_chipselect_pre                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator|av_chipselect_pre                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_chipselect_pre                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator|av_chipselect_pre                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,2..7,10..14,16..19,22,24..28,31]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_sw:sw|readdata[10..31]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_key:key|readdata[2..31]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_regs:the_Qsys_control_uart_regs|readdata[10..15]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[0]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync1[0]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_DATA[0,1]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|ACK3                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_length_cnt_3_id_3250_line897|q[19]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_packet_base_address_0_id_3245_line873|q[0..3,6..13,19,22..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_packet_base_address_0_id_3194_line204|q[0..3,6..13,19,22..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_read_int0                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_read_int1                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.mode[1]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_read_address_au|r_val[3,4,7..14,20,23..32]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[5..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[19..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_im:the_Qsys_nios2_gen2_cpu_nios2_oci_im|trc_wrap                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_im:the_Qsys_nios2_gen2_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[0][79]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[0][78]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[0][77]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[0][76]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_uart_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,2..4]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..4]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[1][79]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[1][78]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[1][77]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[1][76]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|EEE_IMGPROC:eee_imgproc_0|STREAM_REG:out_reg|data_out[10..13,18,19]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[0..3]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[14..18]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[19,20]                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[21..23]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[0]                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[21..23]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[19,20]                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[14..18]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[1..3]                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|EEE_IMGPROC:eee_imgproc_0|msg_id[5]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|EEE_IMGPROC:eee_imgproc_0|msg_id[6]                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|EEE_IMGPROC:eee_imgproc_0|msg_id[7]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pulling_width_adapter:read_master_pull|outputs_waiting[0]                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:ws_bwp|dffe14a[10]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:ws_brp|dffe14a[10]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:rs_bwp|dffe14a[10]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:rs_brp|dffe14a[10]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter|last_channel[1]                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter|last_channel[0]                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[1][55]                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1,8,9,15,20,21,23,29]                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                      ;
; Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_rx:the_Qsys_control_uart_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_rx:the_Qsys_control_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                              ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|s_readdata[11..14,16..31]                                                                                                                                                                                                                             ; Merged with Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|s_readdata[10]                                                                                                                                                                                                                                                                           ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[4]                                                                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[13]                                                                                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pc:pc1|stall_d2                                                                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc1_stalldelay_q[0]                                                                                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pc:pc0|stall_d2                                                                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_stalldelay_q[0]                                                                                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|alt_cusp160_one_bit_delay:\single_clock_gen:wrreq_delayer|\some_delay_gen:shift_register[7]                     ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|alt_cusp160_one_bit_delay:\single_clock_gen:wrreq_delayer|\some_delay_gen:shift_register[2] ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|alt_cusp160_one_bit_delay:\single_clock_gen:wrreq_delayer|\some_delay_gen:shift_register[6]                     ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|alt_cusp160_one_bit_delay:\single_clock_gen:wrreq_delayer|\some_delay_gen:shift_register[1] ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|alt_cusp160_one_bit_delay:\single_clock_gen:wrreq_delayer|\some_delay_gen:shift_register[5]                     ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|alt_cusp160_one_bit_delay:\single_clock_gen:wrreq_delayer|\some_delay_gen:shift_register[0] ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0]                                                                                                   ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]                                                                            ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]                                                                                                   ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]                                                                            ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_packet_read_address_au|r_val[2..4]                                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_packet_read_address_au|r_val[1]                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_read_address_au|r_val[6]                                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_read_address_au|r_val[16]                                                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_packet_write_address_au|r_val[2..4]                                                                                                                                                                                                ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_packet_write_address_au|r_val[1]                                                                                                                                                                                                                                      ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_badaddr_reg_baddr[0..17]                                                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[1][61]                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator|av_readdata_pre[10..14,16..30]                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator|av_readdata_pre[31]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][22]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][17]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][19]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][10]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][23]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][16]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][14]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][13]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][20]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][11]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][21]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][24]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][29]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][18]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][12]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][27]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][30]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][25]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][26]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][28]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator|waitrequest_reset_override                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eee_imgproc_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent|hold_waitrequest                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eee_imgproc_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent|hold_waitrequest                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eee_imgproc_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent|hold_waitrequest                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent|hold_waitrequest                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                             ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                               ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                     ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator|waitrequest_reset_override                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                             ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                        ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                              ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc1_stalldelay_q[0]                                                                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_stalldelay_q[0]                                                                                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[0][61]                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[0][62]                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_uart_s1_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][98]                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pc:pc1|stall_d1                                                                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pc:pc0|stall_d1                                                                                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:write_to_read_buf_id_3188_line153|q[0]                                                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:write_to_read_ack_id_3191_line164|q[0]                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[5..9,11..18]                                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:op_4407_comb_id_7888|q[0]                                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:op_4405_comb_id_7885|q[0]                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_read_address_au|r_val[19,22]                                                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_read_address_au|r_val[17]                                                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_read_address_au|r_val[18,21]                                                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_read_address_au|r_val[15]                                                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_packet_base_address_0_id_3245_line873|q[5,18,21]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_packet_base_address_0_id_3245_line873|q[16]                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_packet_base_address_0_id_3245_line873|q[4,17,20]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_packet_base_address_0_id_3245_line873|q[14]                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][11]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][12]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][13]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][14]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][16]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][17]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][18]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][19]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][20]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][21]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][22]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][23]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][24]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][25]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][26]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][27]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][28]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][29]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][30]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][31]                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_packet_base_address_0_id_3194_line204|q[5,18,21]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_packet_base_address_0_id_3194_line204|q[16]                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_packet_base_address_0_id_3194_line204|q[4,17,20]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_packet_base_address_0_id_3194_line204|q[14]                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][98]                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[1][62]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|s_readdata[10]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|split_cmd.mode[1]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_st_input:din|take_nb                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_packet_read_address_au|r_val[1]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_packet_write_address_au|r_val[1]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break|trigger_state                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:control_uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:control_uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[0][55]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator|av_readdata_pre[31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|active_cmd.mode[1]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][22]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_write_address_au|r_val[1..4]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[2]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10..14,16..31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10..14,16..31]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[2]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|active_cmd.addr[2]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|av_address_int[2]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2..4]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|burstcount_register_lint[0,1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|burstcount_register_lint[0,1]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break|trigbrktype                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][63]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[1][63]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_overflow_trigger_au|r_val[2]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][0]                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|burst_stalled                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[16]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[16]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[17]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[17]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_sdram:sdram|active_dqm[0,1]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_sdram:sdram|m_dqm[0,1]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][97]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][97]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][97]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][97]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int~4                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int~5                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int~6                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int~7                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mSetup_ST~7                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mSetup_ST~8                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_1                                                                                                                                                                                          ; Merged with Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_0                                                                                                                                                                                                                             ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_2                                                                                                                                                                                          ; Merged with Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_0                                                                                                                                                                                                                             ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_3                                                                                                                                                                                          ; Merged with Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_0                                                                                                                                                                                                                             ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INTERLACING                                                                                                                                                                                       ; Merged with Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_0                                                                                                                                                                                                                             ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_0                                                                                                                                                                                           ; Merged with Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_0                                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize.011 ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize.001                                    ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_0                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26..31]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|av_address_int[31]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address1[31]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[31]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|av_address_int[30]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address1[30]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[30]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|av_address_int[29]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address1[29]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[29]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|av_address_int[28]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address1[28]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[28]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|av_address_int[27]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address1[27]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|av_address_int[26]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address1[26]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|active_cmd.addr[31]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address0[31]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|active_cmd.addr[30]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address0[30]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|active_cmd.addr[29]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address0[29]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|active_cmd.addr[28]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address0[28]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|active_cmd.addr[27]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address0[27]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|active_cmd.addr[26]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address0[26]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[31]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address_int[31]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[30]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address_int[30]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[29]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address_int[29]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[28]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address_int[28]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[27]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address_int[27]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[26]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address_int[26]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][51]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|active_cmd.addr[31]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][50]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|active_cmd.addr[30]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][49]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|active_cmd.addr[29]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][48]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|active_cmd.addr[28]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][47]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|active_cmd.addr[27]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][46]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|active_cmd.addr[26]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_q_reg.addr[26..31]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][36]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][35]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][34]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][33]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][32]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][31]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][36]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][35]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][34]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][33]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][32]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][31]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][36]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][35]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][34]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][33]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][32]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][31]                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[26..31]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_packet_read_address_au|r_val[27..32]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_write_address_au|r_val[27..32]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_packet_write_address_au|r_val[27..32]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; Total Number of Removed Registers = 1727                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                                                        ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address1[31],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address1[30],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address1[29],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address1[28],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[28],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address1[27],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address1[26],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address0[31],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address0[30],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address0[29],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address0[28],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address0[27],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address0[26],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address_int[31],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address_int[30],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address_int[29],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address_int[28],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address_int[27],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|av_address_int[26],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|active_cmd.addr[31],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|active_cmd.addr[30],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|active_cmd.addr[29],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|active_cmd.addr[28],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|active_cmd.addr[27],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|active_cmd.addr[26],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_q_reg.addr[31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_q_reg.addr[30],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_q_reg.addr[29],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_q_reg.addr[28],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_q_reg.addr[27],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_q_reg.addr[26],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][36],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][35],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][34],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][33],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][32],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][31],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][36],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][35],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][34],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][33],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][32],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][31],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][36],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][35],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][34],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][33],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][32],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][31],                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[28],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[29],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_write_address_au|r_val[27],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_write_address_au|r_val[28],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_write_address_au|r_val[29],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_write_address_au|r_val[30],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_write_address_au|r_val[31],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_write_address_au|r_val[32]                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                  ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][63],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][63],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|s_readdata[10],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[0][55],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator|av_readdata_pre[31],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                    ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|ACK3                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[0],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[1],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[2],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[3],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[14],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[15],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[16],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[17],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[18],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[19],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[20],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[21],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[22],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_DATA[23],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[0],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[23],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[22],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[21],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[20],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[19],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[18],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[17],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[16],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[15],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[14],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[3],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[2],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[1]                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_read_address_au|r_val[3]                                                                                                                                                                                                         ; Stuck at GND                   ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][22],                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[2],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|active_cmd.addr[2],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|av_address_int[2],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|av_address_int[31],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|av_address_int[30],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|av_address_int[29],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|av_address_int[28],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|av_address_int[27],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|av_address_int[26],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|active_cmd.addr[31],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|active_cmd.addr[30],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|active_cmd.addr[29],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|active_cmd.addr[28],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|active_cmd.addr[27],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|active_cmd.addr[26],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[26],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][46]                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                  ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[16],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[16],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[17],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[17],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_sdram:sdram|active_dqm[0], Qsys:u0|Qsys_sdram:sdram|active_dqm[1],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_sdram:sdram|m_dqm[0], Qsys:u0|Qsys_sdram:sdram|m_dqm[1],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[31],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[30],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[29],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                                                              ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.mode[1]                                                                                                                                                                              ; Stuck at GND                   ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|split_cmd.mode[1],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|active_cmd.mode[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[31],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[30],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[29],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[28],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[27],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][51],                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][50],                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][49],                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][48],                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][47]                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                           ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_packet_base_address_0_id_3194_line204|q[0]                                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_packet_write_address_au|r_val[1],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_write_address_au|r_val[1],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_write_address_au|r_val[4],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_write_address_au|r_val[3],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_write_address_au|r_val[2]                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                              ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:control_uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:control_uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:control_uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:control_uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][55],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                        ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                  ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][55],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                           ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                 ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                         ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_break,                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break|trigbrktype                                                                                    ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_packet_base_address_0_id_3245_line873|q[31]                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_packet_read_address_au|r_val[30],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_packet_read_address_au|r_val[31]                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                     ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[1][62]                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_exc_crst                                                                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                           ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_key:key|readdata[19]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[18]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[17]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[16]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[15]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[14]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[13]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[12]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[11]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[10]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[9]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[8]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[7]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[6]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[5]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[4]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[3]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[2]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_regs:the_Qsys_control_uart_regs|readdata[15]                                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_uart_s1_translator|av_readdata_pre[15]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_regs:the_Qsys_control_uart_regs|readdata[14]                                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_uart_s1_translator|av_readdata_pre[14]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_regs:the_Qsys_control_uart_regs|readdata[13]                                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_uart_s1_translator|av_readdata_pre[13]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_regs:the_Qsys_control_uart_regs|readdata[12]                                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_uart_s1_translator|av_readdata_pre[12]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_regs:the_Qsys_control_uart_regs|readdata[11]                                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_uart_s1_translator|av_readdata_pre[11]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_regs:the_Qsys_control_uart_regs|readdata[10]                                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_uart_s1_translator|av_readdata_pre[10]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[0]                                                                                                                                                                                          ; Stuck at GND                   ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync1[0]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_packet_base_address_0_id_3245_line873|q[30]                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_packet_read_address_au|r_val[32]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_packet_base_address_0_id_3245_line873|q[0]                                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_packet_read_address_au|r_val[1]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_packet_base_address_0_id_3194_line204|q[31]                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_packet_write_address_au|r_val[31]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_packet_base_address_0_id_3194_line204|q[30]                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_packet_write_address_au|r_val[32]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_read_address_au|r_val[29]                                                                                                                                                                                                        ; Stuck at GND                   ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_packet_read_address_au|r_val[29]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_read_address_au|r_val[28]                                                                                                                                                                                                        ; Stuck at GND                   ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_packet_read_address_au|r_val[28]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_read_address_au|r_val[27]                                                                                                                                                                                                        ; Stuck at GND                   ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_reader_packet_read_address_au|r_val[27]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                              ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                          ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                         ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break|trigger_state                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[18]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|xbrk_break                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85]                                                                                                 ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                    ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                    ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                    ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                    ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                   ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                   ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                   ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                   ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                     ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                     ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                     ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                     ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                    ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                    ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                    ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                    ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                             ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                             ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                             ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                             ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                              ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                              ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                              ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                              ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                             ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                             ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                             ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                             ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                 ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                 ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                 ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                 ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[0][79]                                                                                                                                                                       ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[1][79]                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[0][78]                                                                                                                                                                       ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[1][78]                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[0][77]                                                                                                                                                                       ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[1][77]                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[0][76]                                                                                                                                                                       ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[1][76]                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                  ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                  ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                  ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                  ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                        ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                        ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                        ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                        ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[31]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[30]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[29]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[28]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[27]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[1][31]                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|mem[0][10]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]                                                                                                 ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                        ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[1][97]                                                                                                                                                                  ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][97]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[1][97]                                                                                                                                                                ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][97]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                           ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                 ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                           ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                              ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                         ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4]                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize.101 ;
; Qsys:u0|Qsys_sw:sw|readdata[26]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[25]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[24]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[23]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[22]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[21]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[20]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[19]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[17]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[16]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[15]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[14]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[13]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[12]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[11]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sw:sw|readdata[10]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[31]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[30]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[29]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[28]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[27]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[26]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[25]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[24]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[23]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[22]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[21]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_key:key|readdata[20]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7313  ;
; Number of registers using Synchronous Clear  ; 354   ;
; Number of registers using Synchronous Load   ; 491   ;
; Number of registers using Asynchronous Clear ; 5007  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4674  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                       ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Qsys:u0|Qsys_timer:timer|internal_counter[0]                                                                                                                                                                            ; 3       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[1]                                                                                                                                                                            ; 3       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[2]                                                                                                                                                                            ; 3       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[3]                                                                                                                                                                            ; 3       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[6]                                                                                                                                                                            ; 3       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[8]                                                                                                                                                                            ; 3       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[9]                                                                                                                                                                            ; 3       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[14]                                                                                                                                                                           ; 3       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[15]                                                                                                                                                                           ; 3       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]                                                                                                                                                                                       ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[3]                                                                                                                                                                                       ; 1       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[2]                                                                                                                                                                                       ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[0]                                                                                                                                                                                       ; 2       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                                                             ; 87      ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AVALON_ST_OUTPUT:dout|startofpacket                                                                                                                                ; 18      ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                       ; 1298    ;
; Qsys:u0|Qsys_sdram:sdram|i_addr[12]                                                                                                                                                                                     ; 11      ;
; Qsys:u0|Qsys_sdram:sdram|i_cmd[1]                                                                                                                                                                                       ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|i_cmd[3]                                                                                                                                                                                       ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|i_cmd[2]                                                                                                                                                                                       ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|i_cmd[0]                                                                                                                                                                                       ; 2       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                ; 36      ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                      ; 4       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                      ; 4       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg                                                                                                                                                              ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                        ; 1       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_stalldelay_q[0]                                                                                                                                                            ; 4       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|empty_reg     ; 4       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eee_imgproc_0_s1_translator|waitrequest_reset_override                                                                                  ; 15      ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                   ; 123     ;
; Qsys:u0|Qsys_sdram:sdram|refresh_counter[13]                                                                                                                                                                            ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|refresh_counter[10]                                                                                                                                                                            ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|refresh_counter[9]                                                                                                                                                                             ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|refresh_counter[8]                                                                                                                                                                             ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|refresh_counter[4]                                                                                                                                                                             ; 2       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_sh6:rdptr_g1p|counter5a0                                                     ; 8       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                         ; 7       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                ; 7       ;
; Qsys:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[1]                                                                                                                                                  ; 1       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                            ; 11      ;
; Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_tx:the_Qsys_control_uart_tx|txd                                                                                                                                ; 1       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SCLK                                                                                                                       ; 5       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD_COUNTER[4]                                                                                                              ; 9       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD_COUNTER[3]                                                                                                              ; 14      ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD_COUNTER[1]                                                                                                              ; 12      ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD_COUNTER[2]                                                                                                              ; 14      ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD_COUNTER[0]                                                                                                              ; 14      ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD_COUNTER[5]                                                                                                              ; 9       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SDO                                                                                                                        ; 6       ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                        ; 1       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|empty_reg                          ; 6       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pc:pc0|stall_d1                                                                                                                                                    ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                    ; 1       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_ovb:wrptr_g1p|counter8a0                                                     ; 6       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_sh6:rdptr_g1p|parity6                                                        ; 4       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                        ; 2       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                        ; 2       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_pipe_flush                                                                                                                                                 ; 13      ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                               ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                               ; 4       ;
; Qsys:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[2]                                                                                                                                                  ; 2       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                  ; 3       ;
; Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_tx:the_Qsys_control_uart_tx|pre_txd                                                                                                                            ; 2       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|write_count[0]                                                                                                          ; 7       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_empty_reg                                                                                                      ; 2       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                ; 2       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                           ; 10      ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                    ; 1       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_ovb:wrptr_g1p|parity9                                                        ; 4       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[4] ; 2       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                               ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[3]                                                                                                                                                  ; 1       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                ; 3       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|END                                                                                                                        ; 3       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:read_to_write_buf_id_3226_line160|q[0]                                                                                                                         ; 2       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][18]       ; 1       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][19]       ; 1       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][3]        ; 1       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][2]        ; 1       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][5]        ; 1       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][7]        ; 1       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][9]        ; 1       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][10]       ; 1       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][11]       ; 1       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][12]       ; 1       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][14]       ; 1       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][15]       ; 1       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][16]       ; 1       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                  ; 2       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|pre_process_start                                                                                                                                                       ; 2       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                          ; 1       ;
; Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_tx:the_Qsys_control_uart_tx|tx_shift_empty                                                                                                                     ; 2       ;
; Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_tx:the_Qsys_control_uart_tx|tx_ready                                                                                                                           ; 6       ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                               ; 1       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|f_trig                                                                                                                                           ; 4       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                 ; 4       ;
; Total number of inverted registers = 213*                                                                                                                                                                               ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[14]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[7]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator|wait_latency_counter[1]                                                                                                                                                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[10]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_x_start[0]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_h[11]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_w[0]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                       ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[10]                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[4]                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|share_count[3]                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[5]                                                                                                                                                                                                                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                                                                                                                                                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|FpsMonitor:uFps|rfps_h[1]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|d_byteenable[2]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_address_tag_field[7]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|ctr[6]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|ctr[7]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|STREAM_REG:in_reg|data_out[0]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|vcm_en_delay_cnt[1]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_st_data[28]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eee_imgproc_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|bb_col[22]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|y[1]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|scal_f[2]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|peakSUM[26]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|prer[10]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|prer[0]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|prer[15]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|prer[0]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|y_max[1]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|x_min[10]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|x_max[10]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|y_min[0]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|txr[5]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|txr[7]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pulling_width_adapter:read_master_pull|buffers[0][15]                                                                                                                                                                                                                                               ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_st_input:din|fifo_data[1][5]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_st_input:din|fifo_data[2][17]                                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[30]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[4]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|th[6]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_rx:the_Qsys_control_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                                                                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|s_readdata[3]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|x_cnt[2]                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|reg_status[7]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|y_cnt[11]                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_G[10]                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|av_burstcount_int[2]                                                                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][49]                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][33]                                                                                                         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][8]                                                                                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][1]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AU:vfb_writer_write_address_au|r_val[6]                                                                                                                                                                                                                                                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[1]                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|wb_dat_o[3]                                                                                                                                                                                                                                                                ;
; 8:1                ; 10 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|wb_dat_o[5]                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|burstcount_register_lint[3]                                                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[1]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                                                                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[0]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|d_writedata[4]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[19]                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                                                                                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break|break_readreg[0]                                                                                                                                  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|STREAM_REG:in_reg|data_out[9]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|x[5]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_tx:the_Qsys_control_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|write_count[2]                                                                                                                                                                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_inst_result[20]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_inst_result[10]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_B[11]                                                                                                                                                                                                                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                                                                                                                                                                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[6]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[7]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][24]                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[36]                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[33]                                                        ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[4]                                                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[16]                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|STREAM_REG:out_reg|data_out[23]                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|STREAM_REG:out_reg|data_out[21]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                             ;
; 5:1                ; 17 bits   ; 51 LEs        ; 51 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_pipe_flush_waddr[10]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|s_readdata[30]                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|s_readdata[21]                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 16 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|s_readdata[13]                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|active_data[13]                                                                                                                                                                                                                                                                                                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                                                                                                                                                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][0]                                                                                                                                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][42]                                                                                                                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][2]                                                                                                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][0]                                                                                                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][12]                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AVALON_ST_OUTPUT:dout|data[18]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][35]                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP160_AVALON_ST_OUTPUT:dout|data[0]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[60]                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[27]                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|Add1                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_logic_result[29]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|dc_data_rd_port_addr[0]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|dc_data_wr_port_data[4]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_st_input:din|fifo_data_comb[0][3]                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|dc_data_wr_port_data[21]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|dc_data_wr_port_data[12]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|dc_data_wr_port_data[28]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|Mux18                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|ball_high[20]                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxhot16:dout_seteop_trigger_muxinst|Selector0                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |DE10_LITE_D8M_VIP|FpsMonitor:uFps|hex_fps_l[6]                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |DE10_LITE_D8M_VIP|FpsMonitor:uFps|hex_fps_h[5]                                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_src2_reg[14]                                                                                                                                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_wr_data_unfiltered[12]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_wr_data_unfiltered[31]                                                                                                                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_wr_data_unfiltered[0]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|F_ic_data_rd_addr_nxt[1]                                                                                                                                                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|Selector35                                                                                                                                                                                                                                                                                                                      ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|src_data[81]                                                                                                                                                                                                                                                       ;
; 14:1               ; 3 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                     ;
; 15:1               ; 2 bits    ; 20 LEs        ; 18 LEs               ; 2 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|src_data[83]                                                                                                                                                                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 76 LEs               ; 20 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|altsyncram_38b1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0 ;
+------------------------------+-------+------+--------------------------+
; Assignment                   ; Value ; From ; To                       ;
+------------------------------+-------+------+--------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[11]                ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[11]                ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[10]                ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[10]                ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[9]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[9]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[8]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[8]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[7]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[7]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[6]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[6]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[5]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[5]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[4]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[4]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[3]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[3]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[2]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[2]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[1]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[1]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[0]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[0]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[11]                ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[11]                ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[10]                ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[10]                ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[9]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[9]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[8]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[8]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[7]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[7]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[6]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[6]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[5]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[5]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[4]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[4]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[3]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[3]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[2]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[2]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[1]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[1]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[0]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[0]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[11] ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[11] ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[0]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[0]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[1]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[1]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[2]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[2]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[3]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[3]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[4]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[4]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[5]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[5]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[6]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[6]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[7]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[7]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[8]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[8]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[9]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[9]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[10]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[10]       ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[11]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[11]       ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[0]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[0]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[1]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[1]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[2]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[2]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[3]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[3]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[4]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[4]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[5]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[5]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[6]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[6]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[7]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[7]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[8]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[8]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[9]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[9]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[10]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[10]       ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[11]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[11]       ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_mode               ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_mode               ;
; PRESERVE_REGISTER            ; on    ; -    ; process_start            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; process_start            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; focus_window_area        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; focus_window_area        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; focus_window_border      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; focus_window_border      ;
+------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated|altsyncram_cic1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                               ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                            ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                            ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                            ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                            ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                       ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                      ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|a_graycounter_uh6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|a_graycounter_qvb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|altsyncram_r541:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0 ;
+---------------------------+-------+------+------------------------+
; Assignment                ; Value ; From ; To                     ;
+---------------------------+-------+------+------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[15]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[15]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[15]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[14]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[14]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[14]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[13]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[13]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[13]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[12]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[12]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[12]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[11]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[11]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[11]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[10]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[10]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[10]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[9]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[9]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[9]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[8]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[8]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[8]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[7]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[7]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[7]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[6]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[6]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[6]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[5]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[5]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[5]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[4]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[4]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[4]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[3]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[3]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[3]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[2]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[2]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[2]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[1]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[1]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[1]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[0]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[0]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[0]      ;
+---------------------------+-------+------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync ;
+-----------------------------+------------------------+------+--------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                ;
+-----------------------------+------------------------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:underflow_sync ;
+-----------------------------+------------------------+------+----------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                           ;
+-----------------------------+------------------------+------+----------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                            ;
+-----------------------------+------------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync ;
+-----------------------------+------------------------+------+----------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                           ;
+-----------------------------+------------------------+------+----------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                            ;
+-----------------------------+------------------------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:clear_underflow_sticky_sync ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync ;
+-----------------------------+------------------------+------+-------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                        ;
+-----------------------------+------------------------+------+-------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                         ;
+-----------------------------+------------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[1]                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[1]                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                          ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                  ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                  ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                                  ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                                 ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_sh6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_ovb:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_altpll_0:altpll_0 ;
+----------------+-------+------+-----------------------+
; Assignment     ; Value ; From ; To                    ;
+----------------+-------+------+-----------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg            ;
+----------------+-------+------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2|Qsys_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_control_uart:control_uart ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                ;
+-----------------------------+-------+------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_rx:the_Qsys_control_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                             ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; scl_o~buf0                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; scl_o~buf0                                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sda_o~buf0                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sda_o~buf0                                                                                                                     ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                           ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; scl_o~buf0                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; scl_o~buf0                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sda_o~buf0                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sda_o~buf0                                                                                                                   ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_nl81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_sdram:sdram               ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_014 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002 ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0 ;
+-----------------+--------------------------+-----------------------------------+
; Parameter Name  ; Value                    ; Type                              ;
+-----------------+--------------------------+-----------------------------------+
; IMAGE_W         ; 01010000000              ; Unsigned Binary                   ;
; IMAGE_H         ; 00111100000              ; Unsigned Binary                   ;
; MESSAGE_BUF_MAX ; 256                      ; Signed Integer                    ;
; MSG_INTERVAL    ; 20                       ; Signed Integer                    ;
; BB_COL_DEFAULT  ; 000000001111111100000000 ; Unsigned Binary                   ;
+-----------------+--------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                               ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                               ;
; CBXI_PARAMETER          ; scfifo_9a21 ; Untyped                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0|STREAM_REG:in_reg ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATA_WIDTH     ; 26    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0|STREAM_REG:out_reg ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATA_WIDTH     ; 26    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; VIDEO_W        ; 640   ; Signed Integer                                                      ;
; VIDEO_H        ; 480   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c ;
+----------------+----------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                    ;
+----------------+----------+-----------------------------------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                                          ;
; I2C_Freq       ; 100000   ; Signed Integer                                                                          ;
+----------------+----------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; VIDEO_W        ; 640   ; Signed Integer                                              ;
; VIDEO_H        ; 480   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; VIDEO_W        ; 640   ; Signed Integer                                                                         ;
; VIDEO_H        ; 480   ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; VIDEO_W        ; 640   ; Signed Integer                                                                                                  ;
; VIDEO_H        ; 480   ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; VIDEO_W        ; 640   ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                               ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                            ;
; NUMBER_OF_TAPS ; 3               ; Signed Integer                                                                                                                                                                     ;
; TAP_DISTANCE   ; 640             ; Signed Integer                                                                                                                                                                     ;
; WIDTH          ; 12              ; Signed Integer                                                                                                                                                                     ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER ; shift_taps_3021 ; Untyped                                                                                                                                                                            ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width                  ; 12          ; Signed Integer                                                                                                                                       ;
; size                   ; 4           ; Signed Integer                                                                                                                                       ;
; WIDTHR                 ; 14          ; Signed Integer                                                                                                                                       ;
; SHIFT                  ; 0           ; Signed Integer                                                                                                                                       ;
; REPRESENTATION         ; UNSIGNED    ; Untyped                                                                                                                                              ;
; PIPELINE               ; 0           ; Signed Integer                                                                                                                                       ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER         ; par_add_1ae ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2|parallel_add:parallel_add_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width                  ; 12          ; Signed Integer                                                                                                                                       ;
; size                   ; 4           ; Signed Integer                                                                                                                                       ;
; WIDTHR                 ; 14          ; Signed Integer                                                                                                                                       ;
; SHIFT                  ; 0           ; Signed Integer                                                                                                                                       ;
; REPRESENTATION         ; UNSIGNED    ; Untyped                                                                                                                                              ;
; PIPELINE               ; 0           ; Signed Integer                                                                                                                                       ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER         ; par_add_1ae ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width                  ; 12          ; Signed Integer                                                                                                                                       ;
; size                   ; 2           ; Signed Integer                                                                                                                                       ;
; WIDTHR                 ; 13          ; Signed Integer                                                                                                                                       ;
; SHIFT                  ; 0           ; Signed Integer                                                                                                                                       ;
; REPRESENTATION         ; UNSIGNED    ; Untyped                                                                                                                                              ;
; PIPELINE               ; 0           ; Signed Integer                                                                                                                                       ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER         ; par_add_u9e ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4|parallel_add:parallel_add_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width                  ; 12          ; Signed Integer                                                                                                                                       ;
; size                   ; 2           ; Signed Integer                                                                                                                                       ;
; WIDTHR                 ; 13          ; Signed Integer                                                                                                                                       ;
; SHIFT                  ; 0           ; Signed Integer                                                                                                                                       ;
; REPRESENTATION         ; UNSIGNED    ; Untyped                                                                                                                                              ;
; PIPELINE               ; 0           ; Signed Integer                                                                                                                                       ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER         ; par_add_u9e ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH               ; 26          ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                     ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                              ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_6kh1 ; Untyped                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0 ;
+-------------------------------+-------+-------------------------------------------------+
; Parameter Name                ; Value ; Type                                            ;
+-------------------------------+-------+-------------------------------------------------+
; BPS                           ; 8     ; Signed Integer                                  ;
; NUMBER_OF_COLOUR_PLANES       ; 3     ; Signed Integer                                  ;
; COLOUR_PLANES_ARE_IN_PARALLEL ; 1     ; Signed Integer                                  ;
; FIFO_DEPTH                    ; 640   ; Signed Integer                                  ;
; USE_EMBEDDED_SYNCS            ; 0     ; Signed Integer                                  ;
; CLOCKS_ARE_SAME               ; 0     ; Signed Integer                                  ;
; USE_CONTROL                   ; 0     ; Signed Integer                                  ;
; Y_C_SWAP                      ; 1     ; Signed Integer                                  ;
; NO_OF_MODES                   ; 1     ; Signed Integer                                  ;
; ACCEPT_COLOURS_IN_SEQ         ; 0     ; Signed Integer                                  ;
; THRESHOLD                     ; 639   ; Signed Integer                                  ;
; STD_WIDTH                     ; 1     ; Signed Integer                                  ;
; GENERATE_SYNC                 ; 0     ; Signed Integer                                  ;
; INTERLACED                    ; 0     ; Signed Integer                                  ;
; AP_LINE                       ; 0     ; Signed Integer                                  ;
; H_ACTIVE_PIXELS               ; 640   ; Signed Integer                                  ;
; H_SYNC_LENGTH                 ; 96    ; Signed Integer                                  ;
; H_FRONT_PORCH                 ; 16    ; Signed Integer                                  ;
; H_BACK_PORCH                  ; 48    ; Signed Integer                                  ;
; H_OFFSET                      ; 0     ; Signed Integer                                  ;
; H_BLANK                       ; 0     ; Signed Integer                                  ;
; V_ACTIVE_LINES                ; 480   ; Signed Integer                                  ;
; V_SYNC_LENGTH                 ; 2     ; Signed Integer                                  ;
; V_FRONT_PORCH                 ; 10    ; Signed Integer                                  ;
; V_BACK_PORCH                  ; 33    ; Signed Integer                                  ;
; V_OFFSET                      ; 0     ; Signed Integer                                  ;
; V_BLANK                       ; 0     ; Signed Integer                                  ;
; F_RISING_EDGE                 ; 0     ; Signed Integer                                  ;
; F_FALLING_EDGE                ; 0     ; Signed Integer                                  ;
; FIELD0_V_RISING_EDGE          ; 0     ; Signed Integer                                  ;
; FIELD0_V_SYNC_LENGTH          ; 0     ; Signed Integer                                  ;
; FIELD0_V_FRONT_PORCH          ; 0     ; Signed Integer                                  ;
; FIELD0_V_BACK_PORCH           ; 0     ; Signed Integer                                  ;
; FIELD0_V_BLANK                ; 0     ; Signed Integer                                  ;
; ANC_LINE                      ; 0     ; Signed Integer                                  ;
; FIELD0_ANC_LINE               ; 0     ; Signed Integer                                  ;
; S_IDLE                        ; 000   ; Unsigned Binary                                 ;
; S_TRS_WORD2                   ; 001   ; Unsigned Binary                                 ;
; S_TRS_WORD3                   ; 010   ; Unsigned Binary                                 ;
; S_TRS_XYZ                     ; 011   ; Unsigned Binary                                 ;
; S_TRS_LN0                     ; 100   ; Unsigned Binary                                 ;
; S_TRS_LN1                     ; 101   ; Unsigned Binary                                 ;
; S_TRS_CR0                     ; 110   ; Unsigned Binary                                 ;
; S_TRS_CR1                     ; 111   ; Unsigned Binary                                 ;
+-------------------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                             ;
; WIDTH           ; 1     ; Signed Integer                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:underflow_sync ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                         ;
; WIDTH           ; 1     ; Signed Integer                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                                                                 ;
; WIDTH           ; 1     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                         ;
; WIDTH           ; 1     ; Signed Integer                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_control:control ;
+------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------------+
; USE_CONTROL      ; 0     ; Signed Integer                                                                                    ;
; NO_OF_MODES_INT  ; 1     ; Signed Integer                                                                                    ;
; USED_WORDS_WIDTH ; 10    ; Signed Integer                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                                                              ;
; WIDTH           ; 1     ; Signed Integer                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------+
; USE_CONTROL                   ; 0     ; Signed Integer                                                                             ;
; NO_OF_MODES_INT               ; 1     ; Signed Integer                                                                             ;
; LOG2_NO_OF_MODES              ; 1     ; Signed Integer                                                                             ;
; COLOUR_PLANES_ARE_IN_PARALLEL ; 1     ; Signed Integer                                                                             ;
; TRS                           ; 4     ; Signed Integer                                                                             ;
; INTERLACED                    ; 0     ; Signed Integer                                                                             ;
; H_ACTIVE_PIXELS               ; 640   ; Signed Integer                                                                             ;
; F0_LINE_COUNT                 ; 480   ; Signed Integer                                                                             ;
; F1_LINE_COUNT                 ; 0     ; Signed Integer                                                                             ;
; H_FRONT_PORCH                 ; 16    ; Signed Integer                                                                             ;
; H_SYNC_LENGTH                 ; 96    ; Signed Integer                                                                             ;
; H_BLANK_INT                   ; 160   ; Signed Integer                                                                             ;
; V_FRONT_PORCH                 ; 10    ; Signed Integer                                                                             ;
; V_SYNC_LENGTH                 ; 2     ; Signed Integer                                                                             ;
; V_BLANK_INT                   ; 45    ; Signed Integer                                                                             ;
; FIELD0_V_FRONT_PORCH          ; 0     ; Signed Integer                                                                             ;
; FIELD0_V_SYNC_LENGTH          ; 0     ; Signed Integer                                                                             ;
; FIELD0_V_BLANK_INT            ; 0     ; Signed Integer                                                                             ;
; AP_LINE                       ; 0     ; Signed Integer                                                                             ;
; FIELD0_V_RISING_EDGE          ; 0     ; Signed Integer                                                                             ;
; F_RISING_EDGE                 ; 0     ; Signed Integer                                                                             ;
; F_FALLING_EDGE                ; 0     ; Signed Integer                                                                             ;
; CONVERT_SEQ_TO_PAR            ; 0     ; Unsigned Binary                                                                            ;
; TRS_SEQUENCE                  ; 1     ; Signed Integer                                                                             ;
; TRS_PARALLEL                  ; 4     ; Signed Integer                                                                             ;
; STD_WIDTH                     ; 1     ; Signed Integer                                                                             ;
; ANC_LINE                      ; 0     ; Signed Integer                                                                             ;
; FIELD0_ANC_LINE               ; 0     ; Signed Integer                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                                                                    ;
; WIDTH           ; 1     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------+
; WORD_LENGTH       ; 12    ; Signed Integer                                                                                           ;
; MAX_COUNT         ; 1280  ; Signed Integer                                                                                           ;
; RESET_VALUE       ; 0     ; Signed Integer                                                                                           ;
; TICKS_WORD_LENGTH ; 1     ; Signed Integer                                                                                           ;
; TICKS_PER_COUNT   ; 1     ; Signed Integer                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------+
; WORD_LENGTH       ; 12    ; Signed Integer                                                                                           ;
; MAX_COUNT         ; 1280  ; Signed Integer                                                                                           ;
; RESET_VALUE       ; 0     ; Signed Integer                                                                                           ;
; TICKS_WORD_LENGTH ; 1     ; Signed Integer                                                                                           ;
; TICKS_PER_COUNT   ; 1     ; Signed Integer                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:clear_underflow_sticky_sync ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                      ;
; WIDTH           ; 1     ; Signed Integer                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                      ;
; WIDTH           ; 1     ; Signed Integer                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                              ;
; WIDTH           ; 2     ; Signed Integer                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
; DATA_WIDTH      ; 25    ; Signed Integer                                                                                     ;
; FIFO_DEPTH      ; 644   ; Signed Integer                                                                                     ;
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                     ;
; DATA_WIDTHU     ; 10    ; Signed Integer                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTH               ; 25          ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 644         ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                         ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; dcfifo_isj1 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine ;
+-------------------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value ; Type                                                                                     ;
+-------------------------------------+-------+------------------------------------------------------------------------------------------+
; USE_EMBEDDED_SYNCS                  ; 0     ; Signed Integer                                                                           ;
; NUMBER_OF_COLOUR_PLANES_IN_PARALLEL ; 3     ; Signed Integer                                                                           ;
; IDLE                                ; 0000  ; Unsigned Binary                                                                          ;
; FIND_SOP                            ; 0001  ; Unsigned Binary                                                                          ;
; WIDTH_3                             ; 0010  ; Unsigned Binary                                                                          ;
; WIDTH_2                             ; 0011  ; Unsigned Binary                                                                          ;
; WIDTH_1                             ; 0100  ; Unsigned Binary                                                                          ;
; WIDTH_0                             ; 0101  ; Unsigned Binary                                                                          ;
; HEIGHT_3                            ; 0110  ; Unsigned Binary                                                                          ;
; HEIGHT_2                            ; 0111  ; Unsigned Binary                                                                          ;
; HEIGHT_1                            ; 1000  ; Unsigned Binary                                                                          ;
; HEIGHT_0                            ; 1001  ; Unsigned Binary                                                                          ;
; INTERLACING                         ; 1010  ; Unsigned Binary                                                                          ;
; FIND_MODE                           ; 1011  ; Unsigned Binary                                                                          ;
; SYNCHED                             ; 1100  ; Unsigned Binary                                                                          ;
; WAIT_FOR_SYNCH                      ; 1101  ; Unsigned Binary                                                                          ;
; WAIT_FOR_ANC                        ; 1110  ; Unsigned Binary                                                                          ;
; INSERT_ANC                          ; 1111  ; Unsigned Binary                                                                          ;
+-------------------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_rx:the_Qsys_control_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; ARST_LVL       ; 0     ; Unsigned Binary                                                                                   ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                                        ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                                        ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                                        ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                                        ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                                        ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                          ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 00000000000000000 ; Unsigned Binary                                                                                                                                               ;
; start_a        ; 00000000000000001 ; Unsigned Binary                                                                                                                                               ;
; start_b        ; 00000000000000010 ; Unsigned Binary                                                                                                                                               ;
; start_c        ; 00000000000000100 ; Unsigned Binary                                                                                                                                               ;
; start_d        ; 00000000000001000 ; Unsigned Binary                                                                                                                                               ;
; start_e        ; 00000000000010000 ; Unsigned Binary                                                                                                                                               ;
; stop_a         ; 00000000000100000 ; Unsigned Binary                                                                                                                                               ;
; stop_b         ; 00000000001000000 ; Unsigned Binary                                                                                                                                               ;
; stop_c         ; 00000000010000000 ; Unsigned Binary                                                                                                                                               ;
; stop_d         ; 00000000100000000 ; Unsigned Binary                                                                                                                                               ;
; rd_a           ; 00000001000000000 ; Unsigned Binary                                                                                                                                               ;
; rd_b           ; 00000010000000000 ; Unsigned Binary                                                                                                                                               ;
; rd_c           ; 00000100000000000 ; Unsigned Binary                                                                                                                                               ;
; rd_d           ; 00001000000000000 ; Unsigned Binary                                                                                                                                               ;
; wr_a           ; 00010000000000000 ; Unsigned Binary                                                                                                                                               ;
; wr_b           ; 00100000000000000 ; Unsigned Binary                                                                                                                                               ;
; wr_c           ; 01000000000000000 ; Unsigned Binary                                                                                                                                               ;
; wr_d           ; 10000000000000000 ; Unsigned Binary                                                                                                                                               ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; ARST_LVL       ; 0     ; Unsigned Binary                                                                                 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                                      ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                                      ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                                      ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                                      ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                                      ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                        ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 00000000000000000 ; Unsigned Binary                                                                                                                                             ;
; start_a        ; 00000000000000001 ; Unsigned Binary                                                                                                                                             ;
; start_b        ; 00000000000000010 ; Unsigned Binary                                                                                                                                             ;
; start_c        ; 00000000000000100 ; Unsigned Binary                                                                                                                                             ;
; start_d        ; 00000000000001000 ; Unsigned Binary                                                                                                                                             ;
; start_e        ; 00000000000010000 ; Unsigned Binary                                                                                                                                             ;
; stop_a         ; 00000000000100000 ; Unsigned Binary                                                                                                                                             ;
; stop_b         ; 00000000001000000 ; Unsigned Binary                                                                                                                                             ;
; stop_c         ; 00000000010000000 ; Unsigned Binary                                                                                                                                             ;
; stop_d         ; 00000000100000000 ; Unsigned Binary                                                                                                                                             ;
; rd_a           ; 00000001000000000 ; Unsigned Binary                                                                                                                                             ;
; rd_b           ; 00000010000000000 ; Unsigned Binary                                                                                                                                             ;
; rd_c           ; 00000100000000000 ; Unsigned Binary                                                                                                                                             ;
; rd_d           ; 00001000000000000 ; Unsigned Binary                                                                                                                                             ;
; wr_a           ; 00010000000000000 ; Unsigned Binary                                                                                                                                             ;
; wr_b           ; 00100000000000000 ; Unsigned Binary                                                                                                                                             ;
; wr_c           ; 01000000000000000 ; Unsigned Binary                                                                                                                                             ;
; wr_d           ; 10000000000000000 ; Unsigned Binary                                                                                                                                             ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                            ;
; NUMWORDS_A                         ; 32000                ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 32000                ; Signed Integer                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_nl81      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eee_imgproc_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_uart_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                  ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                           ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:control_uart_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:control_uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|Qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 7     ; Signed Integer                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_003|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_004|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_005|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_006|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_007|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_008|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_009|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_010|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_011|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_012|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_013|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_014|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_015|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_016|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_017|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 5     ; Signed Integer                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                         ;
; VALID_WIDTH               ; 16    ; Signed Integer                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                ;
; VALID_WIDTH               ; 16    ; Signed Integer                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 16     ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 3     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 5     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 3     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 5     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 5     ; Signed Integer                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 5     ; Signed Integer                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 71    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 72    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router|Qsys_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router_001|Qsys_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                       ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                               ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                               ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                               ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                               ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                               ;
; OUT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                                                               ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                               ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                               ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                                                               ;
; OUT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                             ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                             ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                             ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 5     ; Signed Integer                                                                                                                                                                                                                               ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                               ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                               ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                               ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 60    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 61    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                               ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                               ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                               ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                               ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 78    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 79    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                               ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                               ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                 ;
+---------------------------+----------+------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                       ;
+---------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpsMonitor:uFps        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; ONE_SEC        ; 00000010111110101111000010000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                    ;
+------------------------------------------------+----------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                          ;
; LPM_WIDTHA                                     ; 8        ; Untyped                                                                 ;
; LPM_WIDTHB                                     ; 8        ; Untyped                                                                 ;
; LPM_WIDTHP                                     ; 16       ; Untyped                                                                 ;
; LPM_WIDTHR                                     ; 16       ; Untyped                                                                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                                 ;
; USE_EAB                                        ; OFF      ; Untyped                                                                 ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                 ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                    ;
+------------------------------------------------+----------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                          ;
; LPM_WIDTHA                                     ; 8        ; Untyped                                                                 ;
; LPM_WIDTHB                                     ; 7        ; Untyped                                                                 ;
; LPM_WIDTHP                                     ; 15       ; Untyped                                                                 ;
; LPM_WIDTHR                                     ; 15       ; Untyped                                                                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                                 ;
; USE_EAB                                        ; OFF      ; Untyped                                                                 ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                 ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                    ;
+------------------------------------------------+----------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                          ;
; LPM_WIDTHA                                     ; 8        ; Untyped                                                                 ;
; LPM_WIDTHB                                     ; 5        ; Untyped                                                                 ;
; LPM_WIDTHP                                     ; 13       ; Untyped                                                                 ;
; LPM_WIDTHR                                     ; 13       ; Untyped                                                                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                                 ;
; USE_EAB                                        ; OFF      ; Untyped                                                                 ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                 ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                 ;
; Entity Instance            ; Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component                  ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 32                                                                                                ;
;     -- LPM_NUMWORDS        ; 256                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                 ;
; Entity Instance            ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component            ;
;     -- FIFO Type           ; Dual Clock                                                                                        ;
;     -- LPM_WIDTH           ; 26                                                                                                ;
;     -- LPM_NUMWORDS        ; 4096                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                        ;
;     -- LPM_WIDTH           ; 25                                                                                                ;
;     -- LPM_NUMWORDS        ; 644                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                   ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                    ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                        ;
; Entity Instance            ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 3                                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 640                                                                                                                                                                      ;
;     -- WIDTH               ; 12                                                                                                                                                                       ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Name                                      ; Value                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                        ;
; Entity Instance                           ; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                       ;
;     -- NUMWORDS_A                         ; 32000                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                             ;
+---------------------------------------+------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                              ;
+---------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                  ;
; Entity Instance                       ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 8                                                                                  ;
;     -- LPM_WIDTHB                     ; 8                                                                                  ;
;     -- LPM_WIDTHP                     ; 16                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                 ;
; Entity Instance                       ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                                  ;
;     -- LPM_WIDTHB                     ; 7                                                                                  ;
;     -- LPM_WIDTHP                     ; 15                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                 ;
; Entity Instance                       ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 8                                                                                  ;
;     -- LPM_WIDTHB                     ; 5                                                                                  ;
;     -- LPM_WIDTHP                     ; 13                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                 ;
+---------------------------------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FpsMonitor:uFps"                                                                                                                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fps       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; hex_fps_h ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; hex_fps_l ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_002" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------+
; Port           ; Type   ; Severity ; Details                               ;
+----------------+--------+----------+---------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                          ;
+----------------+--------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                   ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                              ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                   ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                              ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[5]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; diff    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; b[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; diff[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; b[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; diff[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; b[5..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; diff[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; b[5..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; diff[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; b[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; diff[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[4..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; d[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                               ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                             ;
; out_data[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router|Qsys_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_006|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|Qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_uart_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:control_uart_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_uart_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eee_imgproc_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module"   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu"                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; instr_retired ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_nios2_gen2:nios2_gen2" ;
+---------------+--------+----------+----------------------------+
; Port          ; Type   ; Severity ; Details                    ;
+---------------+--------+----------+----------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected     ;
+---------------+--------+----------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_jtag_uart:jtag_uart"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst" ;
+--------+-------+----------+-------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                       ;
+--------+-------+----------+-------------------------------------------------------------------------------+
; arst_i ; Input ; Info     ; Stuck at VCC                                                                  ;
+--------+-------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_control_uart:control_uart"                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_altpll_u3t2:sd1" ;
+----------+-------+----------+------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                    ;
+----------+-------+----------+------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                               ;
+----------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_altpll_0:altpll_0"      ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; c0                 ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo"                           ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync"  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter"                                                                                                   ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count    ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset_value  ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable_ticks ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; enable_count ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; start_count  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; cp_ticks     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter"                                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count          ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; reset_value        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset_value[11..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; cp_ticks           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                  ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------+
; ack_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode"                                                               ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; trs                        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; trs[1..0]                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; trs[3]                     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; trs[2]                     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_interlaced              ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; is_interlaced[-1]          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_serial_output           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f0         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_sample_count_f0[15..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f0[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f0[9]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_sample_count_f0[8]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f0[7]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_line_count_f0           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_line_count_f0[8..5]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_line_count_f0[15..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_line_count_f0[4..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f1         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_sample_count_f1[15..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f1[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f1[9]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_sample_count_f1[8]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f1[7]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_line_count_f1           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_line_count_f1[15..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_front_porch           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_h_front_porch[15..5]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_front_porch[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_front_porch[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_h_sync_length           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_h_sync_length[6..5]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_h_sync_length[15..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_sync_length[4..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_blank                 ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_h_blank[15..8]          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_blank[4..0]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_blank[7]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_h_blank[6]              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_blank[5]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_front_porch           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v_front_porch[15..4]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_front_porch[3]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_front_porch[2]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_front_porch[1]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_front_porch[0]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_sync_length           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v_sync_length[15..2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_sync_length[1]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_sync_length[0]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_blank                 ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v_blank[3..2]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_blank[15..6]          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_blank[5]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_blank[4]              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_blank[1]              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_blank[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v1_front_porch          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v1_front_porch[15..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v1_sync_length          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v1_sync_length[15..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v1_blank                ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v1_blank[15..0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_ap_line                 ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_ap_line[15..0]          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v1_rising_edge          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v1_rising_edge[15..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_f_rising_edge           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_f_rising_edge[15..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_f_falling_edge          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_f_falling_edge[15..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_anc_line                ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_anc_line[15..0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v1_anc_line             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v1_anc_line[15..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; total_line_count_f0_nxt    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; total_line_count_f1_nxt    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks"                   ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; dirty_modes               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v_total_minus_one[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ap_line                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ap_line_end               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sav                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sof_sample                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sof_line                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sof_subsample             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vcoclk_divider_value      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync" ;
+---------+-------+----------+------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at GND                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                               ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------+
; ack_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"                                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; vid_ln            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_trs           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_std           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_mode_change   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_sof           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_sof_locked    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_vcoclk_div    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_address        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_read           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_readdata       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_write          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_writedata      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_waitrequest    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sof               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sof_locked        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; status_update_int ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4"                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x    ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data1x    ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3"                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x    ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data1x    ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2"                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data1x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data2x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data3x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1"                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data1x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data2x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data3x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"                                                                     ;
+-----------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type    ; Severity         ; Details                                                                                                                                      ;
+-----------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BAYER_WIDTH     ; Input   ; Info             ; Explicitly unconnected                                                                                                                       ;
; BAYER_HEIGH     ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; BAYER_HEIGHT    ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RGB_FRAME_COUNT ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                     ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------+
; BAYER_WIDTH ; Output ; Info     ; Explicitly unconnected                                                                      ;
; BAYER_HEIGH ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst"                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; RGB_R[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RGB_G[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RGB_B[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c" ;
+------+--------+----------+-------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------+
; END  ; Output ; Info     ; Explicitly unconnected                                                  ;
+------+--------+----------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f"                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; STEP ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "STEP[10..10]" have no fanouts ;
; V_C  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; S    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; SUM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; SS   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0"                                                                                                                             ;
+----------------------------------------------+---------+------------------+-------------------------------------------------------------------------------------+
; Port                                         ; Type    ; Severity         ; Details                                                                             ;
+----------------------------------------------+---------+------------------+-------------------------------------------------------------------------------------+
; reset_reset_n                                ; Input   ; Info             ; Stuck at VCC                                                                        ;
; led_external_connection_export               ; Output  ; Info             ; Explicitly unconnected                                                              ;
; terasic_camera_0_conduit_end_D[1..0]         ; Input   ; Info             ; Stuck at GND                                                                        ;
; alt_vip_itc_0_clocked_video_vid_data[19..16] ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alt_vip_itc_0_clocked_video_vid_data[11..8]  ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alt_vip_itc_0_clocked_video_vid_data[3..0]   ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alt_vip_itc_0_clocked_video_underflow        ; Output  ; Info             ; Explicitly unconnected                                                              ;
; alt_vip_itc_0_clocked_video_vid_datavalid    ; Output  ; Info             ; Explicitly unconnected                                                              ;
; alt_vip_itc_0_clocked_video_vid_f            ; Output  ; Info             ; Explicitly unconnected                                                              ;
; alt_vip_itc_0_clocked_video_vid_h            ; Output  ; Info             ; Explicitly unconnected                                                              ;
; alt_vip_itc_0_clocked_video_vid_v            ; Output  ; Info             ; Explicitly unconnected                                                              ;
; altpll_0_areset_conduit_export               ; Input   ; Info             ; Explicitly unconnected                                                              ;
; altpll_0_locked_conduit_export               ; Output  ; Info             ; Explicitly unconnected                                                              ;
; altpll_0_phasedone_conduit_export            ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
+----------------------------------------------+---------+------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 226                         ;
; cycloneiii_ff         ; 7151                        ;
;     CLR               ; 1362                        ;
;     CLR SCLR          ; 24                          ;
;     CLR SCLR SLD      ; 13                          ;
;     CLR SLD           ; 56                          ;
;     ENA               ; 932                         ;
;     ENA CLR           ; 3081                        ;
;     ENA CLR SCLR      ; 91                          ;
;     ENA CLR SCLR SLD  ; 45                          ;
;     ENA CLR SLD       ; 284                         ;
;     ENA SCLR          ; 86                          ;
;     ENA SCLR SLD      ; 14                          ;
;     ENA SLD           ; 55                          ;
;     SCLR              ; 50                          ;
;     SLD               ; 9                           ;
;     plain             ; 1049                        ;
; cycloneiii_io_obuf    ; 39                          ;
; cycloneiii_lcell_comb ; 9907                        ;
;     arith             ; 1400                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 778                         ;
;         3 data inputs ; 620                         ;
;     normal            ; 8507                        ;
;         0 data inputs ; 26                          ;
;         1 data inputs ; 191                         ;
;         2 data inputs ; 1095                        ;
;         3 data inputs ; 1990                        ;
;         4 data inputs ; 5205                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 561                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 3.89                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 73                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 10                                    ;
;     ENA CLR SLD       ; 4                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 128                                   ;
;     arith             ; 5                                     ;
;         2 data inputs ; 5                                     ;
;     normal            ; 123                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 20                                    ;
;         3 data inputs ; 19                                    ;
;         4 data inputs ; 60                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 191                                      ;
; cycloneiii_ff         ; 89                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 26                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 165                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 156                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 28                                       ;
;         3 data inputs ; 43                                       ;
;         4 data inputs ; 78                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.03                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:42     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri May 28 06:43:11 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "Qsys.qsys"
Info (12250): 2021.05.28.06:43:22 Progress: Loading DE10_LITE_D8M_VIP_16/Qsys.qsys
Info (12250): 2021.05.28.06:43:23 Progress: Reading input file
Info (12250): 2021.05.28.06:43:23 Progress: Adding EEE_IMGPROC_0 [EEE_IMGPROC 1.0]
Info (12250): 2021.05.28.06:43:24 Progress: Parameterizing module EEE_IMGPROC_0
Info (12250): 2021.05.28.06:43:24 Progress: Adding TERASIC_AUTO_FOCUS_0 [TERASIC_AUTO_FOCUS 1.0]
Info (12250): 2021.05.28.06:43:24 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0
Info (12250): 2021.05.28.06:43:24 Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Info (12250): 2021.05.28.06:43:26 Progress: Parameterizing module TERASIC_CAMERA_0
Info (12250): 2021.05.28.06:43:26 Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info (12250): 2021.05.28.06:43:26 Progress: Parameterizing module alt_vip_itc_0
Info (12250): 2021.05.28.06:43:26 Progress: Adding alt_vip_vfb_0 [alt_vip_vfb 13.1]
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing module alt_vip_vfb_0
Info (12250): 2021.05.28.06:43:27 Progress: Adding altpll_0 [altpll 16.0]
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing module altpll_0
Info (12250): 2021.05.28.06:43:27 Progress: Adding clk_50 [clock_source 16.0]
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing module clk_50
Info (12250): 2021.05.28.06:43:27 Progress: Adding control_uart [altera_avalon_uart 16.0]
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing module control_uart
Info (12250): 2021.05.28.06:43:27 Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing module i2c_opencores_camera
Info (12250): 2021.05.28.06:43:27 Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing module i2c_opencores_mipi
Info (12250): 2021.05.28.06:43:27 Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.0]
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing module jtag_uart
Info (12250): 2021.05.28.06:43:27 Progress: Adding key [altera_avalon_pio 16.0]
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing module key
Info (12250): 2021.05.28.06:43:27 Progress: Adding led [altera_avalon_pio 16.0]
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing module led
Info (12250): 2021.05.28.06:43:27 Progress: Adding mipi_pwdn_n [altera_avalon_pio 16.0]
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing module mipi_pwdn_n
Info (12250): 2021.05.28.06:43:27 Progress: Adding mipi_reset_n [altera_avalon_pio 16.0]
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing module mipi_reset_n
Info (12250): 2021.05.28.06:43:27 Progress: Adding nios2_gen2 [altera_nios2_gen2 16.0]
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing module nios2_gen2
Info (12250): 2021.05.28.06:43:27 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2021.05.28.06:43:27 Progress: Adding sdram [altera_avalon_new_sdram_controller 16.0]
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing module sdram
Info (12250): 2021.05.28.06:43:27 Progress: Adding sw [altera_avalon_pio 16.0]
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing module sw
Info (12250): 2021.05.28.06:43:27 Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.0]
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing module sysid_qsys
Info (12250): 2021.05.28.06:43:27 Progress: Adding timer [altera_avalon_timer 16.0]
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing module timer
Info (12250): 2021.05.28.06:43:27 Progress: Building connections
Info (12250): 2021.05.28.06:43:27 Progress: Parameterizing connections
Info (12250): 2021.05.28.06:43:27 Progress: Validating
Info (12250): 2021.05.28.06:43:28 Progress: Done reading input file
Info (12250): Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II.
Info (12250): Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info (12250): Qsys: Generating Qsys "Qsys" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info (12250): Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14
Info (12250): EEE_IMGPROC_0: "Qsys" instantiated EEE_IMGPROC "EEE_IMGPROC_0"
Info (12250): TERASIC_AUTO_FOCUS_0: "Qsys" instantiated TERASIC_AUTO_FOCUS "TERASIC_AUTO_FOCUS_0"
Info (12250): TERASIC_CAMERA_0: "Qsys" instantiated TERASIC_CAMERA "TERASIC_CAMERA_0"
Info (12250): Alt_vip_itc_0: "Qsys" instantiated alt_vip_itc "alt_vip_itc_0"
Info (12250): Alt_vip_vfb_0: "Qsys" instantiated alt_vip_vfb "alt_vip_vfb_0"
Info (12250): Altpll_0: "Qsys" instantiated altpll "altpll_0"
Info (12250): Control_uart: Starting RTL generation for module 'Qsys_control_uart'
Info (12250): Control_uart:   Generation command is [exec E:/intelfpga_lite/16.0/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/16.0/quartus/bin64/perl/lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_control_uart --dir=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0009_control_uart_gen/ --quartus_dir=E:/intelfpga_lite/16.0/quartus --verilog --config=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0009_control_uart_gen//Qsys_control_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Control_uart: Done RTL generation for module 'Qsys_control_uart'
Info (12250): Control_uart: "Qsys" instantiated altera_avalon_uart "control_uart"
Info (12250): I2c_opencores_camera: "Qsys" instantiated i2c_opencores "i2c_opencores_camera"
Info (12250): Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec E:/intelfpga_lite/16.0/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/16.0/quartus/bin64/perl/lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0011_jtag_uart_gen/ --quartus_dir=E:/intelfpga_lite/16.0/quartus --verilog --config=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0011_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart'
Info (12250): Jtag_uart: "Qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Key: Starting RTL generation for module 'Qsys_key'
Info (12250): Key:   Generation command is [exec E:/intelfpga_lite/16.0/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/16.0/quartus/bin64/perl/lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0012_key_gen/ --quartus_dir=E:/intelfpga_lite/16.0/quartus --verilog --config=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0012_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Key: Done RTL generation for module 'Qsys_key'
Info (12250): Key: "Qsys" instantiated altera_avalon_pio "key"
Info (12250): Led: Starting RTL generation for module 'Qsys_led'
Info (12250): Led:   Generation command is [exec E:/intelfpga_lite/16.0/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/16.0/quartus/bin64/perl/lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0013_led_gen/ --quartus_dir=E:/intelfpga_lite/16.0/quartus --verilog --config=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0013_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led: Done RTL generation for module 'Qsys_led'
Info (12250): Led: "Qsys" instantiated altera_avalon_pio "led"
Info (12250): Mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n'
Info (12250): Mipi_pwdn_n:   Generation command is [exec E:/intelfpga_lite/16.0/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/16.0/quartus/bin64/perl/lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0014_mipi_pwdn_n_gen/ --quartus_dir=E:/intelfpga_lite/16.0/quartus --verilog --config=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0014_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n'
Info (12250): Mipi_pwdn_n: "Qsys" instantiated altera_avalon_pio "mipi_pwdn_n"
Info (12250): Nios2_gen2: "Qsys" instantiated altera_nios2_gen2 "nios2_gen2"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec E:/intelfpga_lite/16.0/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/16.0/quartus/bin64/perl/lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0015_onchip_memory2_0_gen/ --quartus_dir=E:/intelfpga_lite/16.0/quartus --verilog --config=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0015_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "Qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Sdram: Starting RTL generation for module 'Qsys_sdram'
Info (12250): Sdram:   Generation command is [exec E:/intelfpga_lite/16.0/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/16.0/quartus/bin64/perl/lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0016_sdram_gen/ --quartus_dir=E:/intelfpga_lite/16.0/quartus --verilog --config=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0016_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'Qsys_sdram'
Info (12250): Sdram: "Qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sw: Starting RTL generation for module 'Qsys_sw'
Info (12250): Sw:   Generation command is [exec E:/intelfpga_lite/16.0/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/16.0/quartus/bin64/perl/lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0017_sw_gen/ --quartus_dir=E:/intelfpga_lite/16.0/quartus --verilog --config=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0017_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sw: Done RTL generation for module 'Qsys_sw'
Info (12250): Sw: "Qsys" instantiated altera_avalon_pio "sw"
Info (12250): Sysid_qsys: "Qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info (12250): Timer: Starting RTL generation for module 'Qsys_timer'
Info (12250): Timer:   Generation command is [exec E:/intelFPGA_lite/16.0/quartus/bin64//perl/bin/perl.exe -I E:/intelFPGA_lite/16.0/quartus/bin64//perl/lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- E:/intelfpga_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0019_timer_gen/ --quartus_dir=E:/intelfpga_lite/16.0/quartus --verilog --config=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0019_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer: Done RTL generation for module 'Qsys_timer'
Info (12250): Timer: "Qsys" instantiated altera_avalon_timer "timer"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "Qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "Qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Irq_mapper: "Qsys" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "Qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Vfb_writer_packet_write_address_au_l_muxinst: "alt_vip_vfb_0" instantiated alt_cusp_muxbin2 "vfb_writer_packet_write_address_au_l_muxinst"
Info (12250): Vfb_writer_packet_write_address_au: "alt_vip_vfb_0" instantiated alt_au "vfb_writer_packet_write_address_au"
Info (12250): Vfb_writer_overflow_flag_reg: "alt_vip_vfb_0" instantiated alt_reg "vfb_writer_overflow_flag_reg"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp160_package.vhd
Info (12250): Vfb_writer_length_counter_au_enable_muxinst: "alt_vip_vfb_0" instantiated alt_cusp_muxhot16 "vfb_writer_length_counter_au_enable_muxinst"
Info (12250): Din: "alt_vip_vfb_0" instantiated alt_avalon_st_input "din"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp160_package.vhd
Info (12250): Dout: "alt_vip_vfb_0" instantiated alt_avalon_st_output "dout"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp160_package.vhd
Info (12250): Read_master: "alt_vip_vfb_0" instantiated alt_avalon_mm_bursting_master_fifo "read_master"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp160_package.vhd
Info (12250): Read_master_pull: "alt_vip_vfb_0" instantiated alt_cusp_pulling_width_adapter "read_master_pull"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp160_package.vhd
Info (12250): Write_master_push: "alt_vip_vfb_0" instantiated alt_cusp_pushing_width_adapter "write_master_push"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp160_package.vhd
Info (12250): Pc0: "alt_vip_vfb_0" instantiated alt_pc "pc0"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp160_package.vhd
Info (12250): Fu_id_4494_line325_93: "alt_vip_vfb_0" instantiated alt_cmp "fu_id_4494_line325_93"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp160_package.vhd
Info (12250): Clocksource: "alt_vip_vfb_0" instantiated alt_cusp_testbench_clock "clocksource"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp160_package.vhd
Info (12250): Cpu: Starting RTL generation for module 'Qsys_nios2_gen2_cpu'
Info (12250): Cpu:   Generation command is [exec E:/intelFPGA_lite/16.0/quartus/bin64//eperlcmd.exe -I E:/intelFPGA_lite/16.0/quartus/bin64//perl/lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/16.0/quartus/sopc_builder/bin -I E:/intelfpga_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/intelfpga_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/intelfpga_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/intelfpga_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/intelfpga_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_nios2_gen2_cpu --dir=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0022_cpu_gen/ --quartus_bindir=E:/intelFPGA_lite/16.0/quartus/bin64/ --verilog --config=C:/Users/EBBYSA~1/AppData/Local/Temp/alt8775_3947771486759358779.dir/0022_cpu_gen//Qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2021.05.28 06:44:33 (*) Starting Nios II generation
Info (12250): Cpu: # 2021.05.28 06:44:33 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2021.05.28 06:44:34 (*)   Couldn't query license setup in Quartus directory E:/intelFPGA_lite/16.0/quartus/bin64/
Info (12250): Cpu: # 2021.05.28 06:44:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2021.05.28 06:44:34 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2021.05.28 06:44:34 (*)   Plaintext license not found.
Info (12250): Cpu: # 2021.05.28 06:44:34 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2021.05.28 06:44:34 (*)   Couldn't query license setup in Quartus directory E:/intelFPGA_lite/16.0/quartus/bin64/
Info (12250): Cpu: # 2021.05.28 06:44:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2021.05.28 06:44:34 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2021.05.28 06:44:34 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2021.05.28 06:44:34 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2021.05.28 06:44:34 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2021.05.28 06:44:34 (*)     Testbench
Info (12250): Cpu: # 2021.05.28 06:44:34 (*)     Instruction decoding
Info (12250): Cpu: # 2021.05.28 06:44:34 (*)       Instruction fields
Info (12250): Cpu: # 2021.05.28 06:44:34 (*)       Instruction decodes
Info (12250): Cpu: # 2021.05.28 06:44:35 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2021.05.28 06:44:35 (*)       Instruction controls
Info (12250): Cpu: # 2021.05.28 06:44:35 (*)     Pipeline frontend
Info (12250): Cpu: # 2021.05.28 06:44:35 (*)     Pipeline backend
Info (12250): Cpu: # 2021.05.28 06:44:37 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2021.05.28 06:44:39 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2021.05.28 06:44:40 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'Qsys_nios2_gen2_cpu'
Info (12250): Cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Nios2_gen2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_data_master_limiter"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info (12250): Rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info (12250): Sdram_s1_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_s1_rsp_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file E:/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Qsys: Done "Qsys" with 68 modules, 143 files
Info (12249): Finished elaborating Qsys system entity "Qsys.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file fpsmonitor.v
    Info (12023): Found entity 1: FpsMonitor File: E:/DE10_LITE_D8M_VIP_16/FpsMonitor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/stream_reg.v
    Info (12023): Found entity 1: STREAM_REG File: E:/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_d8m_vip.v
    Info (12023): Found entity 1: DE10_LITE_D8M_VIP File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/stream_reg_test.v
    Info (12023): Found entity 1: STREAM_REG_TEST File: E:/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG_TEST.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/msg_fifo.v
    Info (12023): Found entity 1: MSG_FIFO File: E:/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MSG_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/eee_imgproc.v
    Info (12023): Found entity 1: EEE_IMGPROC File: E:/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/EEE_IMGPROC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/qsys.v
    Info (12023): Found entity 1: Qsys File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/bayer2rgb.v
    Info (12023): Found entity 1: Bayer2RGB File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer2rgb.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/bayer_linebuffer.v
    Info (12023): Found entity 1: Bayer_LineBuffer File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer_linebuffer.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/camera_bayer.v
    Info (12023): Found entity 1: CAMERA_Bayer File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/camera_bayer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/camera_rgb.v
    Info (12023): Found entity 1: CAMERA_RGB File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/camera_rgb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/eee_imgproc.v
    Info (12023): Found entity 1: EEE_IMGPROC File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/f_vcm.v
    Info (12023): Found entity 1: F_VCM File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_vcm_config.v
    Info (12023): Found entity 1: I2C_VCM_Config File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_config.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_vcm_controller.v
    Info (12023): Found entity 1: I2C_VCM_Controller File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_controller.v Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd
    Info (12022): Found design unit 1: Qsys_alt_vip_vfb_0-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 52
    Info (12023): Found entity 1: Qsys_alt_vip_vfb_0 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd
    Info (12022): Found design unit 1: Qsys_alt_vip_vfb_0_tb-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd Line: 13
    Info (12023): Found entity 1: Qsys_alt_vip_vfb_0_tb File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd Line: 10
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/qsys/submodules/qsys_altpll_0.v
    Info (12023): Found entity 1: Qsys_altpll_0_dffpipe_l2c File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v Line: 38
    Info (12023): Found entity 2: Qsys_altpll_0_stdsync_sv6 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v Line: 99
    Info (12023): Found entity 3: Qsys_altpll_0_altpll_u3t2 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v Line: 131
    Info (12023): Found entity 4: Qsys_altpll_0 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v Line: 230
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_control_uart.v
    Info (12023): Found entity 1: Qsys_control_uart_tx File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_control_uart.v Line: 21
    Info (12023): Found entity 2: Qsys_control_uart_rx_stimulus_source File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_control_uart.v Line: 193
    Info (12023): Found entity 3: Qsys_control_uart_rx File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_control_uart.v Line: 286
    Info (12023): Found entity 4: Qsys_control_uart_regs File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_control_uart.v Line: 544
    Info (12023): Found entity 5: Qsys_control_uart File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_control_uart.v Line: 789
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_irq_mapper.sv
    Info (12023): Found entity 1: Qsys_irq_mapper File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_jtag_uart.v
    Info (12023): Found entity 1: Qsys_jtag_uart_sim_scfifo_w File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 21
    Info (12023): Found entity 2: Qsys_jtag_uart_scfifo_w File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 77
    Info (12023): Found entity 3: Qsys_jtag_uart_sim_scfifo_r File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 162
    Info (12023): Found entity 4: Qsys_jtag_uart_scfifo_r File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 240
    Info (12023): Found entity 5: Qsys_jtag_uart File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 327
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_key.v
    Info (12023): Found entity 1: Qsys_key File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_key.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_led.v
    Info (12023): Found entity 1: Qsys_led File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mipi_pwdn_n.v
    Info (12023): Found entity 1: Qsys_mipi_pwdn_n File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mipi_pwdn_n.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_0 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_cmd_demux File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_cmd_demux_001 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_cmd_mux File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_cmd_mux_004 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_router_default_decode File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_0_router File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_router_001_default_decode File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_0_router_001 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_router_002_default_decode File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_0_router_002 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_router_006_default_decode File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_0_router_006 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_demux File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_demux_004 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_demux_005 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_mux File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_mux_001 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_1 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_cmd_demux File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_cmd_mux File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_router_default_decode File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_1_router File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_router_002_default_decode File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_1_router_002 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_rsp_demux File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_rsp_mux File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2.v
    Info (12023): Found entity 1: Qsys_nios2_gen2 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_ic_data_module File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 21
    Info (12023): Found entity 2: Qsys_nios2_gen2_cpu_ic_tag_module File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 88
    Info (12023): Found entity 3: Qsys_nios2_gen2_cpu_bht_module File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 156
    Info (12023): Found entity 4: Qsys_nios2_gen2_cpu_register_bank_a_module File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 224
    Info (12023): Found entity 5: Qsys_nios2_gen2_cpu_register_bank_b_module File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 289
    Info (12023): Found entity 6: Qsys_nios2_gen2_cpu_dc_tag_module File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 354
    Info (12023): Found entity 7: Qsys_nios2_gen2_cpu_dc_data_module File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 419
    Info (12023): Found entity 8: Qsys_nios2_gen2_cpu_dc_victim_module File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 487
    Info (12023): Found entity 9: Qsys_nios2_gen2_cpu_nios2_oci_debug File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 554
    Info (12023): Found entity 10: Qsys_nios2_gen2_cpu_nios2_oci_break File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 699
    Info (12023): Found entity 11: Qsys_nios2_gen2_cpu_nios2_oci_xbrk File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 991
    Info (12023): Found entity 12: Qsys_nios2_gen2_cpu_nios2_oci_dbrk File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1251
    Info (12023): Found entity 13: Qsys_nios2_gen2_cpu_nios2_oci_itrace File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1439
    Info (12023): Found entity 14: Qsys_nios2_gen2_cpu_nios2_oci_td_mode File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1623
    Info (12023): Found entity 15: Qsys_nios2_gen2_cpu_nios2_oci_dtrace File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1690
    Info (12023): Found entity 16: Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1771
    Info (12023): Found entity 17: Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1842
    Info (12023): Found entity 18: Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1884
    Info (12023): Found entity 19: Qsys_nios2_gen2_cpu_nios2_oci_fifo File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1930
    Info (12023): Found entity 20: Qsys_nios2_gen2_cpu_nios2_oci_pib File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2415
    Info (12023): Found entity 21: Qsys_nios2_gen2_cpu_nios2_oci_im File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2437
    Info (12023): Found entity 22: Qsys_nios2_gen2_cpu_nios2_performance_monitors File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2506
    Info (12023): Found entity 23: Qsys_nios2_gen2_cpu_nios2_avalon_reg File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2522
    Info (12023): Found entity 24: Qsys_nios2_gen2_cpu_ociram_sp_ram_module File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2614
    Info (12023): Found entity 25: Qsys_nios2_gen2_cpu_nios2_ocimem File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2678
    Info (12023): Found entity 26: Qsys_nios2_gen2_cpu_nios2_oci File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2858
    Info (12023): Found entity 27: Qsys_nios2_gen2_cpu File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3406
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_sysclk File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_tck File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_wrapper File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_mult_cell File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_test_bench File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_onchip_memory2_0.v
    Info (12023): Found entity 1: Qsys_onchip_memory2_0 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_onchip_memory2_0.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram.v
    Info (12023): Found entity 1: Qsys_sdram_input_efifo_module File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v Line: 21
    Info (12023): Found entity 2: Qsys_sdram File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v Line: 158
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram_test_component.v
    Info (12023): Found entity 1: Qsys_sdram_test_component_ram_module File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram_test_component.v Line: 21
    Info (12023): Found entity 2: Qsys_sdram_test_component File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram_test_component.v Line: 113
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sw.v
    Info (12023): Found entity 1: Qsys_sw File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sysid_qsys.v
    Info (12023): Found entity 1: Qsys_sysid_qsys File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_timer.v
    Info (12023): Found entity 1: Qsys_timer File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/terasic_auto_focus.v
    Info (12023): Found entity 1: TERASIC_AUTO_FOCUS File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_auto_focus.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/terasic_camera.v
    Info (12023): Found entity 1: TERASIC_CAMERA File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_camera.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/vcm_ctrl_p.v
    Info (12023): Found entity 1: VCM_CTRL_P File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/add2.v
    Info (12023): Found entity 1: add2 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/add4.v
    Info (12023): Found entity 1: add4 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add4.v Line: 39
Info (12021): Found 4 design units, including 2 entities, in source file db/ip/qsys/submodules/alt_cusp160_addsubcarry.vhd
    Info (12022): Found design unit 1: alt_cusp160_asc_carrypropagator-WYSI File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_addsubcarry.vhd Line: 36
    Info (12022): Found design unit 2: alt_cusp160_addsubcarry-RTL File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_addsubcarry.vhd Line: 155
    Info (12023): Found entity 1: alt_cusp160_asc_carrypropagator File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_addsubcarry.vhd Line: 28
    Info (12023): Found entity 2: alt_cusp160_addsubcarry File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_addsubcarry.vhd Line: 134
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_atlantic_reporter.vhd
    Info (12022): Found design unit 1: alt_cusp160_atlantic_reporter-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_atlantic_reporter.vhd Line: 39
    Info (12023): Found entity 1: alt_cusp160_atlantic_reporter File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_atlantic_reporter.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_au.vhd
    Info (12022): Found design unit 1: ALT_CUSP160_AU-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_au.vhd Line: 51
    Info (12023): Found entity 1: ALT_CUSP160_AU File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_au.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd
    Info (12022): Found design unit 1: alt_cusp160_avalon_mm_bursting_master_fifo-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 92
    Info (12023): Found entity 1: alt_cusp160_avalon_mm_bursting_master_fifo File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_avalon_st_input.vhd
    Info (12022): Found design unit 1: alt_cusp160_avalon_st_input-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_st_input.vhd Line: 59
    Info (12023): Found entity 1: alt_cusp160_avalon_st_input File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_st_input.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_avalon_st_output.vhd
    Info (12022): Found design unit 1: ALT_CUSP160_AVALON_ST_OUTPUT-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_st_output.vhd Line: 66
    Info (12023): Found entity 1: ALT_CUSP160_AVALON_ST_OUTPUT File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_st_output.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_clock_reset.vhd
    Info (12022): Found design unit 1: alt_cusp160_clock_reset-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_clock_reset.vhd Line: 33
    Info (12023): Found entity 1: alt_cusp160_clock_reset File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_clock_reset.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_cmp.vhd
    Info (12022): Found design unit 1: alt_cusp160_cmp-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_cmp.vhd Line: 40
    Info (12023): Found entity 1: alt_cusp160_cmp File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_cmp.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_fifo.vhd
    Info (12022): Found design unit 1: alt_cusp160_fifo-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_fifo.vhd Line: 53
    Info (12023): Found entity 1: alt_cusp160_fifo File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_fifo.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_fifo_usedw_calculator.vhd
    Info (12022): Found design unit 1: alt_cusp160_fifo_usedw_calculator-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_fifo_usedw_calculator.vhd Line: 53
    Info (12023): Found entity 1: alt_cusp160_fifo_usedw_calculator File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_fifo_usedw_calculator.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_general_fifo.vhd
    Info (12022): Found design unit 1: alt_cusp160_general_fifo-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_general_fifo.vhd Line: 57
    Info (12023): Found entity 1: alt_cusp160_general_fifo File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_general_fifo.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_gray_clock_crosser.vhd
    Info (12022): Found design unit 1: alt_cusp160_gray_clock_crosser-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_gray_clock_crosser.vhd Line: 40
    Info (12023): Found entity 1: alt_cusp160_gray_clock_crosser File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_gray_clock_crosser.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_logic_fifo.vhd
    Info (12022): Found design unit 1: alt_cusp160_logic_fifo-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_logic_fifo.vhd Line: 52
    Info (12023): Found entity 1: alt_cusp160_logic_fifo File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_logic_fifo.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_muxbin2.vhd
    Info (12022): Found design unit 1: alt_cusp160_muxbin2-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_muxbin2.vhd Line: 23
    Info (12023): Found entity 1: alt_cusp160_muxbin2 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_muxbin2.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_muxhot16.vhd
    Info (12022): Found design unit 1: alt_cusp160_muxhot16-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_muxhot16.vhd Line: 37
    Info (12023): Found entity 1: alt_cusp160_muxhot16 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_muxhot16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_one_bit_delay.vhd
    Info (12022): Found design unit 1: alt_cusp160_one_bit_delay-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_one_bit_delay.vhd Line: 37
    Info (12023): Found entity 1: alt_cusp160_one_bit_delay File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_one_bit_delay.vhd Line: 19
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/qsys/submodules/alt_cusp160_package.vhd
    Info (12022): Found design unit 1: ALT_CUSP160_PACKAGE (altera) File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_package.vhd Line: 19
    Info (12022): Found design unit 2: ALT_CUSP160_PACKAGE-body File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_package.vhd Line: 3655
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_pc.vhd
    Info (12022): Found design unit 1: alt_cusp160_pc-syn File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_pc.vhd Line: 58
    Info (12023): Found entity 1: alt_cusp160_pc File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_pc.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_pulling_width_adapter.vhd
    Info (12022): Found design unit 1: alt_cusp160_pulling_width_adapter-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_pulling_width_adapter.vhd Line: 51
    Info (12023): Found entity 1: alt_cusp160_pulling_width_adapter File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_pulling_width_adapter.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_pushing_width_adapter.vhd
    Info (12022): Found design unit 1: alt_cusp160_pushing_width_adapter-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_pushing_width_adapter.vhd Line: 51
    Info (12023): Found entity 1: alt_cusp160_pushing_width_adapter File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_pushing_width_adapter.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_ram_fifo.vhd
    Info (12022): Found design unit 1: alt_cusp160_ram_fifo-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_ram_fifo.vhd Line: 56
    Info (12023): Found entity 1: alt_cusp160_ram_fifo File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_ram_fifo.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_reg.vhd
    Info (12022): Found design unit 1: alt_cusp160_reg-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_reg.vhd Line: 41
    Info (12023): Found entity 1: alt_cusp160_reg File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_reg.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp160_std_logic_vector_delay.vhd
    Info (12022): Found design unit 1: alt_cusp160_std_logic_vector_delay-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_std_logic_vector_delay.vhd Line: 38
    Info (12023): Found entity 1: alt_cusp160_std_logic_vector_delay File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_std_logic_vector_delay.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid.sv
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_calculate_mode File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_control File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_mode_banks File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_statemachine File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_sync_compare File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_fifo.v
    Info (12023): Found entity 1: alt_vipitc131_common_fifo File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v
    Info (12023): Found entity 1: alt_vipitc131_common_frame_counter File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v
    Info (12023): Found entity 1: alt_vipitc131_common_generic_count File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v
    Info (12023): Found entity 1: alt_vipitc131_common_sample_counter File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sync.v
    Info (12023): Found entity 1: alt_vipitc131_common_sync File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v
    Info (12023): Found entity 1: alt_vipitc131_common_sync_generation File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v
    Info (12023): Found entity 1: alt_vipitc131_common_to_binary File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v
    Info (12023): Found entity 1: alt_vipitc131_common_trigger_sync File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_std_synchronizer_nocut.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_byte_ctrl.v Line: 75
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/i2c_master_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_top.v Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_opencores.v
    Info (12023): Found entity 1: i2c_opencores File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_opencores.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/rgb_fifo.v
    Info (12023): Found entity 1: rgb_fifo File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/rgb_fifo.v Line: 39
Warning (10037): Verilog HDL or VHDL warning at qsys_sdram.v(316): conditional expression evaluates to a constant File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v Line: 316
Warning (10037): Verilog HDL or VHDL warning at qsys_sdram.v(326): conditional expression evaluates to a constant File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v Line: 326
Warning (10037): Verilog HDL or VHDL warning at qsys_sdram.v(336): conditional expression evaluates to a constant File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v Line: 336
Warning (10037): Verilog HDL or VHDL warning at qsys_sdram.v(680): conditional expression evaluates to a constant File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v Line: 680
Info (12127): Elaborating entity "DE10_LITE_D8M_VIP" for the top level hierarchy
Warning (10034): Output port "LEDR" at DE10_LITE_D8M_VIP.v(40) has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 40
Warning (10034): Output port "GSENSOR_CS_N" at DE10_LITE_D8M_VIP.v(53) has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 53
Warning (10034): Output port "GSENSOR_SCLK" at DE10_LITE_D8M_VIP.v(55) has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 55
Warning (10034): Output port "MIPI_MCLK" at DE10_LITE_D8M_VIP.v(70) has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 70
Info (12128): Elaborating entity "Qsys" for hierarchy "Qsys:u0" File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 183
Info (12128): Elaborating entity "EEE_IMGPROC" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 224
Warning (10036): Verilog HDL or VHDL warning at eee_imgproc.v(36): object "grey" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v Line: 36
Warning (10230): Verilog HDL assignment warning at eee_imgproc.v(177): truncated value with size 32 to match size of target (8) File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v Line: 177
Warning (10230): Verilog HDL assignment warning at eee_imgproc.v(178): truncated value with size 32 to match size of target (8) File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v Line: 178
Info (12128): Elaborating entity "MSG_FIFO" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v Line: 255
Info (12128): Elaborating entity "scfifo" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component" File: E:/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MSG_FIFO.v Line: 79
Info (12130): Elaborated megafunction instantiation "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component" File: E:/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MSG_FIFO.v Line: 79
Info (12133): Instantiated megafunction "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component" with the following parameter: File: E:/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MSG_FIFO.v Line: 79
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9a21.tdf
    Info (12023): Found entity 1: scfifo_9a21 File: E:/DE10_LITE_D8M_VIP_16/db/scfifo_9a21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_9a21" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s121.tdf
    Info (12023): Found entity 1: a_dpfifo_s121 File: E:/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_s121" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo" File: E:/DE10_LITE_D8M_VIP_16/db/scfifo_9a21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_38b1.tdf
    Info (12023): Found entity 1: altsyncram_38b1 File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_38b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_38b1" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|altsyncram_38b1:FIFOram" File: E:/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b78.tdf
    Info (12023): Found entity 1: cmpr_b78 File: E:/DE10_LITE_D8M_VIP_16/db/cmpr_b78.tdf Line: 23
Info (12128): Elaborating entity "cmpr_b78" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|cmpr_b78:almost_full_comparer" File: E:/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf Line: 54
Info (12128): Elaborating entity "cmpr_b78" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|cmpr_b78:three_comparison" File: E:/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf
    Info (12023): Found entity 1: cntr_mka File: E:/DE10_LITE_D8M_VIP_16/db/cntr_mka.tdf Line: 26
Info (12128): Elaborating entity "cntr_mka" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|cntr_mka:rd_ptr_msb" File: E:/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3l6.tdf
    Info (12023): Found entity 1: cntr_3l6 File: E:/DE10_LITE_D8M_VIP_16/db/cntr_3l6.tdf Line: 26
Info (12128): Elaborating entity "cntr_3l6" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|cntr_3l6:usedw_counter" File: E:/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf
    Info (12023): Found entity 1: cntr_nka File: E:/DE10_LITE_D8M_VIP_16/db/cntr_nka.tdf Line: 26
Info (12128): Elaborating entity "cntr_nka" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|cntr_nka:wr_ptr" File: E:/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf Line: 58
Info (12128): Elaborating entity "STREAM_REG" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|STREAM_REG:in_reg" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v Line: 268
Info (12128): Elaborating entity "TERASIC_AUTO_FOCUS" for hierarchy "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 251
Info (12128): Elaborating entity "VCM_CTRL_P" for hierarchy "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_auto_focus.v Line: 271
Warning (10230): Verilog HDL assignment warning at vcm_ctrl_p.v(29): truncated value with size 32 to match size of target (18) File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 29
Warning (10230): Verilog HDL assignment warning at vcm_ctrl_p.v(55): truncated value with size 32 to match size of target (8) File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 55
Info (12128): Elaborating entity "F_VCM" for hierarchy "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 96
Warning (10230): Verilog HDL assignment warning at f_vcm.v(43): truncated value with size 32 to match size of target (11) File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v Line: 43
Info (12128): Elaborating entity "I2C_VCM_Config" for hierarchy "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_auto_focus.v Line: 293
Warning (10230): Verilog HDL assignment warning at i2c_vcm_config.v(86): truncated value with size 32 to match size of target (16) File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_config.v Line: 86
Info (12128): Elaborating entity "I2C_VCM_Controller" for hierarchy "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_config.v Line: 104
Warning (10230): Verilog HDL assignment warning at i2c_vcm_controller.v(73): truncated value with size 32 to match size of target (1) File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_controller.v Line: 73
Warning (10230): Verilog HDL assignment warning at i2c_vcm_controller.v(72): truncated value with size 32 to match size of target (1) File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_controller.v Line: 72
Warning (10230): Verilog HDL assignment warning at i2c_vcm_controller.v(71): truncated value with size 32 to match size of target (1) File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at i2c_vcm_controller.v(85): truncated value with size 32 to match size of target (7) File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_controller.v Line: 85
Info (12128): Elaborating entity "TERASIC_CAMERA" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 268
Info (12128): Elaborating entity "CAMERA_RGB" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_camera.v Line: 81
Info (12128): Elaborating entity "CAMERA_Bayer" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/camera_rgb.v Line: 66
Warning (10230): Verilog HDL assignment warning at camera_bayer.v(61): truncated value with size 32 to match size of target (12) File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/camera_bayer.v Line: 61
Warning (10230): Verilog HDL assignment warning at camera_bayer.v(90): truncated value with size 32 to match size of target (12) File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/camera_bayer.v Line: 90
Info (12128): Elaborating entity "Bayer2RGB" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/camera_rgb.v Line: 88
Warning (10230): Verilog HDL assignment warning at bayer2rgb.v(167): truncated value with size 14 to match size of target (12) File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer2rgb.v Line: 167
Warning (10230): Verilog HDL assignment warning at bayer2rgb.v(288): truncated value with size 32 to match size of target (20) File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer2rgb.v Line: 288
Info (12128): Elaborating entity "Bayer_LineBuffer" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer2rgb.v Line: 86
Warning (272007): Device family MAX 10 does not have M4K blocks -- using available memory blocks File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer_linebuffer.v Line: 67
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer_linebuffer.v Line: 67
Info (12130): Elaborated megafunction instantiation "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer_linebuffer.v Line: 67
Info (12133): Instantiated megafunction "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer_linebuffer.v Line: 67
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "power_up_state" = "CLEARED"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "12"
Warning (287001): Assertion warning: Device family MAX 10 does not have M4K blocks -- using available memory blocks File: E:/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_3021.tdf
    Info (12023): Found entity 1: shift_taps_3021 File: E:/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf Line: 29
Info (12128): Elaborating entity "shift_taps_3021" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cic1.tdf
    Info (12023): Found entity 1: altsyncram_cic1 File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_cic1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cic1" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated|altsyncram_cic1:altsyncram2" File: E:/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8f.tdf
    Info (12023): Found entity 1: cntr_p8f File: E:/DE10_LITE_D8M_VIP_16/db/cntr_p8f.tdf Line: 28
Info (12128): Elaborating entity "cntr_p8f" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated|cntr_p8f:cntr1" File: E:/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tsb.tdf
    Info (12023): Found entity 1: cmpr_tsb File: E:/DE10_LITE_D8M_VIP_16/db/cmpr_tsb.tdf Line: 23
Info (12128): Elaborating entity "cmpr_tsb" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated|cntr_p8f:cntr1|cmpr_tsb:cmpr6" File: E:/DE10_LITE_D8M_VIP_16/db/cntr_p8f.tdf Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fog.tdf
    Info (12023): Found entity 1: cntr_fog File: E:/DE10_LITE_D8M_VIP_16/db/cntr_fog.tdf Line: 26
Info (12128): Elaborating entity "cntr_fog" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated|cntr_fog:cntr3" File: E:/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf Line: 42
Info (12128): Elaborating entity "add4" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer2rgb.v Line: 139
Info (12128): Elaborating entity "parallel_add" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add4.v Line: 69
Info (12130): Elaborated megafunction instantiation "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add4.v Line: 69
Info (12133): Instantiated megafunction "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component" with the following parameter: File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add4.v Line: 69
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "representation" = "UNSIGNED"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "size" = "4"
    Info (12134): Parameter "width" = "12"
    Info (12134): Parameter "widthr" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_1ae.tdf
    Info (12023): Found entity 1: par_add_1ae File: E:/DE10_LITE_D8M_VIP_16/db/par_add_1ae.tdf Line: 25
Info (12128): Elaborating entity "par_add_1ae" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component|par_add_1ae:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/parallel_add.tdf Line: 148
Info (12128): Elaborating entity "add2" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer2rgb.v Line: 156
Info (12128): Elaborating entity "parallel_add" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add2.v Line: 63
Info (12130): Elaborated megafunction instantiation "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add2.v Line: 63
Info (12133): Instantiated megafunction "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component" with the following parameter: File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add2.v Line: 63
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "representation" = "UNSIGNED"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "size" = "2"
    Info (12134): Parameter "width" = "12"
    Info (12134): Parameter "widthr" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_u9e.tdf
    Info (12023): Found entity 1: par_add_u9e File: E:/DE10_LITE_D8M_VIP_16/db/par_add_u9e.tdf Line: 25
Info (12128): Elaborating entity "par_add_u9e" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component|par_add_u9e:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/parallel_add.tdf Line: 148
Info (12128): Elaborating entity "rgb_fifo" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_camera.v Line: 156
Info (12128): Elaborating entity "dcfifo" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/rgb_fifo.v Line: 87
Info (12130): Elaborated megafunction instantiation "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/rgb_fifo.v Line: 87
Info (12133): Instantiated megafunction "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/rgb_fifo.v Line: 87
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "26"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_6kh1.tdf
    Info (12023): Found entity 1: dcfifo_6kh1 File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_6kh1" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_uh6.tdf
    Info (12023): Found entity 1: a_graycounter_uh6 File: E:/DE10_LITE_D8M_VIP_16/db/a_graycounter_uh6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_uh6" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|a_graycounter_uh6:rdptr_g1p" File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qvb.tdf
    Info (12023): Found entity 1: a_graycounter_qvb File: E:/DE10_LITE_D8M_VIP_16/db/a_graycounter_qvb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_qvb" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|a_graycounter_qvb:wrptr_g1p" File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r541.tdf
    Info (12023): Found entity 1: altsyncram_r541 File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_r541.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r541" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|altsyncram_r541:fifo_ram" File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: E:/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp" File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: E:/DE10_LITE_D8M_VIP_16/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12" File: E:/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: E:/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_cpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp" File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: E:/DE10_LITE_D8M_VIP_16/db/dffpipe_te9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15" File: E:/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_cpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_3h5.tdf
    Info (12023): Found entity 1: cmpr_3h5 File: E:/DE10_LITE_D8M_VIP_16/db/cmpr_3h5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_3h5" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|cmpr_3h5:rdempty_eq_comp1_lsb" File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2h5.tdf
    Info (12023): Found entity 1: cmpr_2h5 File: E:/DE10_LITE_D8M_VIP_16/db/cmpr_2h5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_2h5" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|cmpr_2h5:rdempty_eq_comp1_msb" File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf
    Info (12023): Found entity 1: mux_9d7 File: E:/DE10_LITE_D8M_VIP_16/db/mux_9d7.tdf Line: 23
Info (12128): Elaborating entity "mux_9d7" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux" File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf Line: 85
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 321
Warning (10036): Verilog HDL or VHDL warning at alt_vipitc131_is2vid.sv(299): object "start_of_vsync" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 299
Info (12128): Elaborating entity "alt_vipitc131_common_sync" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 392
Info (12128): Elaborating entity "alt_vipitc131_common_trigger_sync" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 408
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid_control" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_control:control" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 446
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid_mode_banks" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 514
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid_calculate_mode" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv Line: 161
Info (12128): Elaborating entity "alt_vipitc131_common_generic_count" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 607
Info (12128): Elaborating entity "alt_vipitc131_common_generic_count" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 619
Info (12128): Elaborating entity "alt_vipitc131_common_sync" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 722
Info (12128): Elaborating entity "alt_vipitc131_common_fifo" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 944
Info (12128): Elaborating entity "dcfifo" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v Line: 82
Info (12130): Elaborated megafunction instantiation "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v Line: 82
Info (12133): Instantiated megafunction "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo" with the following parameter: File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v Line: 82
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info (12134): Parameter "lpm_numwords" = "644"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_isj1.tdf
    Info (12023): Found entity 1: dcfifo_isj1 File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf Line: 47
Info (12128): Elaborating entity "dcfifo_isj1" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_tsa.tdf
    Info (12023): Found entity 1: a_gray2bin_tsa File: E:/DE10_LITE_D8M_VIP_16/db/a_gray2bin_tsa.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_tsa" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_gray2bin_tsa:rdptr_g_gray2bin" File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_sh6.tdf
    Info (12023): Found entity 1: a_graycounter_sh6 File: E:/DE10_LITE_D8M_VIP_16/db/a_graycounter_sh6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_sh6" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_sh6:rdptr_g1p" File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ovb.tdf
    Info (12023): Found entity 1: a_graycounter_ovb File: E:/DE10_LITE_D8M_VIP_16/db/a_graycounter_ovb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ovb" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_ovb:wrptr_g1p" File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uc61.tdf
    Info (12023): Found entity 1: altsyncram_uc61 File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_uc61" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram" File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: E:/DE10_LITE_D8M_VIP_16/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_3dc:rdaclr" File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: E:/DE10_LITE_D8M_VIP_16/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:rs_brp" File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: E:/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: E:/DE10_LITE_D8M_VIP_16/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15" File: E:/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: E:/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: E:/DE10_LITE_D8M_VIP_16/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18" File: E:/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1h5.tdf
    Info (12023): Found entity 1: cmpr_1h5 File: E:/DE10_LITE_D8M_VIP_16/db/cmpr_1h5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_1h5" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|cmpr_1h5:rdempty_eq_comp1_msb" File: E:/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf Line: 101
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid_statemachine" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 1093
Info (12128): Elaborating entity "Qsys_alt_vip_vfb_0" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 347
Info (12128): Elaborating entity "alt_cusp160_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:vfb_writer_packet_write_address_au_l_muxinst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1041
Info (12128): Elaborating entity "alt_cusp160_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:vfb_writer_packet_write_address_au_sload_muxinst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1055
Info (12128): Elaborating entity "alt_cusp160_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_au:vfb_writer_packet_write_address_au" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1067
Info (12128): Elaborating entity "alt_cusp160_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_au:vfb_writer_first_packet_id_au" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1123
Info (12128): Elaborating entity "alt_cusp160_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_au:vfb_writer_next_to_last_packet_id_au" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1169
Info (12128): Elaborating entity "alt_cusp160_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_au:vfb_writer_overflow_trigger_au" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1211
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_overflow_flag_reg" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1257
Info (12128): Elaborating entity "alt_cusp160_muxhot16" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxhot16:vfb_writer_length_counter_au_enable_muxinst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1282
Info (12128): Elaborating entity "alt_cusp160_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_au:vfb_writer_length_counter_au" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1299
Info (12128): Elaborating entity "alt_cusp160_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_au:vfb_writer_word_counter_au" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1357
Info (12128): Elaborating entity "alt_cusp160_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_au:vfb_writer_word_counter_trigger_au" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1418
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_field_width_reg" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1446
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_field_height_reg" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1469
Info (12128): Elaborating entity "alt_cusp160_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:vfb_writer_field_interlace_reg_d_muxinst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1494
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_field_interlace_reg" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1520
Info (12128): Elaborating entity "alt_cusp160_muxhot16" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxhot16:vfb_writer_write_address_au_enable_trigger_muxinst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1555
Info (12128): Elaborating entity "alt_cusp160_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_au:vfb_writer_write_address_au" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1573
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_just_read_reg" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1617
Info (12128): Elaborating entity "alt_cusp160_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_au:vfb_reader_read_address_au" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1640
Info (12128): Elaborating entity "alt_cusp160_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_au:vfb_reader_packet_read_address_au" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1683
Info (12128): Elaborating entity "alt_cusp160_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_au:vfb_reader_current_packet_id_au" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1733
Info (12128): Elaborating entity "alt_cusp160_muxhot16" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxhot16:din_takeb_trigger_muxinst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1759
Info (12128): Elaborating entity "alt_cusp160_avalon_st_input" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_st_input:din" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1774
Info (12128): Elaborating entity "alt_cusp160_muxhot16" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxhot16:dout_wdata_muxinst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1827
Info (12128): Elaborating entity "alt_cusp160_avalon_st_output" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_st_output:dout" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1871
Info (12128): Elaborating entity "alt_cusp160_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:read_master_len_be_muxinst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1936
Info (12128): Elaborating entity "alt_cusp160_avalon_mm_bursting_master_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1948
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(175): object "wdata_fifo_wrusedw" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 175
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(176): object "wdata_fifo_full" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 176
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(177): object "wdata_fifo_almost_full" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 177
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(179): object "wdata_fifo_empty" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 179
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(180): object "wdata_fifo_almost_empty" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 180
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(181): object "wdata_fifo_wrreq" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 181
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(182): object "wdata_fifo_data" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 182
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(183): object "wdata_fifo_rdreq" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 183
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(184): object "wdata_fifo_q" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 184
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(186): object "wdata_fifo_empty_next" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 186
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(190): object "rdata_fifo_full" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 190
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(191): object "rdata_fifo_almost_full" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 191
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(192): object "rdata_fifo_rdusedw" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 192
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(194): object "rdata_fifo_almost_empty" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 194
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(209): object "cmd_fifo_wrusedw" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 209
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(211): object "cmd_fifo_almost_full" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 211
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(212): object "cmd_fifo_rdusedw" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 212
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(214): object "cmd_fifo_almost_empty" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 214
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(226): object "writing" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 226
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(226): object "reading" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 226
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(236): object "wdata_en" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 236
Info (12128): Elaborating entity "alt_cusp160_general_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 459
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_general_fifo.vhd(232): object "ram_fifo_empty" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_general_fifo.vhd Line: 232
Info (12128): Elaborating entity "alt_cusp160_fifo_usedw_calculator" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_general_fifo.vhd Line: 160
Info (12128): Elaborating entity "alt_cusp160_one_bit_delay" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|alt_cusp160_one_bit_delay:\single_clock_gen:rdreq_delayer" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_fifo_usedw_calculator.vhd Line: 91
Info (12128): Elaborating entity "alt_cusp160_one_bit_delay" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|alt_cusp160_one_bit_delay:\single_clock_gen:wrreq_delayer" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_fifo_usedw_calculator.vhd Line: 108
Info (12128): Elaborating entity "alt_cusp160_ram_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_general_fifo.vhd Line: 237
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_ram_fifo.vhd(130): object "port_a_q" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_ram_fifo.vhd Line: 130
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_ram_fifo.vhd Line: 145
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c5l1.tdf
    Info (12023): Found entity 1: altsyncram_c5l1 File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c5l1" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (287013): Variable or input pin "data_b" is defined but never used. File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf Line: 37
Info (12128): Elaborating entity "alt_cusp160_general_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 571
Info (12128): Elaborating entity "alt_cusp160_fifo_usedw_calculator" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_general_fifo.vhd Line: 160
Info (12128): Elaborating entity "alt_cusp160_logic_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\single_clock_small_gen:logic_fifo" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_general_fifo.vhd Line: 207
Info (12128): Elaborating entity "alt_cusp160_pulling_width_adapter" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pulling_width_adapter:read_master_pull" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2018
Warning (10445): VHDL Subtype or Type Declaration warning at alt_cusp160_pulling_width_adapter.vhd(98): subtype or type has null range File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_pulling_width_adapter.vhd Line: 98
Warning (10296): VHDL warning at alt_cusp160_pulling_width_adapter.vhd(98): ignored assignment of value to null range File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_pulling_width_adapter.vhd Line: 98
Warning (10445): VHDL Subtype or Type Declaration warning at alt_cusp160_pulling_width_adapter.vhd(110): subtype or type has null range File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_pulling_width_adapter.vhd Line: 110
Warning (10445): VHDL Subtype or Type Declaration warning at alt_cusp160_pulling_width_adapter.vhd(114): subtype or type has null range File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_pulling_width_adapter.vhd Line: 114
Warning (10296): VHDL warning at alt_cusp160_pulling_width_adapter.vhd(114): ignored assignment of value to null range File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_pulling_width_adapter.vhd Line: 114
Warning (10445): VHDL Subtype or Type Declaration warning at alt_cusp160_pulling_width_adapter.vhd(143): subtype or type has null range File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_pulling_width_adapter.vhd Line: 143
Info (12128): Elaborating entity "alt_cusp160_avalon_mm_bursting_master_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2074
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(175): object "wdata_fifo_wrusedw" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 175
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(177): object "wdata_fifo_almost_full" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 177
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(186): object "wdata_fifo_empty_next" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 186
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(189): object "rdata_fifo_wrusedw" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 189
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(190): object "rdata_fifo_full" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 190
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(191): object "rdata_fifo_almost_full" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 191
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(192): object "rdata_fifo_rdusedw" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 192
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(193): object "rdata_fifo_empty" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 193
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(194): object "rdata_fifo_almost_empty" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 194
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(195): object "rdata_fifo_wrreq" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 195
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(196): object "rdata_fifo_data" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 196
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(197): object "rdata_fifo_rdreq" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 197
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(198): object "rdata_fifo_q" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 198
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(201): object "rdata_fifo_wrusedw_safe" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 201
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(202): object "rdata_fifo_has_space_next_threshold" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 202
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(203): object "rdata_fifo_has_space_next" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 203
Warning (10540): VHDL Signal Declaration warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(204): used explicit default value for signal "rdata_fifo_space_available" because signal was never assigned a value File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 204
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(209): object "cmd_fifo_wrusedw" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 209
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(211): object "cmd_fifo_almost_full" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 211
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(212): object "cmd_fifo_rdusedw" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 212
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(214): object "cmd_fifo_almost_empty" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 214
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(226): object "reading" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 226
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_avalon_mm_bursting_master_fifo.vhd(236): object "rdata_en" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 236
Info (12128): Elaborating entity "alt_cusp160_general_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_avalon_mm_bursting_master_fifo.vhd Line: 571
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_general_fifo.vhd(111): object "rdreq_delay" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_general_fifo.vhd Line: 111
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_general_fifo.vhd(268): object "logic_fifo_full" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_general_fifo.vhd Line: 268
Info (12128): Elaborating entity "alt_cusp160_fifo_usedw_calculator" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_general_fifo.vhd Line: 160
Info (12128): Elaborating entity "alt_cusp160_one_bit_delay" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator|alt_cusp160_one_bit_delay:\single_clock_gen:wrreq_delayer" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_fifo_usedw_calculator.vhd Line: 108
Info (12128): Elaborating entity "alt_cusp160_ram_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_general_fifo.vhd Line: 237
Warning (10036): Verilog HDL or VHDL warning at alt_cusp160_ram_fifo.vhd(130): object "port_a_q" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_ram_fifo.vhd Line: 130
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_ram_fifo.vhd Line: 145
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_80l1.tdf
    Info (12023): Found entity 1: altsyncram_80l1 File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_80l1" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (287013): Variable or input pin "data_b" is defined but never used. File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf Line: 37
Info (12128): Elaborating entity "alt_cusp160_fifo_usedw_calculator" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_ram_fifo.vhd Line: 200
Info (12128): Elaborating entity "alt_cusp160_logic_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_general_fifo.vhd Line: 282
Info (12128): Elaborating entity "alt_cusp160_fifo_usedw_calculator" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_cusp160_fifo_usedw_calculator:usedw_calculator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_logic_fifo.vhd Line: 81
Info (12128): Elaborating entity "alt_cusp160_one_bit_delay" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_general_fifo.vhd Line: 322
Info (12128): Elaborating entity "alt_cusp160_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:write_master_push_input_muxinst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2145
Info (12128): Elaborating entity "alt_cusp160_pushing_width_adapter" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pushing_width_adapter:write_master_push" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2157
Info (12128): Elaborating entity "alt_cusp160_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2184
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_packets_sample_length_reg" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2210
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_packets_word_length_reg" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2261
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_packets_sample_length_reg" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2284
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_packets_word_length_reg" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2307
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:packetdimensions_reg" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2344
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:packetdimensions_reg_131" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2381
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:packetdimensions_reg_1312" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2418
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:packetdimensions_reg_1313" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2455
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2492
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg_153" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2529
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg_1532" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2566
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg_1533" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2603
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg_1534" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2640
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg_1535" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2677
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg_1536" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2700
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg_1537" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2723
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:output_reg_1538" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2746
Info (12128): Elaborating entity "alt_cusp160_muxhot16" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxhot16:pc0_usenextpc_trigger_muxinst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2767
Info (12128): Elaborating entity "alt_cusp160_pc" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pc:pc0" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2801
Warning (10296): VHDL warning at alt_cusp160_pc.vhd(30): ignored assignment of value to null range File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_pc.vhd Line: 30
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pc:pc0|LPM_COUNTER:\d2:lpm_counter_component" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_pc.vhd Line: 606
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qll.tdf
    Info (12023): Found entity 1: cntr_qll File: E:/DE10_LITE_D8M_VIP_16/db/cntr_qll.tdf Line: 26
Info (12128): Elaborating entity "cntr_qll" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pc:pc0|LPM_COUNTER:\d2:lpm_counter_component|cntr_qll:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "alt_cusp160_muxhot16" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxhot16:pc1_usenextpc_trigger_muxinst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2921
Info (12128): Elaborating entity "alt_cusp160_pc" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_pc:pc1" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2958
Warning (10296): VHDL warning at alt_cusp160_pc.vhd(30): ignored assignment of value to null range File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp160_pc.vhd Line: 30
Info (12128): Elaborating entity "alt_cusp160_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:msg_buffer_reply_id_3148_line162_d_muxinst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3077
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_buffer_reply_id_3148_line162" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3089
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_buffer_id_3153_line170" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3126
Info (12128): Elaborating entity "alt_cusp160_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:msg_field_width_id_3157_line172_d_muxinst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3151
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_field_width_id_3157_line172" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3163
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_field_height_id_3161_line174" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3200
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_field_interlace_id_3165_line176" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3237
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_samples_in_field_id_3169_line178" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3274
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_words_in_field_id_3173_line180" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3311
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_first_packet_id_3177_line222" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3348
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:msg_next_to_last_packet_id_3181_line223" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3385
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_buffer_id_3185_line228" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3408
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:write_to_read_buf_id_3188_line153" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3431
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:write_to_read_ack_id_3191_line164" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3454
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_writer_packet_base_address_0_id_3194_line204" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3477
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:isnotimagedata_0_id_3196_line144" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3500
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:iscontrolpacket_0_id_3198_line202" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3523
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:no_last_burst_0_id_3200_line301" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3546
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:no_last_burst_0_id_3204_line585" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3569
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond588_0_id_3206" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3592
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:drop_0_id_3208_line345" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3615
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:loop_repeat_0_id_3210_line367" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3638
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:burst_trigger_0_id_3212_line563" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3661
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond568_0_id_3214" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3684
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond290_0_id_3218" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3707
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_buffer_id_3220_line865" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3730
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:read_to_write_ack_id_3223_line156" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3753
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:read_to_write_buf_id_3226_line160" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3776
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_field_width_0_id_3229_line773" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3799
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_samples_in_field_0_id_3231_line889" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3822
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_field_height_0_id_3233_line775" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3845
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_words_in_field_0_id_3235_line891" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3868
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_field_interlace_0_id_3237_line777" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3891
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_next_to_last_packet_id_0_id_3239_line876" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3914
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:reader_packets_sample_length_0_id_3241_line878" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3937
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:reader_packets_word_length_0_id_3243_line880" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3960
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_packet_base_address_0_id_3245_line873" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3983
Info (12128): Elaborating entity "alt_cusp160_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_au:wrap_packet_id_id_3247_line1077" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4010
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_length_cnt_3_id_3250_line897" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4038
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:vfb_reader_word_cnt_0_id_3252_line898" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4061
Info (12128): Elaborating entity "alt_cusp160_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_au:vfb_reader_length_cnt_4_id_3254_line897" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4084
Info (12128): Elaborating entity "alt_cusp160_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_muxbin2:vfb_reader_length_cnt_id_3256_line897_a_muxinst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4114
Info (12128): Elaborating entity "alt_cusp160_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_au:vfb_reader_length_cnt_id_3256_line897" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4126
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:repeat_0_id_3259_line1140" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4154
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:loop_repeat_0_id_3261_line1148" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4177
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond1203_0_id_3263" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4200
Info (12128): Elaborating entity "alt_cusp160_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_au:vfb_reader_length_cnt_id_3265_line897" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4237
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond1113_0_id_3268" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4265
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_4494_line325_93" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4284
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_4510_line325_52" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4301
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_4526_line201_52" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4318
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_4696_line202_58" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4335
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_4890_line330_94" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4352
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_4899_line331_96" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4369
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_4982_line639_55" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4386
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_5210_line696_38" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4403
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_5669_line510_66" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4420
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_5804_line563_105" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4437
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_5987_line933_38" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4454
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_6225_line1062_114" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4471
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_6241_line1063_112" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4488
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_6257_line1078_53" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4505
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_6266_line1094_53" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4522
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_6323_line1188_29" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4539
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_6458_line1248_53" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4556
Info (12128): Elaborating entity "alt_cusp160_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_cmp:fu_id_6704_line1126_52" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4573
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:ispreviousendpacket_0_comb_id_7828" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4844
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_1_1_comb_id_7831" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4867
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_2_1_comb_id_7834" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4890
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_1_2_comb_id_7837" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4913
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:ispreviousendpacket_1_comb_id_7840" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4936
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadaccesswire_3_comb_id_7843" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4959
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadaccesswire_4_comb_id_7846" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4982
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_1_4_comb_id_7849" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5005
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_2_2_comb_id_7852" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5028
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_1_5_comb_id_7855" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5051
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:ispreviousendpacket_2_comb_id_7858" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5074
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadaccesswire_6_comb_id_7861" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5097
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadaccesswire_7_comb_id_7864" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5120
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_1_7_comb_id_7867" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5143
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_2_3_comb_id_7870" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5166
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:justreadqueue_1_8_comb_id_7873" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5189
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:word_counter_trigger_flag_0_comb_id_7876" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5212
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:op_2226_comb_id_7879" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5235
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:op_2226_comb_0_id_7882" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5258
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:op_4405_comb_id_7885" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5281
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:op_4407_comb_id_7888" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5304
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:op_3252_comb_id_7894" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5327
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:op_3252_comb_0_id_7897" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5350
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:op_4420_comb_id_7900" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5373
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:op_4421_comb_id_7903" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5396
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond1113_0_stage_1_id_7906" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5419
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond1113_0_stage_2_id_7909" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5442
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond1113_0_stage_3_id_7912" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5465
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:empty_image_0_comb_id_7915" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5488
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond1203_0_stage_1_id_7918" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5511
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond1203_0_stage_2_id_7921" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5534
Info (12128): Elaborating entity "alt_cusp160_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_reg:cond1203_0_stage_3_id_7924" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5557
Info (12128): Elaborating entity "Qsys_altpll_0" for hierarchy "Qsys:u0|Qsys_altpll_0:altpll_0" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 369
Info (12128): Elaborating entity "Qsys_altpll_0_stdsync_sv6" for hierarchy "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v Line: 291
Info (12128): Elaborating entity "Qsys_altpll_0_dffpipe_l2c" for hierarchy "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2|Qsys_altpll_0_dffpipe_l2c:dffpipe3" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v Line: 117
Info (12128): Elaborating entity "Qsys_altpll_0_altpll_u3t2" for hierarchy "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_altpll_u3t2:sd1" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v Line: 297
Info (12128): Elaborating entity "Qsys_control_uart" for hierarchy "Qsys:u0|Qsys_control_uart:control_uart" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 384
Info (12128): Elaborating entity "Qsys_control_uart_tx" for hierarchy "Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_tx:the_Qsys_control_uart_tx" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_control_uart.v Line: 862
Info (12128): Elaborating entity "Qsys_control_uart_rx" for hierarchy "Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_rx:the_Qsys_control_uart_rx" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_control_uart.v Line: 880
Info (12128): Elaborating entity "Qsys_control_uart_rx_stimulus_source" for hierarchy "Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_rx:the_Qsys_control_uart_rx|Qsys_control_uart_rx_stimulus_source:the_Qsys_control_uart_rx_stimulus_source" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_control_uart.v Line: 363
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_rx:the_Qsys_control_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_control_uart.v Line: 371
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_rx:the_Qsys_control_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_control_uart.v Line: 371
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_rx:the_Qsys_control_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_control_uart.v Line: 371
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "Qsys_control_uart_regs" for hierarchy "Qsys:u0|Qsys_control_uart:control_uart|Qsys_control_uart_regs:the_Qsys_control_uart_regs" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_control_uart.v Line: 911
Info (12128): Elaborating entity "i2c_opencores" for hierarchy "Qsys:u0|i2c_opencores:i2c_opencores_camera" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 398
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_opencores.v Line: 70
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_top.v Line: 253
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_byte_ctrl.v Line: 164
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v Line: 361
Info (12128): Elaborating entity "Qsys_jtag_uart" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 425
Info (12128): Elaborating entity "Qsys_jtag_uart_scfifo_w" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 137
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 137
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: E:/DE10_LITE_D8M_VIP_16/db/scfifo_9621.tdf Line: 25
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: E:/DE10_LITE_D8M_VIP_16/db/a_dpfifo_bb01.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: E:/DE10_LITE_D8M_VIP_16/db/scfifo_9621.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: E:/DE10_LITE_D8M_VIP_16/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: E:/DE10_LITE_D8M_VIP_16/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: E:/DE10_LITE_D8M_VIP_16/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: E:/DE10_LITE_D8M_VIP_16/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_dtn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: E:/DE10_LITE_D8M_VIP_16/db/a_dpfifo_bb01.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: E:/DE10_LITE_D8M_VIP_16/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: E:/DE10_LITE_D8M_VIP_16/db/a_dpfifo_bb01.tdf Line: 45
Info (12128): Elaborating entity "Qsys_jtag_uart_scfifo_r" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 564
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 564
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic" with the following parameter: File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "Qsys_key" for hierarchy "Qsys:u0|Qsys_key:key" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 433
Info (12128): Elaborating entity "Qsys_led" for hierarchy "Qsys:u0|Qsys_led:led" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 444
Info (12128): Elaborating entity "Qsys_mipi_pwdn_n" for hierarchy "Qsys:u0|Qsys_mipi_pwdn_n:mipi_pwdn_n" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 455
Info (12128): Elaborating entity "Qsys_nios2_gen2" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 497
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2.v Line: 69
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_test_bench" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_test_bench:the_Qsys_nios2_gen2_cpu_test_bench" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 5981
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_ic_data_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 6983
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf
    Info (12023): Found entity 1: altsyncram_2uc1 File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_2uc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2uc1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_ic_tag_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 7049
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 127
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1lc1.tdf
    Info (12023): Found entity 1: altsyncram_1lc1 File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_1lc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1lc1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_1lc1:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_bht_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 7247
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 195
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf
    Info (12023): Found entity 1: altsyncram_vhc1 File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_vhc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vhc1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_register_bank_a_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 8195
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 260
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf
    Info (12023): Found entity 1: altsyncram_5tb1 File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_5tb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5tb1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_register_bank_b_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 8213
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_mult_cell" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 8798
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v
    Info (12023): Found entity 1: altera_mult_add_bbo2 File: E:/DE10_LITE_D8M_VIP_16/db/altera_mult_add_bbo2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_bbo2" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: E:/DE10_LITE_D8M_VIP_16/db/altera_mult_add_bbo2.v Line: 117
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_dc_tag_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 9220
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 390
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf
    Info (12023): Found entity 1: altsyncram_9tb1 File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_9tb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9tb1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9tb1:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_dc_data_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 9286
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 458
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf
    Info (12023): Found entity 1: altsyncram_aoe1 File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_aoe1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_aoe1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_dc_victim_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 9398
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 526
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf
    Info (12023): Found entity 1: altsyncram_hec1 File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_hec1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hec1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 10256
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_debug" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3077
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_break" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3107
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_xbrk" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3130
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_dbrk" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3157
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_itrace" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_cpu_nios2_oci_itrace" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3196
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_dtrace" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3211
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_td_mode" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace|Qsys_nios2_gen2_cpu_nios2_oci_td_mode:Qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1739
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_fifo" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3226
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2048
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2057
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2066
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_pib" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_pib:the_Qsys_nios2_gen2_cpu_nios2_oci_pib" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3231
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_im" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_im:the_Qsys_nios2_gen2_cpu_nios2_oci_im" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3245
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_avalon_reg" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3264
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_ocimem" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3284
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_ociram_sp_ram_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2828
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2653
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_0n61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_debug_slave_wrapper" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3386
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_debug_slave_tck" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v Line: 156
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_debug_slave_sysclk" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v Line: 176
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v Line: 206
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "Qsys_onchip_memory2_0" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 510
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_onchip_memory2_0.v Line: 63
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_onchip_memory2_0.v Line: 63
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_onchip_memory2_0.v Line: 63
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32000"
    Info (12134): Parameter "numwords_a" = "32000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nl81.tdf
    Info (12023): Found entity 1: altsyncram_nl81 File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_nl81.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_nl81" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_nl81:auto_generated" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: E:/DE10_LITE_D8M_VIP_16/db/decode_c7a.tdf Line: 23
Info (12128): Elaborating entity "decode_c7a" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_nl81:auto_generated|decode_c7a:decode3" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_nl81.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: E:/DE10_LITE_D8M_VIP_16/db/mux_93b.tdf Line: 23
Info (12128): Elaborating entity "mux_93b" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_nl81:auto_generated|mux_93b:mux2" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_nl81.tdf Line: 45
Info (12128): Elaborating entity "Qsys_sdram" for hierarchy "Qsys:u0|Qsys_sdram:sdram" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 533
Info (12128): Elaborating entity "Qsys_sdram_input_efifo_module" for hierarchy "Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v Line: 296
Info (12128): Elaborating entity "Qsys_sw" for hierarchy "Qsys:u0|Qsys_sw:sw" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 541
Info (12128): Elaborating entity "Qsys_sysid_qsys" for hierarchy "Qsys:u0|Qsys_sysid_qsys:sysid_qsys" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 548
Info (12128): Elaborating entity "Qsys_timer" for hierarchy "Qsys:u0|Qsys_timer:timer" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 559
Info (12128): Elaborating entity "Qsys_mm_interconnect_0" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 665
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1220
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1280
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1344
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1408
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1536
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1600
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1664
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1728
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1792
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1856
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1920
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_uart_s1_translator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2304
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2385
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2466
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2550
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2591
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3257
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4564
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|Qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv Line: 199
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_001" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4580
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_002" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4596
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_002_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_006" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_006" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4660
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_006_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_006|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4886
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4936
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_cmd_demux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5043
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_cmd_demux_001" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5066
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_cmd_mux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5083
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_cmd_mux_004" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5157
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_rsp_demux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5367
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_rsp_demux_004" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5441
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_rsp_demux_005" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5458
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_rsp_mux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5741
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv Line: 534
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_rsp_mux_001" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5764
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5798
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5929
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Qsys_mm_interconnect_1" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 690
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 239
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 299
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 363
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 444
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 525
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 609
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 650
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 691
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_router" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 707
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_router_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router|Qsys_mm_interconnect_1_router_default_decode:the_default_decode" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_router_002" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 739
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_router_002_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv Line: 180
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 789
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 5 to match size of target (1) File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_cmd_demux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 806
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_cmd_mux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 846
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_rsp_demux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux:rsp_demux" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 869
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_rsp_mux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux:rsp_mux" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 886
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 969
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 1035
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_avalon_st_adapter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 1064
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Qsys_irq_mapper" for hierarchy "Qsys:u0|Qsys_irq_mapper:irq_mapper" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 701
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 764
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller_001" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 827
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller_002" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v Line: 890
Info (12128): Elaborating entity "FpsMonitor" for hierarchy "FpsMonitor:uFps" File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 192
Warning (12020): Port "jdo" on the entity instantiation of "the_Qsys_nios2_gen2_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3196
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2021.05.28.06:45:04 Progress: Loading sld2d1b536e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 167
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|q_b[9]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf Line: 330
        Warning (14320): Synthesized away node "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|q_b[10]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf Line: 362
        Warning (14320): Synthesized away node "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|q_b[11]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf Line: 394
        Warning (14320): Synthesized away node "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|q_b[12]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf Line: 426
        Warning (14320): Synthesized away node "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|q_b[17]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf Line: 586
        Warning (14320): Synthesized away node "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|q_b[18]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf Line: 618
        Warning (14320): Synthesized away node "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|q_b[5]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf Line: 202
        Warning (14320): Synthesized away node "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|q_b[6]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf Line: 234
        Warning (14320): Synthesized away node "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|q_b[24]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf Line: 810
        Warning (14320): Synthesized away node "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|q_b[25]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf Line: 842
        Warning (14320): Synthesized away node "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|q_b[26]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf Line: 874
        Warning (14320): Synthesized away node "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|q_b[27]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf Line: 906
        Warning (14320): Synthesized away node "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|q_b[28]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf Line: 938
        Warning (14320): Synthesized away node "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|q_b[29]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf Line: 970
        Warning (14320): Synthesized away node "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|q_b[30]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf Line: 1002
        Warning (14320): Synthesized away node "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:read_master|alt_cusp160_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|q_b[31]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf Line: 1034
Info (13014): Ignored 280 buffer(s)
    Info (13019): Ignored 280 SOFT buffer(s)
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|q_b[36]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf Line: 1194
        Warning (14320): Synthesized away node "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|q_b[35]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf Line: 1162
        Warning (14320): Synthesized away node "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|q_b[34]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf Line: 1130
        Warning (14320): Synthesized away node "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|q_b[33]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf Line: 1098
        Warning (14320): Synthesized away node "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|q_b[32]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf Line: 1066
        Warning (14320): Synthesized away node "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp160_avalon_mm_bursting_master_fifo:write_master|alt_cusp160_general_fifo:cmd_fifo|alt_cusp160_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|q_b[31]" File: E:/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf Line: 1034
Info (278001): Inferred 6 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Mult1" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Mult0" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Mult2" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 29
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9401.tdf
    Info (12023): Found entity 1: mult_9401 File: E:/DE10_LITE_D8M_VIP_16/db/mult_9401.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf
    Info (12023): Found entity 1: mult_9b01 File: E:/DE10_LITE_D8M_VIP_16/db/mult_9b01.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 29
Info (12133): Instantiated megafunction "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1" with the following parameter: File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 29
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf
    Info (12023): Found entity 1: add_sub_brg File: E:/DE10_LITE_D8M_VIP_16/db/add_sub_brg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult1" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 29
Info (12133): Instantiated megafunction "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0" with the following parameter: File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 29
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf
    Info (12023): Found entity 1: add_sub_arg File: E:/DE10_LITE_D8M_VIP_16/db/add_sub_arg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult0" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 29
Info (12133): Instantiated megafunction "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2" with the following parameter: File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 29
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1qg.tdf
    Info (12023): Found entity 1: add_sub_1qg File: E:/DE10_LITE_D8M_VIP_16/db/add_sub_1qg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|lpm_mult:Mult2" File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
    Warning (12190): "Signal Tap" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature alt_vip_vfb
        Warning (265074): Frame Buffer MegaCore will be disabled after the timeout is reached
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 17 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[1]" and its non-tri-state driver. File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 60
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 56
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 61
Info (13000): Registers with preset signals will power-up high File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v Line: 440
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[2]" is converted into an equivalent circuit using register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[2]~_emulated" and latch "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[2]~1" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v Line: 48
    Warning (13310): Register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[4]" is converted into an equivalent circuit using register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[4]~_emulated" and latch "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[4]~5" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v Line: 48
    Warning (13310): Register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[5]" is converted into an equivalent circuit using register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[5]~_emulated" and latch "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[5]~9" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v Line: 48
    Warning (13310): Register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[1]" is converted into an equivalent circuit using register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[1]~_emulated" and latch "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[1]~13" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v Line: 48
    Warning (13310): Register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[0]" is converted into an equivalent circuit using register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[0]~_emulated" and latch "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[0]~17" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v Line: 48
    Warning (13310): Register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[7]" is converted into an equivalent circuit using register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[7]~_emulated" and latch "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[7]~21" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v Line: 48
    Warning (13310): Register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[6]" is converted into an equivalent circuit using register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[6]~_emulated" and latch "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[6]~25" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v Line: 48
    Warning (13310): Register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[3]" is converted into an equivalent circuit using register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[3]~_emulated" and latch "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[3]~29" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v Line: 48
    Warning (13310): Register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[9]" is converted into an equivalent circuit using register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[9]~_emulated" and latch "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[9]~33" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v Line: 48
    Warning (13310): Register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[8]" is converted into an equivalent circuit using register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[8]~_emulated" and latch "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[8]~37" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v Line: 48
    Warning (13310): Register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[10]" is converted into an equivalent circuit using register "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[10]~_emulated" and latch "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[10]~41" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v Line: 48
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[1]~synth" File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 60
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 19
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 23
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 25
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 29
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 30
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 31
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 31
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 31
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 31
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 31
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 31
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 31
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 31
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 32
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 32
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 32
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 32
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 32
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 32
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 32
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 32
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 33
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 33
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 33
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 33
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 33
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 33
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 33
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 33
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 34
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 34
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 34
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 34
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 34
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 34
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 34
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 34
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 53
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 55
    Warning (13410): Pin "MIPI_CS_n" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 67
    Warning (13410): Pin "MIPI_MCLK" is stuck at GND File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 70
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 542 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_o" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v Line: 159
    Info (17048): Logic cell "Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_o" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v Line: 163
    Info (17048): Logic cell "Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_o" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v Line: 159
    Info (17048): Logic cell "Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_o" File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v Line: 163
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: e:/intelfpga_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 373
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file E:/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_altpll_u3t2:sd1|pll7" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v Line: 151
Warning (15899): PLL "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_altpll_u3t2:sd1|pll7" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: E:/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v Line: 151
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 11
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 54
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: E:/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 54
Info (21057): Implemented 14052 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 103 output pins
    Info (21060): Implemented 39 bidirectional pins
    Info (21061): Implemented 13308 logic cells
    Info (21064): Implemented 561 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 220 warnings
    Info: Peak virtual memory: 5306 megabytes
    Info: Processing ended: Fri May 28 06:46:05 2021
    Info: Elapsed time: 00:02:54
    Info: Total CPU time (on all processors): 00:03:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.map.smsg.


