TimeQuest Timing Analyzer report for DE2_TV
Tue May 07 01:19:58 2013
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 13. Slow Model Setup: 'OSC_50'
 14. Slow Model Setup: 'OSC_27'
 15. Slow Model Setup: 'TD_CLK'
 16. Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 17. Slow Model Hold: 'OSC_27'
 18. Slow Model Hold: 'OSC_50'
 19. Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 20. Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 21. Slow Model Hold: 'TD_CLK'
 22. Slow Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 23. Slow Model Recovery: 'OSC_27'
 24. Slow Model Removal: 'OSC_27'
 25. Slow Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 26. Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 27. Slow Model Minimum Pulse Width: 'OSC_50'
 28. Slow Model Minimum Pulse Width: 'OSC_27'
 29. Slow Model Minimum Pulse Width: 'TD_CLK'
 30. Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Output Enable Times
 38. Minimum Output Enable Times
 39. Output Disable Times
 40. Minimum Output Disable Times
 41. Fast Model Setup Summary
 42. Fast Model Hold Summary
 43. Fast Model Recovery Summary
 44. Fast Model Removal Summary
 45. Fast Model Minimum Pulse Width Summary
 46. Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 47. Fast Model Setup: 'OSC_50'
 48. Fast Model Setup: 'OSC_27'
 49. Fast Model Setup: 'TD_CLK'
 50. Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 51. Fast Model Hold: 'OSC_27'
 52. Fast Model Hold: 'OSC_50'
 53. Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 54. Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 55. Fast Model Hold: 'TD_CLK'
 56. Fast Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 57. Fast Model Recovery: 'OSC_27'
 58. Fast Model Removal: 'OSC_27'
 59. Fast Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 60. Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 61. Fast Model Minimum Pulse Width: 'OSC_50'
 62. Fast Model Minimum Pulse Width: 'TD_CLK'
 63. Fast Model Minimum Pulse Width: 'OSC_27'
 64. Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Propagation Delay
 70. Minimum Propagation Delay
 71. Output Enable Times
 72. Minimum Output Enable Times
 73. Output Disable Times
 74. Minimum Output Disable Times
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Progagation Delay
 81. Minimum Progagation Delay
 82. Setup Transfers
 83. Hold Transfers
 84. Recovery Transfers
 85. Removal Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; DE2_TV                                            ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C8                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  20.0%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_TV.sdc    ; OK     ; Tue May 07 01:19:55 2013 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                                                ; Type      ; Period     ; Frequency ; Rise   ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                      ; Targets                                       ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+
; OSC_27                                                                    ; Base      ; 37.037     ; 27.0 MHz  ; 0.000  ; 18.518     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { OSC_27 }                                    ;
; OSC_50                                                                    ; Base      ; 20.000     ; 50.0 MHz  ; 0.000  ; 10.000     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { OSC_50 }                                    ;
; Reset_Delay:u3|oRST_0                                                     ; Generated ; 327680.000 ; 0.0 MHz   ; 0.000  ; 163840.000 ;            ; 16384     ; 1           ;        ;        ;           ;            ; false    ; OSC_50 ; OSC_50                                      ; { Reset_Delay:u3|oRST_0 }                     ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Generated ; 9.259      ; 108.0 MHz ; 0.000  ; 4.629      ; 50.00      ; 1         ; 4           ;        ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[0] } ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ; Generated ; 9.259      ; 108.0 MHz ; -3.009 ; 1.620      ; 50.00      ; 1         ; 4           ; -117.0 ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[1] } ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Generated ; 53.703     ; 18.62 MHz ; 0.000  ; 26.851     ; 50.00      ; 29        ; 20          ;        ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[2] } ;
; TD_CLK                                                                    ; Base      ; 37.037     ; 27.0 MHz  ; 0.000  ; 18.518     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { TD_CLK }                                    ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                          ;
+------------+-----------------+---------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                ; Note                                                  ;
+------------+-----------------+---------------------------------------------------------------------------+-------------------------------------------------------+
; 42.37 MHz  ; 42.37 MHz       ; OSC_27                                                                    ;                                                       ;
; 57.96 MHz  ; 57.96 MHz       ; TD_CLK                                                                    ;                                                       ;
; 112.88 MHz ; 112.88 MHz      ; OSC_50                                                                    ;                                                       ;
; 164.2 MHz  ; 163.0 MHz       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; limit due to high minimum pulse width violation (tch) ;
; 241.49 MHz ; 241.49 MHz      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;                                                       ;
+------------+-----------------+---------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                           ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 3.169  ; 0.000         ;
; OSC_50                                                                    ; 11.141 ; 0.000         ;
; OSC_27                                                                    ; 13.433 ; 0.000         ;
; TD_CLK                                                                    ; 19.783 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 49.562 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                           ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; OSC_27                                                                    ; 0.499 ; 0.000         ;
; OSC_50                                                                    ; 0.499 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.499 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.499 ; 0.000         ;
; TD_CLK                                                                    ; 0.499 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                        ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 2.325  ; 0.000         ;
; OSC_27                                                                    ; 16.139 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                        ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; OSC_27                                                                    ; 2.465 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 5.960 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                             ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 1.562  ; 0.000         ;
; OSC_50                                                                    ; 8.758  ; 0.000         ;
; OSC_27                                                                    ; 15.451 ; 0.000         ;
; TD_CLK                                                                    ; 15.451 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 25.609 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                   ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 3.169 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_2~16_OTERM15                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.002     ; 6.128      ;
; 3.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.074      ;
; 3.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.074      ;
; 3.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.074      ;
; 3.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.074      ;
; 3.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.074      ;
; 3.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.074      ;
; 3.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.074      ;
; 3.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.074      ;
; 3.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.074      ;
; 3.255 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_2~14_OTERM17                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.002     ; 6.042      ;
; 3.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.028      ;
; 3.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.028      ;
; 3.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.028      ;
; 3.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.028      ;
; 3.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.028      ;
; 3.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.028      ;
; 3.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.028      ;
; 3.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.028      ;
; 3.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.028      ;
; 3.267 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.146      ; 6.092      ;
; 3.267 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.126      ; 6.072      ;
; 3.267 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.146      ; 6.092      ;
; 3.267 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.146      ; 6.092      ;
; 3.267 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.146      ; 6.092      ;
; 3.267 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.146      ; 6.092      ;
; 3.267 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.146      ; 6.092      ;
; 3.267 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.146      ; 6.092      ;
; 3.267 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.146      ; 6.092      ;
; 3.267 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.146      ; 6.092      ;
; 3.267 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.146      ; 6.092      ;
; 3.267 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.126      ; 6.072      ;
; 3.267 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.126      ; 6.072      ;
; 3.267 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.126      ; 6.072      ;
; 3.267 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.126      ; 6.072      ;
; 3.267 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.126      ; 6.072      ;
; 3.267 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.126      ; 6.072      ;
; 3.277 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.017      ;
; 3.277 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.017      ;
; 3.277 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.017      ;
; 3.277 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.017      ;
; 3.277 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.017      ;
; 3.277 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.017      ;
; 3.277 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.017      ;
; 3.277 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.017      ;
; 3.277 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.081      ; 6.017      ;
; 3.293 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_2~16_OTERM15                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.002     ; 6.004      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.150      ; 6.032      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.130      ; 6.012      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.150      ; 6.032      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.150      ; 6.032      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.150      ; 6.032      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.150      ; 6.032      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.150      ; 6.032      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.150      ; 6.032      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.150      ; 6.032      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.150      ; 6.032      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.150      ; 6.032      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.130      ; 6.012      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.130      ; 6.012      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.130      ; 6.012      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.130      ; 6.012      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.130      ; 6.012      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.130      ; 6.012      ;
; 3.346 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.953      ;
; 3.346 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.953      ;
; 3.346 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.953      ;
; 3.346 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.953      ;
; 3.346 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.953      ;
; 3.346 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[8]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.953      ;
; 3.346 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.953      ;
; 3.352 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM31                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.001      ; 5.948      ;
; 3.366 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[1]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.001      ; 5.934      ;
; 3.366 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[2]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.001      ; 5.934      ;
; 3.371 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_2~16_OTERM15                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.002     ; 5.926      ;
; 3.379 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_2~14_OTERM17                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.002     ; 5.918      ;
; 3.392 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.907      ;
; 3.392 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.907      ;
; 3.392 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.907      ;
; 3.392 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.907      ;
; 3.392 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.907      ;
; 3.392 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[8]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.907      ;
; 3.392 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.907      ;
; 3.396 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.080      ; 5.897      ;
; 3.396 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.080      ; 5.897      ;
; 3.396 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.080      ; 5.897      ;
; 3.396 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.080      ; 5.897      ;
; 3.396 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.080      ; 5.897      ;
; 3.396 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.080      ; 5.897      ;
; 3.396 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.080      ; 5.897      ;
; 3.396 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.080      ; 5.897      ;
; 3.396 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.080      ; 5.897      ;
; 3.403 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.896      ;
; 3.403 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.896      ;
; 3.403 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.896      ;
; 3.403 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.896      ;
; 3.403 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.896      ;
; 3.403 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[8]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.896      ;
; 3.403 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.896      ;
; 3.412 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[1]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.001      ; 5.888      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'OSC_50'                                                                                         ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; 11.141 ; counter_ones[17] ; seconds_ones[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.906      ;
; 11.227 ; counter_ones[17] ; seconds_ones[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.820      ;
; 11.313 ; counter_ones[17] ; seconds_ones[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.734      ;
; 11.385 ; counter_ones[23] ; seconds_ones[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.662      ;
; 11.471 ; counter_ones[23] ; seconds_ones[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.576      ;
; 11.557 ; counter_ones[23] ; seconds_ones[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.490      ;
; 11.576 ; counter_ones[11] ; seconds_ones[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.008      ; 8.472      ;
; 11.662 ; counter_ones[11] ; seconds_ones[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.008      ; 8.386      ;
; 11.694 ; counter_ones[15] ; seconds_ones[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.353      ;
; 11.748 ; counter_ones[11] ; seconds_ones[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.008      ; 8.300      ;
; 11.780 ; counter_ones[15] ; seconds_ones[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.267      ;
; 11.791 ; counter_ones[17] ; seconds_ones[0]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.256      ;
; 11.804 ; counter_ones[18] ; seconds_ones[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.243      ;
; 11.866 ; counter_ones[15] ; seconds_ones[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.181      ;
; 11.872 ; counter_ones[20] ; seconds_ones[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.175      ;
; 11.890 ; counter_ones[18] ; seconds_ones[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.157      ;
; 11.914 ; counter_ones[13] ; seconds_ones[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.133      ;
; 11.958 ; counter_ones[20] ; seconds_ones[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.089      ;
; 11.967 ; counter_ones[14] ; seconds_ones[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.080      ;
; 11.976 ; counter_ones[18] ; seconds_ones[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.071      ;
; 12.000 ; counter_ones[13] ; seconds_ones[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.047      ;
; 12.003 ; counter_ones[25] ; seconds_ones[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.044      ;
; 12.035 ; counter_ones[23] ; seconds_ones[0]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.012      ;
; 12.044 ; counter_ones[20] ; seconds_ones[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 8.003      ;
; 12.053 ; counter_ones[14] ; seconds_ones[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.994      ;
; 12.086 ; counter_ones[13] ; seconds_ones[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.961      ;
; 12.089 ; counter_ones[25] ; seconds_ones[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.958      ;
; 12.139 ; counter_ones[14] ; seconds_ones[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.908      ;
; 12.142 ; counter_ones[26] ; seconds_ones[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.905      ;
; 12.170 ; counter_ones[16] ; seconds_ones[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.877      ;
; 12.175 ; counter_ones[25] ; seconds_ones[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.872      ;
; 12.222 ; counter_ones[21] ; seconds_ones[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.825      ;
; 12.226 ; counter_ones[11] ; seconds_ones[0]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.008      ; 7.822      ;
; 12.228 ; counter_ones[26] ; seconds_ones[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.819      ;
; 12.256 ; counter_ones[16] ; seconds_ones[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.791      ;
; 12.308 ; counter_ones[21] ; seconds_ones[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.739      ;
; 12.314 ; counter_ones[26] ; seconds_ones[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.733      ;
; 12.342 ; counter_ones[16] ; seconds_ones[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.705      ;
; 12.343 ; counter_ones[12] ; seconds_ones[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.704      ;
; 12.344 ; counter_ones[15] ; seconds_ones[0]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.703      ;
; 12.394 ; counter_ones[21] ; seconds_ones[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.653      ;
; 12.429 ; counter_ones[12] ; seconds_ones[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.618      ;
; 12.435 ; counter_ones[22] ; seconds_ones[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.612      ;
; 12.454 ; counter_ones[18] ; seconds_ones[0]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.593      ;
; 12.490 ; counter_ones[24] ; seconds_ones[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.557      ;
; 12.515 ; counter_ones[12] ; seconds_ones[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.532      ;
; 12.521 ; counter_ones[22] ; seconds_ones[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.526      ;
; 12.522 ; counter_ones[20] ; seconds_ones[0]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.525      ;
; 12.564 ; counter_ones[13] ; seconds_ones[0]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.483      ;
; 12.576 ; counter_ones[24] ; seconds_ones[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.471      ;
; 12.588 ; seconds_ones[3]  ; seconds_tens[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.014     ; 7.438      ;
; 12.607 ; counter_ones[22] ; seconds_ones[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.440      ;
; 12.611 ; counter_ones[19] ; seconds_ones[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.436      ;
; 12.617 ; counter_ones[14] ; seconds_ones[0]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.430      ;
; 12.653 ; counter_ones[25] ; seconds_ones[0]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.394      ;
; 12.662 ; counter_ones[24] ; seconds_ones[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.385      ;
; 12.674 ; seconds_ones[3]  ; seconds_tens[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.014     ; 7.352      ;
; 12.697 ; counter_ones[19] ; seconds_ones[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.350      ;
; 12.760 ; seconds_ones[3]  ; seconds_tens[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.014     ; 7.266      ;
; 12.783 ; counter_ones[19] ; seconds_ones[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.264      ;
; 12.792 ; counter_ones[26] ; seconds_ones[0]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.255      ;
; 12.820 ; counter_ones[16] ; seconds_ones[0]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.227      ;
; 12.872 ; counter_ones[21] ; seconds_ones[0]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.175      ;
; 12.922 ; seconds_ones[2]  ; seconds_tens[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.014     ; 7.104      ;
; 12.961 ; counter_ones[17] ; counter_ones[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 7.079      ;
; 12.964 ; counter_ones[17] ; counter_ones[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 7.076      ;
; 12.965 ; counter_ones[17] ; counter_ones[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 7.075      ;
; 12.967 ; counter_ones[17] ; counter_ones[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 7.073      ;
; 12.993 ; counter_ones[12] ; seconds_ones[0]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 7.054      ;
; 13.004 ; counter_ones[17] ; counter_ones[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 7.036      ;
; 13.008 ; seconds_ones[2]  ; seconds_tens[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.014     ; 7.018      ;
; 13.085 ; counter_ones[22] ; seconds_ones[0]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.962      ;
; 13.094 ; seconds_ones[2]  ; seconds_tens[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.014     ; 6.932      ;
; 13.140 ; counter_ones[24] ; seconds_ones[0]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.907      ;
; 13.151 ; counter_ones[17] ; counter_ones[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.889      ;
; 13.151 ; seconds_ones[1]  ; seconds_tens[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.014     ; 6.875      ;
; 13.152 ; counter_ones[17] ; counter_ones[25] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.888      ;
; 13.153 ; counter_ones[17] ; counter_ones[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.887      ;
; 13.154 ; counter_ones[17] ; counter_ones[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.886      ;
; 13.154 ; counter_ones[17] ; counter_ones[22] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.886      ;
; 13.162 ; counter_ones[17] ; counter_ones[23] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.878      ;
; 13.205 ; counter_ones[23] ; counter_ones[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.835      ;
; 13.208 ; counter_ones[23] ; counter_ones[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.832      ;
; 13.209 ; counter_ones[23] ; counter_ones[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.831      ;
; 13.211 ; counter_ones[23] ; counter_ones[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.829      ;
; 13.237 ; seconds_ones[3]  ; seconds_tens[0]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.014     ; 6.789      ;
; 13.237 ; seconds_ones[1]  ; seconds_tens[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.014     ; 6.789      ;
; 13.248 ; counter_ones[23] ; counter_ones[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.792      ;
; 13.261 ; counter_ones[19] ; seconds_ones[0]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.786      ;
; 13.282 ; seconds_ones[0]  ; seconds_tens[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.014     ; 6.744      ;
; 13.323 ; seconds_ones[1]  ; seconds_tens[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.014     ; 6.703      ;
; 13.357 ; counter_ones[2]  ; seconds_ones[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.008      ; 6.691      ;
; 13.368 ; seconds_ones[0]  ; seconds_tens[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.014     ; 6.658      ;
; 13.395 ; counter_ones[23] ; counter_ones[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.645      ;
; 13.396 ; counter_ones[11] ; counter_ones[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 6.645      ;
; 13.396 ; counter_ones[23] ; counter_ones[25] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.644      ;
; 13.397 ; counter_ones[23] ; counter_ones[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.643      ;
; 13.398 ; counter_ones[23] ; counter_ones[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.642      ;
; 13.398 ; counter_ones[23] ; counter_ones[22] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.642      ;
; 13.399 ; counter_ones[11] ; counter_ones[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 6.642      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'OSC_27'                                                                                                               ;
+--------+-------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 13.433 ; buffer11:delayer_r|line1[634] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.013     ; 23.631     ;
; 13.495 ; buffer11:delayer_r|line1[635] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.013     ; 23.569     ;
; 13.625 ; buffer11:delayer_r|line1[636] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.013     ; 23.439     ;
; 13.649 ; buffer11:delayer_r|line1[637] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.013     ; 23.415     ;
; 13.830 ; buffer11:delayer_r|line1[634] ; bar_y[6]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 23.235     ;
; 13.842 ; buffer11:delayer_g|line1[632] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 23.227     ;
; 13.864 ; buffer11:delayer_g|line1[631] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 23.205     ;
; 13.892 ; buffer11:delayer_g|line1[632] ; block_wall_found_sum[3]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 23.184     ;
; 13.892 ; buffer11:delayer_r|line1[635] ; bar_y[6]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 23.173     ;
; 13.893 ; buffer11:delayer_g|line1[632] ; block_wall_found_sum[2]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 23.183     ;
; 13.895 ; buffer11:delayer_g|line1[632] ; block_wall_found_sum[1]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 23.181     ;
; 13.901 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[3]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 23.173     ;
; 13.902 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[2]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 23.172     ;
; 13.904 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[1]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 23.170     ;
; 13.914 ; buffer11:delayer_g|line1[631] ; block_wall_found_sum[3]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 23.162     ;
; 13.915 ; buffer11:delayer_g|line1[631] ; block_wall_found_sum[2]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 23.161     ;
; 13.917 ; buffer11:delayer_g|line1[631] ; block_wall_found_sum[1]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 23.159     ;
; 13.919 ; buffer11:delayer_r|line1[638] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.013     ; 23.145     ;
; 13.924 ; buffer11:delayer_r|line1[639] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.013     ; 23.140     ;
; 13.926 ; buffer11:delayer_r|line1[629] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.013     ; 23.138     ;
; 13.975 ; buffer11:delayer_r|line2[639] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.013     ; 23.089     ;
; 14.021 ; buffer11:delayer_g|line1[638] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 23.049     ;
; 14.022 ; buffer11:delayer_r|line1[636] ; bar_y[6]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 23.043     ;
; 14.022 ; buffer11:delayer_g|line1[639] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 23.048     ;
; 14.032 ; buffer11:delayer_g|line1[632] ; pipe_corner_found_sum[16] ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 23.037     ;
; 14.046 ; buffer11:delayer_r|line1[637] ; bar_y[6]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 23.019     ;
; 14.054 ; buffer11:delayer_g|line1[631] ; pipe_corner_found_sum[16] ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 23.015     ;
; 14.074 ; buffer11:delayer_g|line2[633] ; block_wall_found_sum[3]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 23.000     ;
; 14.075 ; buffer11:delayer_g|line2[633] ; block_wall_found_sum[2]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.999     ;
; 14.075 ; buffer11:delayer_g|line1[637] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 22.995     ;
; 14.077 ; buffer11:delayer_g|line2[633] ; block_wall_found_sum[1]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.997     ;
; 14.118 ; buffer11:delayer_g|line1[632] ; pipe_corner_found_sum[15] ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 22.951     ;
; 14.124 ; buffer11:delayer_r|line1[634] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.942     ;
; 14.126 ; buffer11:delayer_g|line1[632] ; block_wall_found_sum[13]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.948     ;
; 14.127 ; buffer11:delayer_g|line1[632] ; block_wall_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.947     ;
; 14.128 ; buffer11:delayer_r|line1[634] ; bar_y[0]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.938     ;
; 14.128 ; buffer11:delayer_r|line1[634] ; bar_y[5]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.938     ;
; 14.128 ; buffer11:delayer_r|line1[634] ; bar_y[3]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.938     ;
; 14.128 ; buffer11:delayer_r|line1[634] ; bar_y[1]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.938     ;
; 14.128 ; buffer11:delayer_r|line1[634] ; bar_y[2]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.938     ;
; 14.128 ; buffer11:delayer_r|line1[634] ; bar_y[7]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.938     ;
; 14.128 ; buffer11:delayer_r|line1[634] ; bar_y[8]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.938     ;
; 14.128 ; buffer11:delayer_r|line1[634] ; bar_y[10]                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.938     ;
; 14.128 ; buffer11:delayer_r|line1[634] ; bar_y[9]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.938     ;
; 14.128 ; buffer11:delayer_g|line1[632] ; block_wall_found_sum[6]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.946     ;
; 14.128 ; buffer11:delayer_g|line1[632] ; block_wall_found_sum[7]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.946     ;
; 14.129 ; buffer11:delayer_g|line1[632] ; block_wall_found_sum[12]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.945     ;
; 14.129 ; buffer11:delayer_g|line1[632] ; block_wall_found_sum[11]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.945     ;
; 14.129 ; buffer11:delayer_g|line1[629] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 22.940     ;
; 14.130 ; buffer11:delayer_g|line1[635] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 22.940     ;
; 14.131 ; buffer11:delayer_g|line1[632] ; block_wall_found_sum[5]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.943     ;
; 14.132 ; buffer11:delayer_g|line1[632] ; block_wall_found_sum[10]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.942     ;
; 14.132 ; buffer11:delayer_g|line1[632] ; block_wall_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.942     ;
; 14.134 ; buffer11:delayer_g|line1[632] ; block_wall_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.940     ;
; 14.135 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[13]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.005     ; 22.937     ;
; 14.136 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.005     ; 22.936     ;
; 14.137 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[6]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.005     ; 22.935     ;
; 14.137 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[7]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.005     ; 22.935     ;
; 14.138 ; buffer11:delayer_g|line1[632] ; block_wall_found_sum[4]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.936     ;
; 14.138 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[12]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.005     ; 22.934     ;
; 14.138 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[11]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.005     ; 22.934     ;
; 14.139 ; buffer11:delayer_g|line1[632] ; block_wall_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.935     ;
; 14.140 ; buffer11:delayer_g|line1[631] ; pipe_corner_found_sum[15] ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 22.929     ;
; 14.140 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[5]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.005     ; 22.932     ;
; 14.141 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[10]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.005     ; 22.931     ;
; 14.141 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.005     ; 22.931     ;
; 14.143 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.005     ; 22.929     ;
; 14.147 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[4]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.005     ; 22.925     ;
; 14.148 ; buffer11:delayer_g|line1[631] ; block_wall_found_sum[13]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.926     ;
; 14.148 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.005     ; 22.924     ;
; 14.149 ; buffer11:delayer_g|line1[631] ; block_wall_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.925     ;
; 14.150 ; buffer11:delayer_g|line1[631] ; block_wall_found_sum[6]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.924     ;
; 14.150 ; buffer11:delayer_g|line1[631] ; block_wall_found_sum[7]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.924     ;
; 14.151 ; buffer11:delayer_g|line1[631] ; block_wall_found_sum[12]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.923     ;
; 14.151 ; buffer11:delayer_g|line1[631] ; block_wall_found_sum[11]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.923     ;
; 14.153 ; buffer11:delayer_g|line1[631] ; block_wall_found_sum[5]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.921     ;
; 14.154 ; buffer11:delayer_g|line1[631] ; block_wall_found_sum[10]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.920     ;
; 14.154 ; buffer11:delayer_g|line1[631] ; block_wall_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.920     ;
; 14.156 ; buffer11:delayer_g|line1[631] ; block_wall_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.918     ;
; 14.160 ; buffer11:delayer_g|line1[631] ; block_wall_found_sum[4]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.914     ;
; 14.161 ; buffer11:delayer_g|line1[631] ; block_wall_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.913     ;
; 14.165 ; buffer11:delayer_g|line3[635] ; block_wall_found_sum[3]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.909     ;
; 14.166 ; buffer11:delayer_g|line3[635] ; block_wall_found_sum[2]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.908     ;
; 14.168 ; buffer11:delayer_g|line3[635] ; block_wall_found_sum[1]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 22.906     ;
; 14.179 ; buffer11:delayer_g|line1[629] ; block_wall_found_sum[3]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 22.897     ;
; 14.179 ; buffer11:delayer_r|line1[632] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.013     ; 22.885     ;
; 14.180 ; buffer11:delayer_g|line1[629] ; block_wall_found_sum[2]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 22.896     ;
; 14.182 ; buffer11:delayer_g|line1[629] ; block_wall_found_sum[1]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 22.894     ;
; 14.186 ; buffer11:delayer_r|line1[635] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.880     ;
; 14.190 ; buffer11:delayer_r|line1[635] ; bar_y[0]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.876     ;
; 14.190 ; buffer11:delayer_r|line1[635] ; bar_y[5]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.876     ;
; 14.190 ; buffer11:delayer_r|line1[635] ; bar_y[3]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.876     ;
; 14.190 ; buffer11:delayer_r|line1[635] ; bar_y[1]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.876     ;
; 14.190 ; buffer11:delayer_r|line1[635] ; bar_y[2]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.876     ;
; 14.190 ; buffer11:delayer_r|line1[635] ; bar_y[7]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.876     ;
; 14.190 ; buffer11:delayer_r|line1[635] ; bar_y[8]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.876     ;
; 14.190 ; buffer11:delayer_r|line1[635] ; bar_y[10]                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.876     ;
; 14.190 ; buffer11:delayer_r|line1[635] ; bar_y[9]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 22.876     ;
; 14.204 ; buffer11:delayer_g|line1[632] ; pipe_corner_found_sum[14] ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 22.865     ;
; 14.210 ; buffer11:delayer_g|line1[632] ; lowest_brick_y[1]         ; OSC_27       ; OSC_27      ; 37.037       ; -0.006     ; 22.861     ;
+--------+-------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.783 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.385     ; 16.909     ;
; 19.971 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.363     ; 16.743     ;
; 20.228 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.363     ; 16.486     ;
; 20.354 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.363     ; 16.360     ;
; 20.451 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.363     ; 16.263     ;
; 20.502 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.363     ; 16.212     ;
; 20.544 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.169      ; 16.702     ;
; 20.548 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.169      ; 16.698     ;
; 20.638 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.006      ; 16.445     ;
; 20.640 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.162      ; 16.599     ;
; 20.643 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.162      ; 16.596     ;
; 20.643 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.162      ; 16.596     ;
; 20.643 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.162      ; 16.596     ;
; 20.647 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.162      ; 16.592     ;
; 20.732 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.191      ; 16.536     ;
; 20.736 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.191      ; 16.532     ;
; 20.826 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.028      ; 16.279     ;
; 20.828 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 16.433     ;
; 20.831 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 16.430     ;
; 20.831 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 16.430     ;
; 20.831 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 16.430     ;
; 20.835 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 16.426     ;
; 20.989 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.191      ; 16.279     ;
; 20.993 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.191      ; 16.275     ;
; 21.083 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.028      ; 16.022     ;
; 21.085 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 16.176     ;
; 21.088 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 16.173     ;
; 21.088 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 16.173     ;
; 21.088 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 16.173     ;
; 21.092 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 16.169     ;
; 21.115 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.191      ; 16.153     ;
; 21.119 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.191      ; 16.149     ;
; 21.209 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.028      ; 15.896     ;
; 21.211 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 16.050     ;
; 21.212 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.191      ; 16.056     ;
; 21.214 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 16.047     ;
; 21.214 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 16.047     ;
; 21.214 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 16.047     ;
; 21.216 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.191      ; 16.052     ;
; 21.218 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 16.043     ;
; 21.263 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.191      ; 16.005     ;
; 21.267 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.191      ; 16.001     ;
; 21.306 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.028      ; 15.799     ;
; 21.308 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 15.953     ;
; 21.311 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 15.950     ;
; 21.311 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 15.950     ;
; 21.311 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 15.950     ;
; 21.315 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 15.946     ;
; 21.357 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.028      ; 15.748     ;
; 21.359 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 15.902     ;
; 21.362 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 15.899     ;
; 21.362 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 15.899     ;
; 21.362 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 15.899     ;
; 21.366 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.184      ; 15.895     ;
; 23.040 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.015     ; 14.022     ;
; 23.801 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.539      ; 13.815     ;
; 23.805 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.539      ; 13.811     ;
; 23.895 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 13.558     ;
; 23.897 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.532      ; 13.712     ;
; 23.900 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.532      ; 13.709     ;
; 23.900 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.532      ; 13.709     ;
; 23.900 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.532      ; 13.709     ;
; 23.904 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.532      ; 13.705     ;
; 25.334 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.459     ; 11.284     ;
; 26.095 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.095      ; 11.077     ;
; 26.099 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.095      ; 11.073     ;
; 26.189 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.068     ; 10.820     ;
; 26.191 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.088      ; 10.974     ;
; 26.194 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.088      ; 10.971     ;
; 26.194 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.088      ; 10.971     ;
; 26.194 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.088      ; 10.971     ;
; 26.198 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.088      ; 10.967     ;
; 27.185 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.024     ; 9.868      ;
; 27.259 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.024     ; 9.794      ;
; 27.334 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 9.743      ;
; 27.390 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.024     ; 9.663      ;
; 27.440 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 9.637      ;
; 27.477 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 9.600      ;
; 27.541 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.024     ; 9.512      ;
; 27.591 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 9.486      ;
; 27.593 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 9.484      ;
; 27.610 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.024     ; 9.443      ;
; 27.623 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.370      ; 9.824      ;
; 27.665 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 9.412      ;
; 27.667 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 9.410      ;
; 27.689 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.024     ; 9.364      ;
; 27.740 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.024      ; 9.361      ;
; 27.742 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.024      ; 9.359      ;
; 27.793 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.024     ; 9.260      ;
; 27.796 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 9.281      ;
; 27.798 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 9.279      ;
; 27.846 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.024      ; 9.255      ;
; 27.848 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.024      ; 9.253      ;
; 27.883 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.024      ; 9.218      ;
; 27.885 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.024      ; 9.216      ;
; 27.914 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 9.163      ;
; 27.947 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 9.130      ;
; 27.949 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 9.128      ;
; 28.016 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 9.061      ;
; 28.018 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 9.059      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 49.562 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.181      ;
; 49.562 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.181      ;
; 49.562 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.181      ;
; 49.562 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.181      ;
; 49.562 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.181      ;
; 49.562 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.181      ;
; 49.562 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.181      ;
; 49.562 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.181      ;
; 49.562 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.181      ;
; 49.623 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.120      ;
; 49.623 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.120      ;
; 49.623 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.120      ;
; 49.623 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.120      ;
; 49.623 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.120      ;
; 49.623 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.120      ;
; 49.623 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.120      ;
; 49.623 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.120      ;
; 49.623 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.120      ;
; 49.870 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.873      ;
; 49.880 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.863      ;
; 49.880 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.863      ;
; 49.880 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.863      ;
; 49.880 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.863      ;
; 49.880 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.863      ;
; 49.880 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.863      ;
; 49.880 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.863      ;
; 49.880 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.863      ;
; 49.880 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.863      ;
; 49.931 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.812      ;
; 50.049 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.694      ;
; 50.049 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.694      ;
; 50.049 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.694      ;
; 50.049 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.694      ;
; 50.049 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.694      ;
; 50.049 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.694      ;
; 50.049 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.694      ;
; 50.049 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.694      ;
; 50.049 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.694      ;
; 50.188 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.555      ;
; 50.357 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.386      ;
; 50.869 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.874      ;
; 50.869 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.874      ;
; 50.869 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.874      ;
; 50.869 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.874      ;
; 50.869 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.874      ;
; 50.869 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.874      ;
; 50.869 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.874      ;
; 50.869 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.874      ;
; 50.869 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.874      ;
; 51.053 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.690      ;
; 51.053 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.690      ;
; 51.053 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.690      ;
; 51.053 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.690      ;
; 51.053 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.690      ;
; 51.053 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.690      ;
; 51.053 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.690      ;
; 51.053 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.690      ;
; 51.053 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.690      ;
; 51.177 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.566      ;
; 51.309 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.434      ;
; 51.309 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.434      ;
; 51.309 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.434      ;
; 51.309 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.434      ;
; 51.309 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.434      ;
; 51.309 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.434      ;
; 51.309 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.434      ;
; 51.309 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.434      ;
; 51.309 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.434      ;
; 51.361 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.382      ;
; 51.364 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.379      ;
; 51.364 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.379      ;
; 51.364 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.379      ;
; 51.364 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.379      ;
; 51.364 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.379      ;
; 51.364 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.379      ;
; 51.364 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.379      ;
; 51.364 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.379      ;
; 51.364 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.379      ;
; 51.617 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.126      ;
; 51.672 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.071      ;
; 51.788 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.955      ;
; 51.788 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.955      ;
; 51.788 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.955      ;
; 51.788 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.955      ;
; 51.788 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.955      ;
; 51.788 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.955      ;
; 51.788 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.955      ;
; 51.788 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.955      ;
; 51.788 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.955      ;
; 52.096 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.647      ;
; 52.206 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.537      ;
; 52.242 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.501      ;
; 52.244 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.499      ;
; 52.245 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.498      ;
; 52.292 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.451      ;
; 52.665 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.078      ;
; 52.671 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.072      ;
; 52.683 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.060      ;
; 52.683 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.060      ;
; 52.938 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.805      ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; brick_edge_found_sum[0]                                                                                                                                        ; brick_edge_found_sum[0]                                                                                                                                        ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; det_set                                                                                                                                                        ; det_set                                                                                                                                                        ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; jump_flag_ctrl                                                                                                                                                 ; jump_flag_ctrl                                                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; counter_jump[0]                                                                                                                                                ; counter_jump[0]                                                                                                                                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; BTN_a                                                                                                                                                          ; BTN_a                                                                                                                                                          ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.739 ; YCbCr2RGB:u8|Z_OUT[0]                                                                                                                                          ; YCbCr2RGB:u8|oBlue[0]                                                                                                                                          ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.045      ;
; 0.740 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.046      ;
; 0.741 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.047      ;
; 0.743 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; buffer11:delayer_goomba|line5[630]                                                                                                                             ; buffer11:delayer_goomba|line5[631]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.050      ;
; 0.746 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.052      ;
; 0.749 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.055      ;
; 0.755 ; buffer11:delayer_goomba|line2[638]                                                                                                                             ; buffer11:delayer_goomba|line2[639]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.061      ;
; 0.757 ; buffer11:delayer_goomba|line3[634]                                                                                                                             ; buffer11:delayer_goomba|line3[635]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.063      ;
; 0.757 ; buffer11:delayer_b|line1[635]                                                                                                                                  ; buffer11:delayer_b|line1[636]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.063      ;
; 0.759 ; buffer11:delayer_goomba|line1[634]                                                                                                                             ; buffer11:delayer_goomba|line1[635]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.065      ;
; 0.760 ; buffer11:delayer_goomba|line11[632]                                                                                                                            ; buffer11:delayer_goomba|line11[633]                                                                                                                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.066      ;
; 0.761 ; buffer11:delayer_goomba|line9[638]                                                                                                                             ; buffer11:delayer_goomba|line9[639]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.067      ;
; 0.761 ; buffer11:delayer_goomba|line7[633]                                                                                                                             ; buffer11:delayer_goomba|line7[634]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.067      ;
; 0.762 ; buffer11:delayer_goomba|line7[631]                                                                                                                             ; buffer11:delayer_goomba|line7[632]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.068      ;
; 0.762 ; buffer11:delayer_b|line9[631]                                                                                                                                  ; buffer11:delayer_b|line9[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.068      ;
; 0.762 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.068      ;
; 0.763 ; buffer11:delayer_goomba|line1[630]                                                                                                                             ; buffer11:delayer_goomba|line1[631]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.069      ;
; 0.763 ; buffer11:delayer_b|line9[630]                                                                                                                                  ; buffer11:delayer_b|line9[631]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.069      ;
; 0.764 ; buffer11:delayer_b|line5[629]                                                                                                                                  ; buffer11:delayer_b|line5[630]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.070      ;
; 0.765 ; buffer11:delayer_goomba|line5[631]                                                                                                                             ; buffer11:delayer_goomba|line5[632]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.071      ;
; 0.767 ; buffer11:delayer_goomba|line10[629]                                                                                                                            ; buffer11:delayer_goomba|line10[630]                                                                                                                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.073      ;
; 0.767 ; buffer11:delayer_b|line9[634]                                                                                                                                  ; buffer11:delayer_b|line9[635]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.073      ;
; 0.768 ; buffer11:delayer_goomba|line2[630]                                                                                                                             ; buffer11:delayer_goomba|line2[631]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.074      ;
; 0.769 ; buffer11:delayer_g|line3[631]                                                                                                                                  ; buffer11:delayer_g|line3[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.075      ;
; 0.769 ; buffer11:delayer_r|line1[634]                                                                                                                                  ; buffer11:delayer_r|line1[635]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.075      ;
; 0.771 ; buffer11:delayer_goomba|line6[629]                                                                                                                             ; buffer11:delayer_goomba|line6[630]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.077      ;
; 0.771 ; buffer11:delayer_b|line2[636]                                                                                                                                  ; buffer11:delayer_b|line2[637]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.077      ;
; 0.772 ; buffer11:delayer_b|line7[633]                                                                                                                                  ; buffer11:delayer_b|line7[634]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.078      ;
; 0.773 ; buffer11:delayer_goomba|line1[629]                                                                                                                             ; buffer11:delayer_goomba|line1[630]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.079      ;
; 0.773 ; buffer11:delayer_b|line7[631]                                                                                                                                  ; buffer11:delayer_b|line7[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.079      ;
; 0.774 ; buffer11:delayer_r|line9[630]                                                                                                                                  ; buffer11:delayer_r|line9[631]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.080      ;
; 0.775 ; buffer11:delayer_goomba|line9[635]                                                                                                                             ; buffer11:delayer_goomba|line9[636]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.081      ;
; 0.775 ; buffer11:delayer_b|line5[631]                                                                                                                                  ; buffer11:delayer_b|line5[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.081      ;
; 0.775 ; buffer11:delayer_b|line1[629]                                                                                                                                  ; buffer11:delayer_b|line1[630]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.081      ;
; 0.776 ; buffer11:delayer_goomba|line9[629]                                                                                                                             ; buffer11:delayer_goomba|line9[630]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.082      ;
; 0.776 ; buffer11:delayer_goomba|line6[636]                                                                                                                             ; buffer11:delayer_goomba|line6[637]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.082      ;
; 0.776 ; buffer11:delayer_goomba|line6[635]                                                                                                                             ; buffer11:delayer_goomba|line6[636]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.082      ;
; 0.777 ; buffer11:delayer_goomba|line7[629]                                                                                                                             ; buffer11:delayer_goomba|line7[630]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.083      ;
; 0.777 ; buffer11:delayer_goomba|line3[637]                                                                                                                             ; buffer11:delayer_goomba|line3[638]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.083      ;
; 0.777 ; buffer11:delayer_goomba|line5[635]                                                                                                                             ; buffer11:delayer_goomba|line5[636]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.083      ;
; 0.777 ; buffer11:delayer_goomba|line2[636]                                                                                                                             ; buffer11:delayer_goomba|line2[637]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.083      ;
; 0.778 ; buffer11:delayer_r|line3[637]                                                                                                                                  ; buffer11:delayer_r|line3[638]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.084      ;
; 0.778 ; buffer11:delayer_b|line7[632]                                                                                                                                  ; buffer11:delayer_b|line7[633]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.084      ;
; 0.779 ; buffer11:delayer_goomba|line6[637]                                                                                                                             ; buffer11:delayer_goomba|line6[638]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.085      ;
; 0.780 ; buffer11:delayer_r|line9[633]                                                                                                                                  ; buffer11:delayer_r|line9[634]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.086      ;
; 0.781 ; buffer11:delayer_goomba|line9[634]                                                                                                                             ; buffer11:delayer_goomba|line9[635]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.087      ;
; 0.781 ; buffer11:delayer_g|line8[631]                                                                                                                                  ; buffer11:delayer_g|line8[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.087      ;
; 0.782 ; buffer11:delayer_goomba|line4[637]                                                                                                                             ; buffer11:delayer_goomba|line4[638]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.088      ;
; 0.783 ; buffer11:delayer_goomba|line10[637]                                                                                                                            ; buffer11:delayer_goomba|line10[638]                                                                                                                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.089      ;
; 0.783 ; buffer11:delayer_goomba|line9[633]                                                                                                                             ; buffer11:delayer_goomba|line9[634]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.089      ;
; 0.783 ; buffer11:delayer_b|line11[629]                                                                                                                                 ; buffer11:delayer_b|line11[630]                                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.089      ;
; 0.783 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.089      ;
; 0.784 ; buffer11:delayer_goomba|line10[638]                                                                                                                            ; buffer11:delayer_goomba|line10[639]                                                                                                                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.090      ;
; 0.784 ; buffer11:delayer_goomba|line7[636]                                                                                                                             ; buffer11:delayer_goomba|line7[637]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.090      ;
; 0.784 ; buffer11:delayer_goomba|line3[629]                                                                                                                             ; buffer11:delayer_goomba|line3[630]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.090      ;
; 0.786 ; buffer11:delayer_goomba|line7[635]                                                                                                                             ; buffer11:delayer_goomba|line7[636]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.092      ;
; 0.787 ; buffer11:delayer_goomba|line9[631]                                                                                                                             ; buffer11:delayer_goomba|line9[632]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.093      ;
; 0.787 ; buffer11:delayer_g|line8[630]                                                                                                                                  ; buffer11:delayer_g|line8[631]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.093      ;
; 0.787 ; buffer11:delayer_r|line10[634]                                                                                                                                 ; buffer11:delayer_r|line10[635]                                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.093      ;
; 0.787 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.093      ;
; 0.788 ; buffer11:delayer_r|line9[631]                                                                                                                                  ; buffer11:delayer_r|line9[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.094      ;
; 0.788 ; buffer11:delayer_b|line6[634]                                                                                                                                  ; buffer11:delayer_b|line6[635]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.094      ;
; 0.789 ; buffer11:delayer_b|line8[631]                                                                                                                                  ; buffer11:delayer_b|line8[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.095      ;
; 0.791 ; buffer11:delayer_b|line10[636]                                                                                                                                 ; buffer11:delayer_b|line10[637]                                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.097      ;
; 0.791 ; buffer11:delayer_b|line5[633]                                                                                                                                  ; buffer11:delayer_b|line5[634]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.097      ;
; 0.792 ; buffer11:delayer_b|line8[635]                                                                                                                                  ; buffer11:delayer_b|line8[636]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.098      ;
; 0.792 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.098      ;
; 0.793 ; buffer11:delayer_r|line6[637]                                                                                                                                  ; buffer11:delayer_r|line6[638]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.099      ;
; 0.795 ; buffer11:delayer_r|line2[630]                                                                                                                                  ; buffer11:delayer_r|line2[631]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.101      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'OSC_50'                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; 0.499 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.304     ; 0.805      ;
; 0.499 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.304     ; 0.805      ;
; 0.499 ; Reset_Delay:u3|oRST_2             ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Reset_Delay:u3|oRST_1             ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; seconds_thousands[0]              ; seconds_thousands[0]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; seconds_thousands[1]              ; seconds_thousands[1]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; seconds_thousands[2]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; seconds_thousands[3]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.744 ; counter_ones[26]                  ; counter_ones[26]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.050      ;
; 0.753 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.059      ;
; 0.776 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.082      ;
; 0.798 ; seconds_hundreds[3]               ; seconds_hundreds[3]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.104      ;
; 0.802 ; seconds_thousands[1]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.108      ;
; 0.819 ; seconds_thousands[0]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.125      ;
; 0.823 ; seconds_ones[3]                   ; seconds_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.129      ;
; 0.823 ; seconds_thousands[0]              ; seconds_thousands[1]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.129      ;
; 1.069 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.375      ;
; 1.070 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|oRST_0             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.376      ;
; 1.070 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.376      ;
; 1.159 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.465      ;
; 1.166 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.473      ;
; 1.168 ; counter_ones[24]                  ; counter_ones[24]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.474      ;
; 1.168 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.474      ;
; 1.173 ; counter_ones[10]                  ; counter_ones[10]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.479      ;
; 1.176 ; counter_ones[8]                   ; counter_ones[8]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; counter_ones[1]                   ; counter_ones[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; counter_ones[4]                   ; counter_ones[4]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; counter_ones[11]                  ; counter_ones[11]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.181 ; counter_ones[6]                   ; counter_ones[6]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.487      ;
; 1.182 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.488      ;
; 1.183 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.489      ;
; 1.185 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.491      ;
; 1.186 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.492      ;
; 1.187 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.493      ;
; 1.187 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.493      ;
; 1.199 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.505      ;
; 1.218 ; seconds_hundreds[0]               ; seconds_hundreds[0]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.524      ;
; 1.222 ; seconds_ones[1]                   ; seconds_ones[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.528      ;
; 1.223 ; seconds_hundreds[2]               ; seconds_hundreds[2]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.529      ;
; 1.223 ; seconds_hundreds[1]               ; seconds_hundreds[1]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.529      ;
; 1.225 ; counter_ones[9]                   ; counter_ones[9]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; counter_ones[18]                  ; counter_ones[18]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; counter_ones[2]                   ; counter_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; counter_ones[3]                   ; counter_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; counter_ones[16]                  ; counter_ones[16]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.229 ; counter_ones[0]                   ; counter_ones[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.535      ;
; 1.229 ; counter_ones[5]                   ; counter_ones[5]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.535      ;
; 1.229 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.535      ;
; 1.233 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.541      ;
; 1.235 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.541      ;
; 1.236 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.542      ;
; 1.243 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.549      ;
; 1.246 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.552      ;
; 1.260 ; seconds_tens[2]                   ; seconds_tens[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.566      ;
; 1.263 ; seconds_tens[0]                   ; seconds_tens[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.569      ;
; 1.270 ; seconds_thousands[2]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.576      ;
; 1.280 ; seconds_thousands[1]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.586      ;
; 1.302 ; seconds_tens[1]                   ; seconds_tens[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.608      ;
; 1.308 ; seconds_ones[2]                   ; seconds_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.614      ;
; 1.308 ; seconds_tens[3]                   ; seconds_tens[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.614      ;
; 1.313 ; seconds_ones[0]                   ; seconds_ones[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.619      ;
; 1.637 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.943      ;
; 1.645 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.951      ;
; 1.646 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.952      ;
; 1.652 ; counter_ones[10]                  ; counter_ones[11]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.958      ;
; 1.655 ; counter_ones[7]                   ; counter_ones[8]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; counter_ones[8]                   ; counter_ones[9]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; counter_ones[1]                   ; counter_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.661 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.967      ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                  ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                    ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                     ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                    ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                      ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mWR                                                                                                                           ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Read_OTERM37                                                                                                                  ; Sdram_Control_4Port:u6|Read_OTERM37                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                         ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                          ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                      ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                        ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mRD                                                                                                                           ; Sdram_Control_4Port:u6|mRD                                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                            ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                    ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                     ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                   ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                       ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                            ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                      ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                      ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                     ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                      ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                        ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                      ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.738 ; Sdram_Control_4Port:u6|command:command1|SA[11]                                                                                                       ; Sdram_Control_4Port:u6|SA[11]                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.044      ;
; 0.739 ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.045      ;
; 0.741 ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.048      ;
; 0.744 ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                       ; Sdram_Control_4Port:u6|SA[10]                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.050      ;
; 0.747 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.053      ;
; 0.749 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM11 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM11 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.056      ;
; 0.753 ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                          ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.060      ;
; 0.755 ; Sdram_Control_4Port:u6|Pre_RD                                                                                                                        ; Sdram_Control_4Port:u6|Write_OTERM49                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.061      ;
; 0.757 ; Sdram_Control_4Port:u6|Read_OTERM39                                                                                                                  ; Sdram_Control_4Port:u6|Read_OTERM37                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.063      ;
; 0.759 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                            ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.065      ;
; 0.760 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                            ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.066      ;
; 0.763 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.069      ;
; 0.766 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                          ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.072      ;
; 0.769 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.075      ;
; 0.779 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.085      ;
; 0.793 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.099      ;
; 0.796 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.102      ;
; 0.866 ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                      ; Sdram_Control_4Port:u6|CS_N[0]                                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.172      ;
; 0.901 ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.207      ;
; 0.908 ; Sdram_Control_4Port:u6|command:command1|SA[5]                                                                                                        ; Sdram_Control_4Port:u6|SA[5]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.214      ;
; 0.911 ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                        ; Sdram_Control_4Port:u6|SA[0]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.217      ;
; 0.916 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2        ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.222      ;
; 0.917 ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                             ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.223      ;
; 0.918 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM1                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.224      ;
; 0.927 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.233      ;
; 0.928 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM3                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.234      ;
; 0.938 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.244      ;
; 0.939 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM11                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.245      ;
; 0.947 ; Sdram_Control_4Port:u6|mDATAOUT[6]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.118      ; 1.332      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.499 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.754 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.060      ;
; 0.754 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.060      ;
; 0.759 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.065      ;
; 0.766 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.072      ;
; 0.772 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.078      ;
; 1.145 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.451      ;
; 1.173 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.479      ;
; 1.176 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.483      ;
; 1.182 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.488      ;
; 1.192 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.498      ;
; 1.193 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.499      ;
; 1.195 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.501      ;
; 1.231 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.537      ;
; 1.231 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.537      ;
; 1.233 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.540      ;
; 1.341 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.647      ;
; 1.649 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.955      ;
; 1.649 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.955      ;
; 1.649 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.955      ;
; 1.649 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.955      ;
; 1.649 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.955      ;
; 1.649 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.955      ;
; 1.649 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.955      ;
; 1.649 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.955      ;
; 1.655 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.962      ;
; 1.661 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.967      ;
; 1.707 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.013      ;
; 1.713 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.019      ;
; 1.714 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.020      ;
; 1.714 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.020      ;
; 1.741 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.048      ;
; 1.762 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.068      ;
; 1.765 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.071      ;
; 1.799 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.105      ;
; 1.800 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.106      ;
; 1.800 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.106      ;
; 1.820 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.126      ;
; 1.827 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.133      ;
; 1.828 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.134      ;
; 1.848 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.154      ;
; 1.885 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.191      ;
; 1.886 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.192      ;
; 1.897 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.203      ;
; 1.913 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.219      ;
; 1.934 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.240      ;
; 1.971 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.277      ;
; 1.972 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.278      ;
; 1.983 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.289      ;
; 1.999 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.305      ;
; 2.020 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.326      ;
; 2.057 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.363      ;
; 2.069 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.375      ;
; 2.073 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.379      ;
; 2.073 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.379      ;
; 2.073 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.379      ;
; 2.073 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.379      ;
; 2.073 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.379      ;
; 2.073 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.379      ;
; 2.073 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.379      ;
; 2.076 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.382      ;
; 2.106 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.412      ;
; 2.128 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.434      ;
; 2.128 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.434      ;
; 2.128 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.434      ;
; 2.128 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.434      ;
; 2.128 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.434      ;
; 2.128 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.434      ;
; 2.143 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.449      ;
; 2.155 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.461      ;
; 2.192 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.498      ;
; 2.241 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.547      ;
; 2.260 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.566      ;
; 2.278 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.584      ;
; 2.327 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.633      ;
; 2.384 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.690      ;
; 2.384 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.690      ;
; 2.384 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.690      ;
; 2.384 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.690      ;
; 2.384 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.690      ;
; 2.413 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.719      ;
; 2.568 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.874      ;
; 2.568 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.874      ;
; 2.568 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.874      ;
; 2.568 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.874      ;
; 3.080 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.386      ;
; 3.249 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.555      ;
; 3.506 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.812      ;
; 3.557 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.863      ;
; 3.567 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.873      ;
; 3.814 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 4.120      ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.735 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.041      ;
; 0.748 ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.054      ;
; 0.750 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[8]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.056      ;
; 0.752 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.058      ;
; 0.758 ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; ITU_656_Decoder:u4|Window[23]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.064      ;
; 0.760 ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; ITU_656_Decoder:u4|Window[22]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.066      ;
; 0.833 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.360      ; 1.499      ;
; 0.893 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.199      ;
; 0.899 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.205      ;
; 0.909 ; ITU_656_Decoder:u4|Window[0]                                                                                                                                    ; ITU_656_Decoder:u4|Window[8]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.215      ;
; 0.910 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[3]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.216      ;
; 0.918 ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; ITU_656_Decoder:u4|Window[20]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.224      ;
; 0.920 ; ITU_656_Decoder:u4|Window[13]                                                                                                                                   ; ITU_656_Decoder:u4|Window[21]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.226      ;
; 0.942 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[4]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.248      ;
; 0.963 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.001     ; 1.268      ;
; 1.042 ; ITU_656_Decoder:u4|Window[5]                                                                                                                                    ; ITU_656_Decoder:u4|Window[13]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.023      ; 1.371      ;
; 1.043 ; ITU_656_Decoder:u4|Window[6]                                                                                                                                    ; ITU_656_Decoder:u4|Window[14]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.023      ; 1.372      ;
; 1.050 ; ITU_656_Decoder:u4|Window[7]                                                                                                                                    ; ITU_656_Decoder:u4|Window[15]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.023      ; 1.379      ;
; 1.065 ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                    ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.371      ;
; 1.105 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.049     ; 1.362      ;
; 1.149 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.049      ; 1.504      ;
; 1.174 ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.480      ;
; 1.180 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.486      ;
; 1.182 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.001     ; 1.487      ;
; 1.185 ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.491      ;
; 1.187 ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.493      ;
; 1.187 ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.493      ;
; 1.189 ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.495      ;
; 1.190 ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.496      ;
; 1.193 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.499      ;
; 1.204 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.510      ;
; 1.208 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.514      ;
; 1.208 ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.514      ;
; 1.209 ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.515      ;
; 1.214 ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.520      ;
; 1.215 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.521      ;
; 1.219 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[2]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.525      ;
; 1.234 ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.541      ;
; 1.236 ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.542      ;
; 1.237 ; ITU_656_Decoder:u4|Window[2]                                                                                                                                    ; ITU_656_Decoder:u4|Window[10]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.022     ; 1.521      ;
; 1.245 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.551      ;
; 1.246 ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.552      ;
; 1.251 ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.557      ;
; 1.253 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.559      ;
; 1.258 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.564      ;
; 1.259 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.565      ;
; 1.261 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.567      ;
; 1.261 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.001     ; 1.566      ;
; 1.319 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.084     ; 1.541      ;
; 1.364 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.079      ; 1.749      ;
; 1.389 ; ITU_656_Decoder:u4|YCbCr[8]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.188      ; 2.844      ;
; 1.410 ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.188      ; 2.865      ;
; 1.432 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.214      ; 2.913      ;
; 1.477 ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.016     ; 1.767      ;
; 1.486 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.190      ; 2.943      ;
; 1.489 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.190      ; 2.946      ;
; 1.530 ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.836      ;
; 1.535 ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.032      ; 2.834      ;
; 1.535 ; ITU_656_Decoder:u4|YCbCr[12]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.000      ; 2.802      ;
; 1.546 ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.032      ; 2.845      ;
; 1.558 ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.025      ; 2.850      ;
; 1.558 ; ITU_656_Decoder:u4|Window[3]                                                                                                                                    ; ITU_656_Decoder:u4|Window[11]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.864      ;
; 1.558 ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; ITU_656_Decoder:u4|Window[18]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.348     ; 1.516      ;
; 1.560 ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.032      ; 2.859      ;
; 1.562 ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.032      ; 2.861      ;
; 1.563 ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.025      ; 2.855      ;
; 1.565 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Window[9]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.871      ;
; 1.578 ; ITU_656_Decoder:u4|YCbCr[15]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.000      ; 2.845      ;
; 1.582 ; ITU_656_Decoder:u4|YCbCr[13]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.000      ; 2.849      ;
; 1.583 ; ITU_656_Decoder:u4|YCbCr[9]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.993      ; 2.843      ;
; 1.583 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cr[1]                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.935      ; 2.824      ;
; 1.583 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cr[2]                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.935      ; 2.824      ;
; 1.583 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cr[3]                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.935      ; 2.824      ;
; 1.583 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cr[4]                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.935      ; 2.824      ;
; 1.583 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cr[5]                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.935      ; 2.824      ;
; 1.583 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cr[6]                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.935      ; 2.824      ;
; 1.583 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cr[7]                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.935      ; 2.824      ;
; 1.584 ; ITU_656_Decoder:u4|YCbCr[14]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.000      ; 2.851      ;
; 1.598 ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.032      ; 2.897      ;
; 1.610 ; ITU_656_Decoder:u4|YCbCr[11]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.993      ; 2.870      ;
; 1.649 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.011      ; 1.966      ;
; 1.653 ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.959      ;
; 1.658 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[6]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.024     ; 1.940      ;
; 1.664 ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.970      ;
; 1.666 ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.972      ;
; 1.668 ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.974      ;
; 1.669 ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.975      ;
; 1.687 ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.993      ;
; 1.691 ; ITU_656_Decoder:u4|Cb[4]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.775     ; 1.222      ;
; 1.692 ; ITU_656_Decoder:u4|Cb[5]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.775     ; 1.223      ;
; 1.693 ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.999      ;
; 1.694 ; ITU_656_Decoder:u4|Cb[2]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.775     ; 1.225      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                              ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 2.325 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.008     ; 2.337      ;
; 2.325 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.008     ; 2.337      ;
; 2.714 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.956      ;
; 2.714 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.956      ;
; 2.714 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.956      ;
; 2.714 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.956      ;
; 2.714 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.956      ;
; 2.714 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.956      ;
; 2.714 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.956      ;
; 2.714 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.956      ;
; 2.726 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.945      ;
; 2.726 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.945      ;
; 2.726 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.945      ;
; 2.726 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.945      ;
; 2.726 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.945      ;
; 2.726 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.945      ;
; 2.726 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.945      ;
; 2.726 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.945      ;
; 2.814 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.855      ;
; 2.814 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.855      ;
; 2.814 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.855      ;
; 2.814 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.855      ;
; 2.814 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM5  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.855      ;
; 2.814 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM3  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.855      ;
; 2.814 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM1  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.855      ;
; 2.814 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM7  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.855      ;
; 2.814 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.855      ;
; 2.814 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM11 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.855      ;
; 2.814 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.855      ;
; 3.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.637      ;
; 3.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.637      ;
; 3.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.637      ;
; 3.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.637      ;
; 3.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.637      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'OSC_27'                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.139 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; -0.010     ; 2.410      ;
; 16.139 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; -0.010     ; 2.410      ;
; 16.139 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; -0.010     ; 2.410      ;
; 16.139 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; -0.010     ; 2.410      ;
; 16.223 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 2.335      ;
; 16.223 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 2.335      ;
; 16.223 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 2.335      ;
; 16.223 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 2.335      ;
; 16.609 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.950      ;
; 16.609 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.950      ;
; 16.609 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.950      ;
; 16.609 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.950      ;
; 16.609 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.950      ;
; 16.609 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.950      ;
; 16.609 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.950      ;
; 16.609 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.950      ;
; 16.609 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.950      ;
; 16.609 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.950      ;
; 16.615 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.945      ;
; 16.615 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.945      ;
; 16.615 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.945      ;
; 16.615 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.945      ;
; 16.615 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.945      ;
; 16.910 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.649      ;
; 16.910 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.649      ;
; 16.910 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.649      ;
; 16.910 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.649      ;
; 16.910 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.649      ;
; 16.910 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.649      ;
; 16.910 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.649      ;
; 33.663 ; jump_flag_ctrl                                                                                                                   ; counter_jump[26]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.418      ;
; 33.663 ; jump_flag_ctrl                                                                                                                   ; counter_jump[22]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.418      ;
; 33.663 ; jump_flag_ctrl                                                                                                                   ; counter_jump[18]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.418      ;
; 33.663 ; jump_flag_ctrl                                                                                                                   ; counter_jump[19]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.418      ;
; 33.663 ; jump_flag_ctrl                                                                                                                   ; counter_jump[25]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.418      ;
; 33.663 ; jump_flag_ctrl                                                                                                                   ; counter_jump[24]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.418      ;
; 33.663 ; jump_flag_ctrl                                                                                                                   ; counter_jump[17]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.418      ;
; 33.663 ; jump_flag_ctrl                                                                                                                   ; counter_jump[20]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.418      ;
; 33.663 ; jump_flag_ctrl                                                                                                                   ; counter_jump[21]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.418      ;
; 33.663 ; jump_flag_ctrl                                                                                                                   ; counter_jump[16]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.418      ;
; 33.663 ; jump_flag_ctrl                                                                                                                   ; counter_jump[23]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.418      ;
; 33.663 ; jump_flag_ctrl                                                                                                                   ; counter_jump[15]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.418      ;
; 33.663 ; jump_flag_ctrl                                                                                                                   ; counter_jump[14]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.418      ;
; 34.041 ; jump_flag_ctrl                                                                                                                   ; counter_jump[7]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 3.037      ;
; 34.041 ; jump_flag_ctrl                                                                                                                   ; counter_jump[6]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 3.037      ;
; 34.041 ; jump_flag_ctrl                                                                                                                   ; counter_jump[9]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 3.037      ;
; 34.041 ; jump_flag_ctrl                                                                                                                   ; counter_jump[10]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 3.037      ;
; 34.041 ; jump_flag_ctrl                                                                                                                   ; counter_jump[5]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 3.037      ;
; 34.041 ; jump_flag_ctrl                                                                                                                   ; counter_jump[3]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 3.037      ;
; 34.041 ; jump_flag_ctrl                                                                                                                   ; counter_jump[4]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 3.037      ;
; 34.041 ; jump_flag_ctrl                                                                                                                   ; counter_jump[2]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 3.037      ;
; 34.041 ; jump_flag_ctrl                                                                                                                   ; counter_jump[1]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 3.037      ;
; 34.041 ; jump_flag_ctrl                                                                                                                   ; counter_jump[11]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 3.037      ;
; 34.041 ; jump_flag_ctrl                                                                                                                   ; counter_jump[8]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 3.037      ;
; 34.041 ; jump_flag_ctrl                                                                                                                   ; counter_jump[13]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 3.037      ;
; 34.041 ; jump_flag_ctrl                                                                                                                   ; counter_jump[12]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 3.037      ;
; 34.306 ; jump_flag_ctrl                                                                                                                   ; jump_flag_ctrl                                                                                                                               ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.771      ;
; 34.306 ; jump_flag_ctrl                                                                                                                   ; counter_jump[0]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.771      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'OSC_27'                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.465  ; jump_flag_ctrl                                                                                                                   ; jump_flag_ctrl                                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.771      ;
; 2.465  ; jump_flag_ctrl                                                                                                                   ; counter_jump[0]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.771      ;
; 2.730  ; jump_flag_ctrl                                                                                                                   ; counter_jump[7]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 3.037      ;
; 2.730  ; jump_flag_ctrl                                                                                                                   ; counter_jump[6]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 3.037      ;
; 2.730  ; jump_flag_ctrl                                                                                                                   ; counter_jump[9]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 3.037      ;
; 2.730  ; jump_flag_ctrl                                                                                                                   ; counter_jump[10]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 3.037      ;
; 2.730  ; jump_flag_ctrl                                                                                                                   ; counter_jump[5]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 3.037      ;
; 2.730  ; jump_flag_ctrl                                                                                                                   ; counter_jump[3]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 3.037      ;
; 2.730  ; jump_flag_ctrl                                                                                                                   ; counter_jump[4]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 3.037      ;
; 2.730  ; jump_flag_ctrl                                                                                                                   ; counter_jump[2]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 3.037      ;
; 2.730  ; jump_flag_ctrl                                                                                                                   ; counter_jump[1]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 3.037      ;
; 2.730  ; jump_flag_ctrl                                                                                                                   ; counter_jump[11]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 3.037      ;
; 2.730  ; jump_flag_ctrl                                                                                                                   ; counter_jump[8]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 3.037      ;
; 2.730  ; jump_flag_ctrl                                                                                                                   ; counter_jump[13]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 3.037      ;
; 2.730  ; jump_flag_ctrl                                                                                                                   ; counter_jump[12]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 3.037      ;
; 3.108  ; jump_flag_ctrl                                                                                                                   ; counter_jump[26]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.004      ; 3.418      ;
; 3.108  ; jump_flag_ctrl                                                                                                                   ; counter_jump[22]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.004      ; 3.418      ;
; 3.108  ; jump_flag_ctrl                                                                                                                   ; counter_jump[18]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.004      ; 3.418      ;
; 3.108  ; jump_flag_ctrl                                                                                                                   ; counter_jump[19]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.004      ; 3.418      ;
; 3.108  ; jump_flag_ctrl                                                                                                                   ; counter_jump[25]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.004      ; 3.418      ;
; 3.108  ; jump_flag_ctrl                                                                                                                   ; counter_jump[24]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.004      ; 3.418      ;
; 3.108  ; jump_flag_ctrl                                                                                                                   ; counter_jump[17]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.004      ; 3.418      ;
; 3.108  ; jump_flag_ctrl                                                                                                                   ; counter_jump[20]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.004      ; 3.418      ;
; 3.108  ; jump_flag_ctrl                                                                                                                   ; counter_jump[21]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.004      ; 3.418      ;
; 3.108  ; jump_flag_ctrl                                                                                                                   ; counter_jump[16]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.004      ; 3.418      ;
; 3.108  ; jump_flag_ctrl                                                                                                                   ; counter_jump[23]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.004      ; 3.418      ;
; 3.108  ; jump_flag_ctrl                                                                                                                   ; counter_jump[15]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.004      ; 3.418      ;
; 3.108  ; jump_flag_ctrl                                                                                                                   ; counter_jump[14]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.004      ; 3.418      ;
; 19.861 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.649      ;
; 19.861 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.649      ;
; 19.861 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.649      ;
; 19.861 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.649      ;
; 19.861 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.649      ;
; 19.861 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.649      ;
; 19.861 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.649      ;
; 20.156 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.945      ;
; 20.156 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.945      ;
; 20.156 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.945      ;
; 20.156 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.945      ;
; 20.156 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.945      ;
; 20.162 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.950      ;
; 20.162 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.950      ;
; 20.162 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.950      ;
; 20.162 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.950      ;
; 20.162 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.950      ;
; 20.162 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.950      ;
; 20.162 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.950      ;
; 20.162 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.950      ;
; 20.162 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.950      ;
; 20.162 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.950      ;
; 20.548 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 2.335      ;
; 20.548 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 2.335      ;
; 20.548 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 2.335      ;
; 20.548 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 2.335      ;
; 20.632 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; -0.010     ; 2.410      ;
; 20.632 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; -0.010     ; 2.410      ;
; 20.632 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; -0.010     ; 2.410      ;
; 20.632 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; -0.010     ; 2.410      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                              ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 5.960 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.637      ;
; 5.960 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.637      ;
; 5.960 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.637      ;
; 5.960 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.637      ;
; 5.960 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.637      ;
; 6.179 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.855      ;
; 6.179 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.855      ;
; 6.179 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.855      ;
; 6.179 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.855      ;
; 6.179 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM5  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.855      ;
; 6.179 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM3  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.855      ;
; 6.179 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM1  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.855      ;
; 6.179 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM7  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.855      ;
; 6.179 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.855      ;
; 6.179 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM11 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.855      ;
; 6.179 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.855      ;
; 6.267 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.945      ;
; 6.267 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.945      ;
; 6.267 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.945      ;
; 6.267 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.945      ;
; 6.267 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.945      ;
; 6.267 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.945      ;
; 6.267 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.945      ;
; 6.267 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.945      ;
; 6.279 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.956      ;
; 6.279 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.956      ;
; 6.279 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.956      ;
; 6.279 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.956      ;
; 6.279 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.956      ;
; 6.279 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.956      ;
; 6.279 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.956      ;
; 6.279 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.956      ;
; 6.668 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.008     ; 2.337      ;
; 6.668 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.008     ; 2.337      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'OSC_50'                                                                           ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[0]                   ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[0]                   ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[10]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[10]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[11]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[11]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[12]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[12]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[13]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[13]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[14]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[14]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[15]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[15]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[16]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[16]                  ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'OSC_27'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[0]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[10]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[11]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[12]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[13]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[14]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[15]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[1]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[2]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[3]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[4]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[5]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[6]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[7]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[8]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[9]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg9 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg9 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg1   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg2   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg3   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a3~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a5~porta_address_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'TD_CLK'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; 4.481 ; 4.481 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; 4.316 ; 4.316 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[6]  ; OSC_27     ; 4.481 ; 4.481 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; 8.617 ; 8.617 ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; 8.617 ; 8.617 ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; 8.018 ; 8.018 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 7.421 ; 7.421 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 7.490 ; 7.490 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 7.669 ; 7.669 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 7.869 ; 7.869 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 7.897 ; 7.897 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 8.006 ; 8.006 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 7.882 ; 7.882 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 7.864 ; 7.864 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 7.816 ; 7.816 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 7.880 ; 7.880 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 7.939 ; 7.939 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 7.924 ; 7.924 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 7.843 ; 7.843 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 7.673 ; 7.673 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 7.722 ; 7.722 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 8.018 ; 8.018 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 7.140 ; 7.140 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 5.772 ; 5.772 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 5.595 ; 5.595 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 5.432 ; 5.432 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 5.610 ; 5.610 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 7.140 ; 7.140 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 5.529 ; 5.529 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 6.125 ; 6.125 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 5.621 ; 5.621 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; -3.216 ; -3.216 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; -3.216 ; -3.216 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[6]  ; OSC_27     ; -3.381 ; -3.381 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; -8.301 ; -8.301 ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; -8.301 ; -8.301 ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; -7.155 ; -7.155 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -7.155 ; -7.155 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -7.224 ; -7.224 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -7.403 ; -7.403 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -7.603 ; -7.603 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -7.631 ; -7.631 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -7.740 ; -7.740 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -7.616 ; -7.616 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -7.598 ; -7.598 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -7.550 ; -7.550 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -7.614 ; -7.614 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -7.673 ; -7.673 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -7.658 ; -7.658 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -7.577 ; -7.577 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -7.407 ; -7.407 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -7.456 ; -7.456 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -7.752 ; -7.752 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -3.382 ; -3.382 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -4.255 ; -4.255 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -3.841 ; -3.841 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -4.184 ; -4.184 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -3.740 ; -3.740 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -4.063 ; -4.063 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -3.992 ; -3.992 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -3.836 ; -3.836 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -3.382 ; -3.382 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 12.119 ; 12.119 ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 11.721 ; 11.721 ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[30]    ; OSC_27     ; 12.119 ; 12.119 ; Rise       ; OSC_27                                                                    ;
; GPIO_1[*]      ; OSC_27     ; 12.904 ; 12.904 ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[5]     ; OSC_27     ; 12.904 ; 12.904 ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[7]     ; OSC_27     ; 10.120 ; 10.120 ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[9]     ; OSC_27     ; 10.400 ; 10.400 ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 11.212 ; 11.212 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[0]    ; OSC_27     ; 9.793  ; 9.793  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[1]    ; OSC_27     ; 10.462 ; 10.462 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[2]    ; OSC_27     ; 11.212 ; 11.212 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[3]    ; OSC_27     ; 9.738  ; 9.738  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[4]    ; OSC_27     ; 11.102 ; 11.102 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[5]    ; OSC_27     ; 9.475  ; 9.475  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[6]    ; OSC_27     ; 11.088 ; 11.088 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[7]    ; OSC_27     ; 10.687 ; 10.687 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[8]    ; OSC_27     ; 9.446  ; 9.446  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[9]    ; OSC_27     ; 8.985  ; 8.985  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[10]   ; OSC_27     ; 8.996  ; 8.996  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[11]   ; OSC_27     ; 10.596 ; 10.596 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[12]   ; OSC_27     ; 9.765  ; 9.765  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 8.070  ; 8.070  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 8.680  ; 8.680  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 8.060  ; 8.060  ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 34.267 ; 34.267 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 34.075 ; 34.075 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 34.065 ; 34.065 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 33.697 ; 33.697 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 33.697 ; 33.697 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 34.267 ; 34.267 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 33.759 ; 33.759 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 33.740 ; 33.740 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 33.737 ; 33.737 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 33.392 ; 33.392 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 33.381 ; 33.381 ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 16.375 ; 16.375 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 7.018  ; 7.018  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 35.084 ; 35.084 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 34.935 ; 34.935 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 34.907 ; 34.907 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 34.914 ; 34.914 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 35.064 ; 35.064 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 35.001 ; 35.001 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 35.084 ; 35.084 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 34.531 ; 34.531 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 34.942 ; 34.942 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 34.612 ; 34.612 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 34.573 ; 34.573 ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 11.453 ; 11.453 ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 34.886 ; 34.886 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 34.886 ; 34.886 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 34.624 ; 34.624 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 34.569 ; 34.569 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 34.451 ; 34.451 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 34.643 ; 34.643 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 34.509 ; 34.509 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 34.545 ; 34.545 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 34.186 ; 34.186 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 34.158 ; 34.158 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 33.747 ; 33.747 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 7.018  ; 7.018  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 9.449  ; 9.449  ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 9.449  ; 9.449  ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 9.415  ; 9.415  ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 9.427  ; 9.427  ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 9.072  ; 9.072  ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 9.065  ; 9.065  ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 9.049  ; 9.049  ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 9.047  ; 9.047  ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 9.001  ; 9.001  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 9.001  ; 9.001  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 8.995  ; 8.995  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 8.401  ; 8.401  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 8.370  ; 8.370  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 8.436  ; 8.436  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 8.784  ; 8.784  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 8.839  ; 8.839  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 8.810  ; 8.810  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 8.647  ; 8.647  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 8.323  ; 8.323  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 8.410  ; 8.410  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 8.376  ; 8.376  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 8.805  ; 8.805  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 8.810  ; 8.810  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 8.795  ; 8.795  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 8.719  ; 8.719  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 8.719  ; 8.719  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 8.334  ; 8.334  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 8.379  ; 8.379  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 8.331  ; 8.331  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 8.372  ; 8.372  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 8.700  ; 8.700  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 8.717  ; 8.717  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 9.388  ; 9.388  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 8.248  ; 8.248  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 7.088  ; 7.088  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 7.192  ; 7.192  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 7.769  ; 7.769  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 7.152  ; 7.152  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 6.906  ; 6.906  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 6.575  ; 6.575  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 7.409  ; 7.409  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 7.189  ; 7.189  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 7.885  ; 7.885  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 7.390  ; 7.390  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 7.953  ; 7.953  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 8.248  ; 8.248  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 7.680  ; 7.680  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 6.234  ; 6.234  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 8.225  ; 8.225  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 7.448  ; 7.448  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 10.594 ; 10.594 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 8.292  ; 8.292  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 8.972  ; 8.972  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 9.752  ; 9.752  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 8.964  ; 8.964  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 8.911  ; 8.911  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 8.394  ; 8.394  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 9.041  ; 9.041  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 10.594 ; 10.594 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 9.531  ; 9.531  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 9.761  ; 9.761  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 9.111  ; 9.111  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 9.198  ; 9.198  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 10.271 ; 10.271 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 9.029  ; 9.029  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 9.053  ; 9.053  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 10.543 ; 10.543 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 9.113  ; 9.113  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 8.277  ; 8.277  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 9.063  ; 9.063  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 9.614  ; 9.614  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.865  ; 4.865  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 11.721 ; 11.721 ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 11.721 ; 11.721 ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[30]    ; OSC_27     ; 12.119 ; 12.119 ; Rise       ; OSC_27                                                                    ;
; GPIO_1[*]      ; OSC_27     ; 10.120 ; 10.120 ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[5]     ; OSC_27     ; 12.674 ; 12.674 ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[7]     ; OSC_27     ; 10.120 ; 10.120 ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[9]     ; OSC_27     ; 10.400 ; 10.400 ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 8.060  ; 8.060  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[0]    ; OSC_27     ; 9.793  ; 9.793  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[1]    ; OSC_27     ; 10.462 ; 10.462 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[2]    ; OSC_27     ; 11.212 ; 11.212 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[3]    ; OSC_27     ; 9.738  ; 9.738  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[4]    ; OSC_27     ; 11.102 ; 11.102 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[5]    ; OSC_27     ; 9.475  ; 9.475  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[6]    ; OSC_27     ; 11.088 ; 11.088 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[7]    ; OSC_27     ; 10.687 ; 10.687 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[8]    ; OSC_27     ; 9.446  ; 9.446  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[9]    ; OSC_27     ; 8.985  ; 8.985  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[10]   ; OSC_27     ; 8.996  ; 8.996  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[11]   ; OSC_27     ; 10.366 ; 10.366 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[12]   ; OSC_27     ; 9.765  ; 9.765  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 8.070  ; 8.070  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 8.680  ; 8.680  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 8.060  ; 8.060  ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 11.451 ; 11.451 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 12.295 ; 12.295 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 11.891 ; 11.891 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 12.198 ; 12.198 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 11.487 ; 11.487 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 12.214 ; 12.214 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 11.798 ; 11.798 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 12.011 ; 12.011 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 11.803 ; 11.803 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 11.661 ; 11.661 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 11.451 ; 11.451 ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 14.845 ; 14.845 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 7.018  ; 7.018  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 12.346 ; 12.346 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 12.644 ; 12.644 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 13.872 ; 13.872 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 12.827 ; 12.827 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 14.199 ; 14.199 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 13.407 ; 13.407 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 14.280 ; 14.280 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 12.346 ; 12.346 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 14.154 ; 14.154 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 13.269 ; 13.269 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 13.372 ; 13.372 ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 11.453 ; 11.453 ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 13.284 ; 13.284 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 13.409 ; 13.409 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 14.168 ; 14.168 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 13.661 ; 13.661 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 14.400 ; 14.400 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 13.593 ; 13.593 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 14.040 ; 14.040 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 13.441 ; 13.441 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 13.750 ; 13.750 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 13.379 ; 13.379 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 13.284 ; 13.284 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 7.018  ; 7.018  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 8.341  ; 8.341  ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 8.752  ; 8.752  ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 8.718  ; 8.718  ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 8.729  ; 8.729  ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 8.374  ; 8.374  ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 8.367  ; 8.367  ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 8.341  ; 8.341  ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 8.357  ; 8.357  ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 7.903  ; 7.903  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 8.534  ; 8.534  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 8.527  ; 8.527  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 7.932  ; 7.932  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 7.903  ; 7.903  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 7.969  ; 7.969  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 8.317  ; 8.317  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 8.375  ; 8.375  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 7.850  ; 7.850  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 8.174  ; 8.174  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 7.850  ; 7.850  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 7.937  ; 7.937  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 7.902  ; 7.902  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 8.332  ; 8.332  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 8.337  ; 8.337  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 8.326  ; 8.326  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 7.878  ; 7.878  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 8.259  ; 8.259  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 7.878  ; 7.878  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 7.919  ; 7.919  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 7.880  ; 7.880  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 7.924  ; 7.924  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 8.252  ; 8.252  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 8.265  ; 8.265  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 9.388  ; 9.388  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 6.575  ; 6.575  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 7.088  ; 7.088  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 7.192  ; 7.192  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 7.769  ; 7.769  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 7.152  ; 7.152  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 6.906  ; 6.906  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 6.575  ; 6.575  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 7.409  ; 7.409  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 7.189  ; 7.189  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 7.885  ; 7.885  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 7.390  ; 7.390  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 7.953  ; 7.953  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 8.248  ; 8.248  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 7.680  ; 7.680  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 6.234  ; 6.234  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 8.225  ; 8.225  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 7.448  ; 7.448  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 7.894  ; 7.894  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 7.906  ; 7.906  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 8.610  ; 8.610  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 9.395  ; 9.395  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 8.644  ; 8.644  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 8.577  ; 8.577  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 7.894  ; 7.894  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 8.436  ; 8.436  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 9.843  ; 9.843  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 9.384  ; 9.384  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 9.415  ; 9.415  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 8.731  ; 8.731  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 8.631  ; 8.631  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 10.087 ; 10.087 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 8.691  ; 8.691  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 8.581  ; 8.581  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 9.982  ; 9.982  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 9.113  ; 9.113  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 8.277  ; 8.277  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 9.063  ; 9.063  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 9.614  ; 9.614  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.865  ; 4.865  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; DPDT_SW[0]  ; GPIO_0[26]   ;        ; 5.558  ; 5.558  ;        ;
; DPDT_SW[0]  ; GPIO_0[30]   ;        ; 6.422  ; 6.422  ;        ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 5.097  ;        ;        ; 5.097  ;
; DPDT_SW[1]  ; GPIO_0[30]   ; 6.252  ;        ;        ; 6.252  ;
; DPDT_SW[2]  ; VGA_B[0]     ; 13.811 ; 13.811 ; 13.811 ; 13.811 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 14.094 ; 14.094 ; 14.094 ; 14.094 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 13.294 ; 13.294 ; 13.294 ; 13.294 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 13.267 ; 13.267 ; 13.267 ; 13.267 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 13.295 ; 13.295 ; 13.295 ; 13.295 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 14.900 ; 14.900 ; 14.900 ; 14.900 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 13.241 ; 13.241 ; 13.241 ; 13.241 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 14.898 ; 14.898 ; 14.898 ; 14.898 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 13.401 ; 13.401 ; 13.401 ; 13.401 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 14.516 ; 14.516 ; 14.516 ; 14.516 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 15.135 ; 15.135 ; 15.135 ; 15.135 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 15.345 ; 15.345 ; 15.345 ; 15.345 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 15.316 ; 15.316 ; 15.316 ; 15.316 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 15.969 ; 15.969 ; 15.969 ; 15.969 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 15.898 ; 15.898 ; 15.898 ; 15.898 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 15.728 ; 15.728 ; 15.728 ; 15.728 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 14.837 ; 14.837 ; 14.837 ; 14.837 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 15.588 ; 15.588 ; 15.588 ; 15.588 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 15.412 ; 15.412 ; 15.412 ; 15.412 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 14.842 ; 14.842 ; 14.842 ; 14.842 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 15.364 ; 15.364 ; 15.364 ; 15.364 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 15.268 ; 15.268 ; 15.268 ; 15.268 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 15.094 ; 15.094 ; 15.094 ; 15.094 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 16.003 ; 16.003 ; 16.003 ; 16.003 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 15.540 ; 15.540 ; 15.540 ; 15.540 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 15.222 ; 15.222 ; 15.222 ; 15.222 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 15.038 ; 15.038 ; 15.038 ; 15.038 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 14.918 ; 14.918 ; 14.918 ; 14.918 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 15.229 ; 15.229 ; 15.229 ; 15.229 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 14.793 ; 14.793 ; 14.793 ; 14.793 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 14.079 ; 14.079 ; 14.079 ; 14.079 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 14.369 ; 14.369 ; 14.369 ; 14.369 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 13.562 ; 13.562 ; 13.562 ; 13.562 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 13.542 ; 13.542 ; 13.542 ; 13.542 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 13.570 ; 13.570 ; 13.570 ; 13.570 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 15.175 ; 15.175 ; 15.175 ; 15.175 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 13.516 ; 13.516 ; 13.516 ; 13.516 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 15.173 ; 15.173 ; 15.173 ; 15.173 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 13.676 ; 13.676 ; 13.676 ; 13.676 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 14.791 ; 14.791 ; 14.791 ; 14.791 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 15.408 ; 15.408 ; 15.408 ; 15.408 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 15.607 ; 15.607 ; 15.607 ; 15.607 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 15.589 ; 15.589 ; 15.589 ; 15.589 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 16.231 ; 16.231 ; 16.231 ; 16.231 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 16.171 ; 16.171 ; 16.171 ; 16.171 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 15.990 ; 15.990 ; 15.990 ; 15.990 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 15.110 ; 15.110 ; 15.110 ; 15.110 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 15.861 ; 15.861 ; 15.861 ; 15.861 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 15.685 ; 15.685 ; 15.685 ; 15.685 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 15.104 ; 15.104 ; 15.104 ; 15.104 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 15.635 ; 15.635 ; 15.635 ; 15.635 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 15.539 ; 15.539 ; 15.539 ; 15.539 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 15.365 ; 15.365 ; 15.365 ; 15.365 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 16.263 ; 16.263 ; 16.263 ; 16.263 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 15.811 ; 15.811 ; 15.811 ; 15.811 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 15.493 ; 15.493 ; 15.493 ; 15.493 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 15.309 ; 15.309 ; 15.309 ; 15.309 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 15.189 ; 15.189 ; 15.189 ; 15.189 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 15.500 ; 15.500 ; 15.500 ; 15.500 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 15.064 ; 15.064 ; 15.064 ; 15.064 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 13.761 ; 13.761 ; 13.761 ; 13.761 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 14.048 ; 14.048 ; 14.048 ; 14.048 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 13.244 ; 13.244 ; 13.244 ; 13.244 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 13.221 ; 13.221 ; 13.221 ; 13.221 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 13.249 ; 13.249 ; 13.249 ; 13.249 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 14.854 ; 14.854 ; 14.854 ; 14.854 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 13.195 ; 13.195 ; 13.195 ; 13.195 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 14.852 ; 14.852 ; 14.852 ; 14.852 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 13.355 ; 13.355 ; 13.355 ; 13.355 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 14.470 ; 14.470 ; 14.470 ; 14.470 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 15.084 ; 15.084 ; 15.084 ; 15.084 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 15.288 ; 15.288 ; 15.288 ; 15.288 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 15.265 ; 15.265 ; 15.265 ; 15.265 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 15.912 ; 15.912 ; 15.912 ; 15.912 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 15.847 ; 15.847 ; 15.847 ; 15.847 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 15.671 ; 15.671 ; 15.671 ; 15.671 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 14.786 ; 14.786 ; 14.786 ; 14.786 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 15.537 ; 15.537 ; 15.537 ; 15.537 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 15.361 ; 15.361 ; 15.361 ; 15.361 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 14.785 ; 14.785 ; 14.785 ; 14.785 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 15.312 ; 15.312 ; 15.312 ; 15.312 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 15.216 ; 15.216 ; 15.216 ; 15.216 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 15.042 ; 15.042 ; 15.042 ; 15.042 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 15.946 ; 15.946 ; 15.946 ; 15.946 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 15.488 ; 15.488 ; 15.488 ; 15.488 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 15.170 ; 15.170 ; 15.170 ; 15.170 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 14.986 ; 14.986 ; 14.986 ; 14.986 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 14.866 ; 14.866 ; 14.866 ; 14.866 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 15.177 ; 15.177 ; 15.177 ; 15.177 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 14.741 ; 14.741 ; 14.741 ; 14.741 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 13.352 ;        ;        ; 13.352 ;
; DPDT_SW[7]  ; VGA_B[1]     ; 13.342 ;        ;        ; 13.342 ;
; DPDT_SW[7]  ; VGA_B[2]     ; 12.974 ;        ;        ; 12.974 ;
; DPDT_SW[7]  ; VGA_B[3]     ; 12.974 ;        ;        ; 12.974 ;
; DPDT_SW[7]  ; VGA_B[4]     ; 13.544 ;        ;        ; 13.544 ;
; DPDT_SW[7]  ; VGA_B[5]     ; 13.036 ;        ;        ; 13.036 ;
; DPDT_SW[7]  ; VGA_B[6]     ; 13.017 ;        ;        ; 13.017 ;
; DPDT_SW[7]  ; VGA_B[7]     ; 13.014 ;        ;        ; 13.014 ;
; DPDT_SW[7]  ; VGA_B[8]     ; 12.669 ;        ;        ; 12.669 ;
; DPDT_SW[7]  ; VGA_B[9]     ; 12.658 ;        ;        ; 12.658 ;
; DPDT_SW[7]  ; VGA_G[0]     ; 14.212 ; 14.212 ; 14.212 ; 14.212 ;
; DPDT_SW[7]  ; VGA_G[1]     ; 14.184 ; 14.184 ; 14.184 ; 14.184 ;
; DPDT_SW[7]  ; VGA_G[2]     ; 14.191 ; 14.191 ; 14.191 ; 14.191 ;
; DPDT_SW[7]  ; VGA_G[3]     ; 14.341 ; 14.341 ; 14.341 ; 14.341 ;
; DPDT_SW[7]  ; VGA_G[4]     ; 14.278 ; 14.278 ; 14.278 ; 14.278 ;
; DPDT_SW[7]  ; VGA_G[5]     ; 14.361 ; 14.361 ; 14.361 ; 14.361 ;
; DPDT_SW[7]  ; VGA_G[6]     ; 13.808 ; 13.808 ; 13.808 ; 13.808 ;
; DPDT_SW[7]  ; VGA_G[7]     ; 14.219 ; 14.219 ; 14.219 ; 14.219 ;
; DPDT_SW[7]  ; VGA_G[8]     ; 13.889 ; 13.889 ; 13.889 ; 13.889 ;
; DPDT_SW[7]  ; VGA_G[9]     ; 13.850 ; 13.850 ; 13.850 ; 13.850 ;
; DPDT_SW[7]  ; VGA_R[0]     ; 14.068 ; 14.068 ; 14.068 ; 14.068 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 13.806 ; 13.806 ; 13.806 ; 13.806 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 13.751 ; 13.751 ; 13.751 ; 13.751 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 13.242 ; 13.242 ; 13.242 ; 13.242 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 13.434 ; 13.434 ; 13.434 ; 13.434 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 13.691 ; 13.691 ; 13.691 ; 13.691 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 13.727 ; 13.727 ; 13.727 ; 13.727 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 13.368 ; 13.368 ; 13.368 ; 13.368 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 12.949 ; 12.949 ; 12.949 ; 12.949 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 12.928 ; 12.928 ; 12.928 ; 12.928 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 12.866 ; 12.866 ; 12.866 ; 12.866 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 13.156 ; 13.156 ; 13.156 ; 13.156 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 12.349 ; 12.349 ; 12.349 ; 12.349 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 12.329 ; 12.329 ; 12.329 ; 12.329 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 12.357 ; 12.357 ; 12.357 ; 12.357 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 13.962 ; 13.962 ; 13.962 ; 13.962 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 12.303 ; 12.303 ; 12.303 ; 12.303 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 13.960 ; 13.960 ; 13.960 ; 13.960 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 12.463 ; 12.463 ; 12.463 ; 12.463 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 13.578 ; 13.578 ; 13.578 ; 13.578 ;
; DPDT_SW[8]  ; VGA_G[0]     ; 14.945 ; 14.945 ; 14.945 ; 14.945 ;
; DPDT_SW[8]  ; VGA_G[1]     ; 14.731 ; 14.731 ; 14.731 ; 14.731 ;
; DPDT_SW[8]  ; VGA_G[2]     ; 15.126 ; 15.126 ; 15.126 ; 15.126 ;
; DPDT_SW[8]  ; VGA_G[3]     ; 15.359 ; 15.359 ; 15.359 ; 15.359 ;
; DPDT_SW[8]  ; VGA_G[4]     ; 15.708 ; 15.708 ; 15.708 ; 15.708 ;
; DPDT_SW[8]  ; VGA_G[5]     ; 15.119 ; 15.119 ; 15.119 ; 15.119 ;
; DPDT_SW[8]  ; VGA_G[6]     ; 14.647 ; 14.647 ; 14.647 ; 14.647 ;
; DPDT_SW[8]  ; VGA_G[7]     ; 14.989 ; 14.989 ; 14.989 ; 14.989 ;
; DPDT_SW[8]  ; VGA_G[8]     ; 15.222 ; 15.222 ; 15.222 ; 15.222 ;
; DPDT_SW[8]  ; VGA_G[9]     ; 14.230 ; 14.230 ; 14.230 ; 14.230 ;
; DPDT_SW[8]  ; VGA_R[0]     ; 14.550 ; 14.550 ; 14.550 ; 14.550 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 14.470 ; 14.470 ; 14.470 ; 14.470 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 14.280 ; 14.280 ; 14.280 ; 14.280 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 15.231 ; 15.231 ; 15.231 ; 15.231 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 14.726 ; 14.726 ; 14.726 ; 14.726 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 14.283 ; 14.283 ; 14.283 ; 14.283 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 14.224 ; 14.224 ; 14.224 ; 14.224 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 14.099 ; 14.099 ; 14.099 ; 14.099 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 14.415 ; 14.415 ; 14.415 ; 14.415 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 13.854 ; 13.854 ; 13.854 ; 13.854 ;
; DPDT_SW[9]  ; VGA_B[0]     ; 8.664  ; 8.664  ; 8.664  ; 8.664  ;
; DPDT_SW[9]  ; VGA_B[1]     ; 8.653  ; 8.653  ; 8.653  ; 8.653  ;
; DPDT_SW[9]  ; VGA_B[2]     ; 8.284  ; 8.284  ; 8.284  ; 8.284  ;
; DPDT_SW[9]  ; VGA_B[3]     ; 8.285  ; 8.285  ; 8.285  ; 8.285  ;
; DPDT_SW[9]  ; VGA_B[4]     ; 8.596  ; 8.596  ; 8.596  ; 8.596  ;
; DPDT_SW[9]  ; VGA_B[5]     ; 7.993  ; 7.993  ; 7.993  ; 7.993  ;
; DPDT_SW[9]  ; VGA_B[6]     ; 8.185  ; 8.185  ; 8.185  ; 8.185  ;
; DPDT_SW[9]  ; VGA_B[7]     ; 7.971  ; 7.971  ; 7.971  ; 7.971  ;
; DPDT_SW[9]  ; VGA_B[8]     ; 7.626  ; 7.626  ; 7.626  ; 7.626  ;
; DPDT_SW[9]  ; VGA_B[9]     ; 7.615  ; 7.615  ; 7.615  ; 7.615  ;
; DPDT_SW[9]  ; VGA_G[0]     ; 10.240 ; 10.240 ; 10.240 ; 10.240 ;
; DPDT_SW[9]  ; VGA_G[1]     ; 10.338 ; 10.338 ; 10.338 ; 10.338 ;
; DPDT_SW[9]  ; VGA_G[2]     ; 10.229 ; 10.229 ; 10.229 ; 10.229 ;
; DPDT_SW[9]  ; VGA_G[3]     ; 10.715 ; 10.715 ; 10.715 ; 10.715 ;
; DPDT_SW[9]  ; VGA_G[4]     ; 10.916 ; 10.916 ; 10.916 ; 10.916 ;
; DPDT_SW[9]  ; VGA_G[5]     ; 10.795 ; 10.795 ; 10.795 ; 10.795 ;
; DPDT_SW[9]  ; VGA_G[6]     ; 9.851  ; 9.851  ; 9.851  ; 9.851  ;
; DPDT_SW[9]  ; VGA_G[7]     ; 10.660 ; 10.660 ; 10.660 ; 10.660 ;
; DPDT_SW[9]  ; VGA_G[8]     ; 10.519 ; 10.519 ; 10.519 ; 10.519 ;
; DPDT_SW[9]  ; VGA_G[9]     ; 9.884  ; 9.884  ; 9.884  ; 9.884  ;
; DPDT_SW[9]  ; VGA_R[0]     ; 10.908 ; 10.908 ; 10.908 ; 10.908 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 10.734 ; 10.734 ; 10.734 ; 10.734 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 10.680 ; 10.680 ; 10.680 ; 10.680 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 10.956 ; 10.956 ; 10.956 ; 10.956 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 11.082 ; 11.082 ; 11.082 ; 11.082 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 10.617 ; 10.617 ; 10.617 ; 10.617 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 10.639 ; 10.639 ; 10.639 ; 10.639 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 10.295 ; 10.295 ; 10.295 ; 10.295 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 10.679 ; 10.679 ; 10.679 ; 10.679 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 9.858  ; 9.858  ; 9.858  ; 9.858  ;
; DPDT_SW[15] ; VGA_B[0]     ;        ; 16.389 ; 16.389 ;        ;
; DPDT_SW[15] ; VGA_B[1]     ;        ; 16.379 ; 16.379 ;        ;
; DPDT_SW[15] ; VGA_B[2]     ;        ; 16.011 ; 16.011 ;        ;
; DPDT_SW[15] ; VGA_B[3]     ;        ; 16.011 ; 16.011 ;        ;
; DPDT_SW[15] ; VGA_B[4]     ;        ; 16.581 ; 16.581 ;        ;
; DPDT_SW[15] ; VGA_B[5]     ;        ; 16.073 ; 16.073 ;        ;
; DPDT_SW[15] ; VGA_B[6]     ;        ; 16.054 ; 16.054 ;        ;
; DPDT_SW[15] ; VGA_B[7]     ;        ; 16.051 ; 16.051 ;        ;
; DPDT_SW[15] ; VGA_B[8]     ;        ; 15.706 ; 15.706 ;        ;
; DPDT_SW[15] ; VGA_B[9]     ;        ; 15.695 ; 15.695 ;        ;
; DPDT_SW[15] ; VGA_G[0]     ; 17.249 ; 17.249 ; 17.249 ; 17.249 ;
; DPDT_SW[15] ; VGA_G[1]     ; 17.221 ; 17.221 ; 17.221 ; 17.221 ;
; DPDT_SW[15] ; VGA_G[2]     ; 17.228 ; 17.228 ; 17.228 ; 17.228 ;
; DPDT_SW[15] ; VGA_G[3]     ; 17.378 ; 17.378 ; 17.378 ; 17.378 ;
; DPDT_SW[15] ; VGA_G[4]     ; 17.315 ; 17.315 ; 17.315 ; 17.315 ;
; DPDT_SW[15] ; VGA_G[5]     ; 17.398 ; 17.398 ; 17.398 ; 17.398 ;
; DPDT_SW[15] ; VGA_G[6]     ; 16.845 ; 16.845 ; 16.845 ; 16.845 ;
; DPDT_SW[15] ; VGA_G[7]     ; 17.256 ; 17.256 ; 17.256 ; 17.256 ;
; DPDT_SW[15] ; VGA_G[8]     ; 16.926 ; 16.926 ; 16.926 ; 16.926 ;
; DPDT_SW[15] ; VGA_G[9]     ; 16.887 ; 16.887 ; 16.887 ; 16.887 ;
; DPDT_SW[15] ; VGA_R[0]     ; 15.771 ; 15.771 ; 15.771 ; 15.771 ;
; DPDT_SW[15] ; VGA_R[1]     ; 15.517 ; 15.517 ; 15.517 ; 15.517 ;
; DPDT_SW[15] ; VGA_R[2]     ; 15.462 ; 15.462 ; 15.462 ; 15.462 ;
; DPDT_SW[15] ; VGA_R[3]     ; 15.342 ; 15.342 ; 15.342 ; 15.342 ;
; DPDT_SW[15] ; VGA_R[4]     ; 15.534 ; 15.534 ; 15.534 ; 15.534 ;
; DPDT_SW[15] ; VGA_R[5]     ; 15.400 ; 15.400 ; 15.400 ; 15.400 ;
; DPDT_SW[15] ; VGA_R[6]     ; 15.439 ; 15.439 ; 15.439 ; 15.439 ;
; DPDT_SW[15] ; VGA_R[7]     ; 15.077 ; 15.077 ; 15.077 ; 15.077 ;
; DPDT_SW[15] ; VGA_R[8]     ; 15.045 ; 15.045 ; 15.045 ; 15.045 ;
; DPDT_SW[15] ; VGA_R[9]     ; 14.631 ; 14.631 ; 14.631 ; 14.631 ;
; KEY[0]      ; LED_GREEN[0] ;        ; 12.977 ; 12.977 ;        ;
; KEY[0]      ; LED_GREEN[1] ;        ; 12.977 ; 12.977 ;        ;
; KEY[1]      ; LED_GREEN[2] ;        ; 12.184 ; 12.184 ;        ;
; KEY[1]      ; LED_GREEN[3] ;        ; 12.184 ; 12.184 ;        ;
; KEY[2]      ; LED_GREEN[4] ;        ; 10.886 ; 10.886 ;        ;
; KEY[2]      ; LED_GREEN[5] ;        ; 10.876 ; 10.876 ;        ;
; KEY[3]      ; LED_GREEN[6] ;        ; 10.357 ; 10.357 ;        ;
; KEY[3]      ; LED_GREEN[7] ;        ; 10.307 ; 10.307 ;        ;
+-------------+--------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; DPDT_SW[0]  ; GPIO_0[26]   ;        ; 5.558  ; 5.558  ;        ;
; DPDT_SW[0]  ; GPIO_0[30]   ;        ; 6.422  ; 6.422  ;        ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 5.097  ;        ;        ; 5.097  ;
; DPDT_SW[1]  ; GPIO_0[30]   ; 6.252  ;        ;        ; 6.252  ;
; DPDT_SW[2]  ; VGA_B[0]     ; 13.059 ; 13.059 ; 13.059 ; 13.059 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 12.647 ; 12.647 ; 12.647 ; 12.647 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 12.704 ; 12.704 ; 12.704 ; 12.704 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 12.436 ; 12.436 ; 12.436 ; 12.436 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 12.755 ; 12.755 ; 12.755 ; 12.755 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 12.458 ; 12.458 ; 12.458 ; 12.458 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 12.496 ; 12.496 ; 12.496 ; 12.496 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 12.455 ; 12.455 ; 12.455 ; 12.455 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 12.164 ; 12.164 ; 12.164 ; 12.164 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 12.348 ; 12.348 ; 12.348 ; 12.348 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 14.050 ; 14.050 ; 14.050 ; 14.050 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 14.273 ; 14.273 ; 14.273 ; 14.273 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 14.231 ; 14.231 ; 14.231 ; 14.231 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 14.600 ; 14.600 ; 14.600 ; 14.600 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 14.812 ; 14.812 ; 14.812 ; 14.812 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 14.690 ; 14.690 ; 14.690 ; 14.690 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 13.753 ; 13.753 ; 13.753 ; 13.753 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 14.551 ; 14.551 ; 14.551 ; 14.551 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 14.330 ; 14.330 ; 14.330 ; 14.330 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 13.778 ; 13.778 ; 13.778 ; 13.778 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 14.359 ; 14.359 ; 14.359 ; 14.359 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 14.599 ; 14.599 ; 14.599 ; 14.599 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 14.089 ; 14.089 ; 14.089 ; 14.089 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 14.532 ; 14.532 ; 14.532 ; 14.532 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 14.531 ; 14.531 ; 14.531 ; 14.531 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 14.463 ; 14.463 ; 14.463 ; 14.463 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 14.034 ; 14.034 ; 14.034 ; 14.034 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 13.875 ; 13.875 ; 13.875 ; 13.875 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 13.720 ; 13.720 ; 13.720 ; 13.720 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 13.458 ; 13.458 ; 13.458 ; 13.458 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 13.334 ; 13.334 ; 13.334 ; 13.334 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 14.369 ; 14.369 ; 14.369 ; 14.369 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 12.979 ; 12.979 ; 12.979 ; 12.979 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 13.542 ; 13.542 ; 13.542 ; 13.542 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 13.030 ; 13.030 ; 13.030 ; 13.030 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 15.175 ; 15.175 ; 15.175 ; 15.175 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 12.771 ; 12.771 ; 12.771 ; 12.771 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 15.173 ; 15.173 ; 15.173 ; 15.173 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 12.439 ; 12.439 ; 12.439 ; 12.439 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 14.791 ; 14.791 ; 14.791 ; 14.791 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 14.312 ; 14.312 ; 14.312 ; 14.312 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 14.546 ; 14.546 ; 14.546 ; 14.546 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 14.493 ; 14.493 ; 14.493 ; 14.493 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 14.873 ; 14.873 ; 14.873 ; 14.873 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 15.074 ; 15.074 ; 15.074 ; 15.074 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 14.963 ; 14.963 ; 14.963 ; 14.963 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 14.015 ; 14.015 ; 14.015 ; 14.015 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 14.824 ; 14.824 ; 14.824 ; 14.824 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 14.592 ; 14.592 ; 14.592 ; 14.592 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 14.051 ; 14.051 ; 14.051 ; 14.051 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 14.619 ; 14.619 ; 14.619 ; 14.619 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 14.870 ; 14.870 ; 14.870 ; 14.870 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 14.349 ; 14.349 ; 14.349 ; 14.349 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 14.803 ; 14.803 ; 14.803 ; 14.803 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 14.791 ; 14.791 ; 14.791 ; 14.791 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 14.723 ; 14.723 ; 14.723 ; 14.723 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 14.294 ; 14.294 ; 14.294 ; 14.294 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 14.146 ; 14.146 ; 14.146 ; 14.146 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 13.980 ; 13.980 ; 13.980 ; 13.980 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 13.729 ; 13.729 ; 13.729 ; 13.729 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 13.013 ; 13.013 ; 13.013 ; 13.013 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 12.597 ; 12.597 ; 12.597 ; 12.597 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 12.658 ; 12.658 ; 12.658 ; 12.658 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 12.386 ; 12.386 ; 12.386 ; 12.386 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 12.709 ; 12.709 ; 12.709 ; 12.709 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 12.408 ; 12.408 ; 12.408 ; 12.408 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 12.450 ; 12.450 ; 12.450 ; 12.450 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 12.405 ; 12.405 ; 12.405 ; 12.405 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 12.118 ; 12.118 ; 12.118 ; 12.118 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 12.298 ; 12.298 ; 12.298 ; 12.298 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 13.993 ; 13.993 ; 13.993 ; 13.993 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 14.222 ; 14.222 ; 14.222 ; 14.222 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 14.174 ; 14.174 ; 14.174 ; 14.174 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 14.549 ; 14.549 ; 14.549 ; 14.549 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 14.755 ; 14.755 ; 14.755 ; 14.755 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 14.639 ; 14.639 ; 14.639 ; 14.639 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 13.696 ; 13.696 ; 13.696 ; 13.696 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 14.500 ; 14.500 ; 14.500 ; 14.500 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 14.273 ; 14.273 ; 14.273 ; 14.273 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 13.727 ; 13.727 ; 13.727 ; 13.727 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 14.302 ; 14.302 ; 14.302 ; 14.302 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 14.547 ; 14.547 ; 14.547 ; 14.547 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 14.032 ; 14.032 ; 14.032 ; 14.032 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 14.480 ; 14.480 ; 14.480 ; 14.480 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 14.474 ; 14.474 ; 14.474 ; 14.474 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 14.406 ; 14.406 ; 14.406 ; 14.406 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 13.977 ; 13.977 ; 13.977 ; 13.977 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 13.823 ; 13.823 ; 13.823 ; 13.823 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 13.663 ; 13.663 ; 13.663 ; 13.663 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 13.406 ; 13.406 ; 13.406 ; 13.406 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 13.352 ;        ;        ; 13.352 ;
; DPDT_SW[7]  ; VGA_B[1]     ; 13.342 ;        ;        ; 13.342 ;
; DPDT_SW[7]  ; VGA_B[2]     ; 12.974 ;        ;        ; 12.974 ;
; DPDT_SW[7]  ; VGA_B[3]     ; 12.974 ;        ;        ; 12.974 ;
; DPDT_SW[7]  ; VGA_B[4]     ; 13.544 ;        ;        ; 13.544 ;
; DPDT_SW[7]  ; VGA_B[5]     ; 13.036 ;        ;        ; 13.036 ;
; DPDT_SW[7]  ; VGA_B[6]     ; 13.017 ;        ;        ; 13.017 ;
; DPDT_SW[7]  ; VGA_B[7]     ; 13.014 ;        ;        ; 13.014 ;
; DPDT_SW[7]  ; VGA_B[8]     ; 12.669 ;        ;        ; 12.669 ;
; DPDT_SW[7]  ; VGA_B[9]     ; 12.658 ;        ;        ; 12.658 ;
; DPDT_SW[7]  ; VGA_G[0]     ; 14.212 ; 14.212 ; 14.212 ; 14.212 ;
; DPDT_SW[7]  ; VGA_G[1]     ; 14.184 ; 14.184 ; 14.184 ; 14.184 ;
; DPDT_SW[7]  ; VGA_G[2]     ; 14.191 ; 14.191 ; 14.191 ; 14.191 ;
; DPDT_SW[7]  ; VGA_G[3]     ; 14.341 ; 14.341 ; 14.341 ; 14.341 ;
; DPDT_SW[7]  ; VGA_G[4]     ; 14.278 ; 14.278 ; 14.278 ; 14.278 ;
; DPDT_SW[7]  ; VGA_G[5]     ; 14.361 ; 14.361 ; 14.361 ; 14.361 ;
; DPDT_SW[7]  ; VGA_G[6]     ; 13.808 ; 13.808 ; 13.808 ; 13.808 ;
; DPDT_SW[7]  ; VGA_G[7]     ; 14.219 ; 14.219 ; 14.219 ; 14.219 ;
; DPDT_SW[7]  ; VGA_G[8]     ; 13.889 ; 13.889 ; 13.889 ; 13.889 ;
; DPDT_SW[7]  ; VGA_G[9]     ; 13.850 ; 13.850 ; 13.850 ; 13.850 ;
; DPDT_SW[7]  ; VGA_R[0]     ; 14.068 ; 14.068 ; 14.068 ; 14.068 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 13.806 ; 13.806 ; 13.806 ; 13.806 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 13.751 ; 13.751 ; 13.751 ; 13.751 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 13.242 ; 13.242 ; 13.242 ; 13.242 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 13.434 ; 13.434 ; 13.434 ; 13.434 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 13.691 ; 13.691 ; 13.691 ; 13.691 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 13.727 ; 13.727 ; 13.727 ; 13.727 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 13.368 ; 13.368 ; 13.368 ; 13.368 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 12.949 ; 12.949 ; 12.949 ; 12.949 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 12.928 ; 12.928 ; 12.928 ; 12.928 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 11.780 ; 12.016 ; 12.016 ; 11.780 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 12.733 ; 12.733 ; 12.733 ; 12.733 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 11.505 ; 11.505 ; 11.505 ; 11.505 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 11.906 ; 11.906 ; 11.906 ; 11.906 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 11.817 ; 11.817 ; 11.817 ; 11.817 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 13.539 ; 13.539 ; 13.539 ; 13.539 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 10.826 ; 11.558 ; 11.558 ; 10.826 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 13.537 ; 13.537 ; 13.537 ; 13.537 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 10.744 ; 11.226 ; 11.226 ; 10.744 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 13.155 ; 13.155 ; 13.155 ; 13.155 ;
; DPDT_SW[8]  ; VGA_G[0]     ; 13.101 ; 13.101 ; 13.101 ; 13.101 ;
; DPDT_SW[8]  ; VGA_G[1]     ; 13.335 ; 13.335 ; 13.335 ; 13.335 ;
; DPDT_SW[8]  ; VGA_G[2]     ; 13.282 ; 13.282 ; 13.282 ; 13.282 ;
; DPDT_SW[8]  ; VGA_G[3]     ; 13.662 ; 13.662 ; 13.662 ; 13.662 ;
; DPDT_SW[8]  ; VGA_G[4]     ; 13.863 ; 13.863 ; 13.863 ; 13.863 ;
; DPDT_SW[8]  ; VGA_G[5]     ; 13.752 ; 13.752 ; 13.752 ; 13.752 ;
; DPDT_SW[8]  ; VGA_G[6]     ; 12.804 ; 12.804 ; 12.804 ; 12.804 ;
; DPDT_SW[8]  ; VGA_G[7]     ; 13.613 ; 13.613 ; 13.613 ; 13.613 ;
; DPDT_SW[8]  ; VGA_G[8]     ; 13.381 ; 13.381 ; 13.381 ; 13.381 ;
; DPDT_SW[8]  ; VGA_G[9]     ; 12.840 ; 12.840 ; 12.840 ; 12.840 ;
; DPDT_SW[8]  ; VGA_R[0]     ; 13.411 ; 13.411 ; 13.411 ; 13.411 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 13.162 ; 13.660 ; 13.660 ; 13.162 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 13.141 ; 13.141 ; 13.141 ; 13.141 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 13.395 ; 13.593 ; 13.593 ; 13.395 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 13.583 ; 13.583 ; 13.583 ; 13.583 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 13.043 ; 13.515 ; 13.515 ; 13.043 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 13.086 ; 13.086 ; 13.086 ; 13.086 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 12.738 ; 12.936 ; 12.936 ; 12.738 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 12.772 ; 12.772 ; 12.772 ; 12.772 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 12.324 ; 12.519 ; 12.519 ; 12.324 ;
; DPDT_SW[9]  ; VGA_B[0]     ; 8.664  ; 8.664  ; 8.664  ; 8.664  ;
; DPDT_SW[9]  ; VGA_B[1]     ; 8.653  ; 8.653  ; 8.653  ; 8.653  ;
; DPDT_SW[9]  ; VGA_B[2]     ; 8.284  ; 8.284  ; 8.284  ; 8.284  ;
; DPDT_SW[9]  ; VGA_B[3]     ; 8.285  ; 8.285  ; 8.285  ; 8.285  ;
; DPDT_SW[9]  ; VGA_B[4]     ; 8.596  ; 8.596  ; 8.596  ; 8.596  ;
; DPDT_SW[9]  ; VGA_B[5]     ; 7.993  ; 7.993  ; 7.993  ; 7.993  ;
; DPDT_SW[9]  ; VGA_B[6]     ; 8.185  ; 8.185  ; 8.185  ; 8.185  ;
; DPDT_SW[9]  ; VGA_B[7]     ; 7.971  ; 7.971  ; 7.971  ; 7.971  ;
; DPDT_SW[9]  ; VGA_B[8]     ; 7.626  ; 7.626  ; 7.626  ; 7.626  ;
; DPDT_SW[9]  ; VGA_B[9]     ; 7.615  ; 7.615  ; 7.615  ; 7.615  ;
; DPDT_SW[9]  ; VGA_G[0]     ; 10.240 ; 10.240 ; 10.240 ; 10.240 ;
; DPDT_SW[9]  ; VGA_G[1]     ; 10.338 ; 10.338 ; 10.338 ; 10.338 ;
; DPDT_SW[9]  ; VGA_G[2]     ; 10.229 ; 10.229 ; 10.229 ; 10.229 ;
; DPDT_SW[9]  ; VGA_G[3]     ; 10.715 ; 10.715 ; 10.715 ; 10.715 ;
; DPDT_SW[9]  ; VGA_G[4]     ; 10.916 ; 10.916 ; 10.916 ; 10.916 ;
; DPDT_SW[9]  ; VGA_G[5]     ; 10.795 ; 10.795 ; 10.795 ; 10.795 ;
; DPDT_SW[9]  ; VGA_G[6]     ; 9.851  ; 9.851  ; 9.851  ; 9.851  ;
; DPDT_SW[9]  ; VGA_G[7]     ; 10.660 ; 10.660 ; 10.660 ; 10.660 ;
; DPDT_SW[9]  ; VGA_G[8]     ; 10.519 ; 10.519 ; 10.519 ; 10.519 ;
; DPDT_SW[9]  ; VGA_G[9]     ; 9.884  ; 9.884  ; 9.884  ; 9.884  ;
; DPDT_SW[9]  ; VGA_R[0]     ; 10.908 ; 10.908 ; 10.908 ; 10.908 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 10.734 ; 10.734 ; 10.734 ; 10.734 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 10.680 ; 10.680 ; 10.680 ; 10.680 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 10.956 ; 10.956 ; 10.956 ; 10.956 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 11.082 ; 11.082 ; 11.082 ; 11.082 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 10.617 ; 10.617 ; 10.617 ; 10.617 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 10.639 ; 10.639 ; 10.639 ; 10.639 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 10.295 ; 10.295 ; 10.295 ; 10.295 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 10.679 ; 10.679 ; 10.679 ; 10.679 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 9.858  ; 9.858  ; 9.858  ; 9.858  ;
; DPDT_SW[15] ; VGA_B[0]     ;        ; 16.389 ; 16.389 ;        ;
; DPDT_SW[15] ; VGA_B[1]     ;        ; 16.379 ; 16.379 ;        ;
; DPDT_SW[15] ; VGA_B[2]     ;        ; 16.011 ; 16.011 ;        ;
; DPDT_SW[15] ; VGA_B[3]     ;        ; 16.011 ; 16.011 ;        ;
; DPDT_SW[15] ; VGA_B[4]     ;        ; 16.581 ; 16.581 ;        ;
; DPDT_SW[15] ; VGA_B[5]     ;        ; 16.073 ; 16.073 ;        ;
; DPDT_SW[15] ; VGA_B[6]     ;        ; 16.054 ; 16.054 ;        ;
; DPDT_SW[15] ; VGA_B[7]     ;        ; 16.051 ; 16.051 ;        ;
; DPDT_SW[15] ; VGA_B[8]     ;        ; 15.706 ; 15.706 ;        ;
; DPDT_SW[15] ; VGA_B[9]     ;        ; 15.695 ; 15.695 ;        ;
; DPDT_SW[15] ; VGA_G[0]     ; 17.249 ; 17.249 ; 17.249 ; 17.249 ;
; DPDT_SW[15] ; VGA_G[1]     ; 17.221 ; 17.221 ; 17.221 ; 17.221 ;
; DPDT_SW[15] ; VGA_G[2]     ; 17.228 ; 17.228 ; 17.228 ; 17.228 ;
; DPDT_SW[15] ; VGA_G[3]     ; 17.378 ; 17.378 ; 17.378 ; 17.378 ;
; DPDT_SW[15] ; VGA_G[4]     ; 17.315 ; 17.315 ; 17.315 ; 17.315 ;
; DPDT_SW[15] ; VGA_G[5]     ; 17.398 ; 17.398 ; 17.398 ; 17.398 ;
; DPDT_SW[15] ; VGA_G[6]     ; 16.845 ; 16.845 ; 16.845 ; 16.845 ;
; DPDT_SW[15] ; VGA_G[7]     ; 17.256 ; 17.256 ; 17.256 ; 17.256 ;
; DPDT_SW[15] ; VGA_G[8]     ; 16.926 ; 16.926 ; 16.926 ; 16.926 ;
; DPDT_SW[15] ; VGA_G[9]     ; 16.887 ; 16.887 ; 16.887 ; 16.887 ;
; DPDT_SW[15] ; VGA_R[0]     ; 15.771 ; 15.771 ; 15.771 ; 15.771 ;
; DPDT_SW[15] ; VGA_R[1]     ; 15.517 ; 15.517 ; 15.517 ; 15.517 ;
; DPDT_SW[15] ; VGA_R[2]     ; 15.462 ; 15.462 ; 15.462 ; 15.462 ;
; DPDT_SW[15] ; VGA_R[3]     ; 15.342 ; 15.342 ; 15.342 ; 15.342 ;
; DPDT_SW[15] ; VGA_R[4]     ; 15.534 ; 15.534 ; 15.534 ; 15.534 ;
; DPDT_SW[15] ; VGA_R[5]     ; 15.400 ; 15.400 ; 15.400 ; 15.400 ;
; DPDT_SW[15] ; VGA_R[6]     ; 15.439 ; 15.439 ; 15.439 ; 15.439 ;
; DPDT_SW[15] ; VGA_R[7]     ; 15.077 ; 15.077 ; 15.077 ; 15.077 ;
; DPDT_SW[15] ; VGA_R[8]     ; 15.045 ; 15.045 ; 15.045 ; 15.045 ;
; DPDT_SW[15] ; VGA_R[9]     ; 14.631 ; 14.631 ; 14.631 ; 14.631 ;
; KEY[0]      ; LED_GREEN[0] ;        ; 12.977 ; 12.977 ;        ;
; KEY[0]      ; LED_GREEN[1] ;        ; 12.977 ; 12.977 ;        ;
; KEY[1]      ; LED_GREEN[2] ;        ; 12.184 ; 12.184 ;        ;
; KEY[1]      ; LED_GREEN[3] ;        ; 12.184 ; 12.184 ;        ;
; KEY[2]      ; LED_GREEN[4] ;        ; 10.886 ; 10.886 ;        ;
; KEY[2]      ; LED_GREEN[5] ;        ; 10.876 ; 10.876 ;        ;
; KEY[3]      ; LED_GREEN[6] ;        ; 10.357 ; 10.357 ;        ;
; KEY[3]      ; LED_GREEN[7] ;        ; 10.307 ; 10.307 ;        ;
+-------------+--------------+--------+--------+--------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 5.218 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 5.218 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 5.248 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 5.248 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 5.647 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 5.647 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 5.647 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 5.647 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 5.694 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 5.664 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 5.694 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 5.694 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 5.694 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 5.694 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 5.704 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 5.704 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 5.679 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                       ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 5.218 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 5.218 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 5.248 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 5.248 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 5.647 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 5.647 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 5.647 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 5.647 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 5.694 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 5.664 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 5.694 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 5.694 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 5.694 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 5.694 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 5.704 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 5.704 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 5.679 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 5.218     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 5.218     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 5.248     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 5.248     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 5.647     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 5.647     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 5.647     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 5.647     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 5.694     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 5.664     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 5.694     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 5.694     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 5.694     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 5.694     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 5.704     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 5.704     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 5.679     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 5.218     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 5.218     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 5.248     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 5.248     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 5.647     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 5.647     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 5.647     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 5.647     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 5.694     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 5.664     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 5.694     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 5.694     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 5.694     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 5.694     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 5.704     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 5.704     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 5.679     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                           ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 6.802  ; 0.000         ;
; OSC_50                                                                    ; 17.216 ; 0.000         ;
; OSC_27                                                                    ; 29.970 ; 0.000         ;
; TD_CLK                                                                    ; 31.934 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 52.343 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                           ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; OSC_27                                                                    ; 0.215 ; 0.000         ;
; OSC_50                                                                    ; 0.215 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.215 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.215 ; 0.000         ;
; TD_CLK                                                                    ; 0.215 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                        ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 3.715  ; 0.000         ;
; OSC_27                                                                    ; 17.561 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                        ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; OSC_27                                                                    ; 0.927 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 5.210 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                             ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 2.249  ; 0.000         ;
; OSC_50                                                                    ; 9.000  ; 0.000         ;
; TD_CLK                                                                    ; 16.138 ; 0.000         ;
; OSC_27                                                                    ; 16.391 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 25.851 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                   ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'OSC_50'                                                                                                      ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 17.216 ; counter_ones[17]       ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.821      ;
; 17.251 ; counter_ones[17]       ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.786      ;
; 17.286 ; counter_ones[17]       ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.751      ;
; 17.317 ; counter_ones[23]       ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.720      ;
; 17.335 ; counter_ones[11]       ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.703      ;
; 17.343 ; counter_ones[15]       ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.694      ;
; 17.352 ; counter_ones[23]       ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.685      ;
; 17.366 ; counter_ones[18]       ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.671      ;
; 17.370 ; counter_ones[11]       ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.668      ;
; 17.378 ; counter_ones[15]       ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.659      ;
; 17.387 ; counter_ones[23]       ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.650      ;
; 17.401 ; counter_ones[18]       ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.636      ;
; 17.405 ; counter_ones[11]       ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.633      ;
; 17.412 ; counter_ones[20]       ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.625      ;
; 17.413 ; counter_ones[15]       ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.624      ;
; 17.421 ; counter_ones[17]       ; seconds_ones[0]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.616      ;
; 17.433 ; counter_ones[13]       ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.604      ;
; 17.436 ; counter_ones[18]       ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.601      ;
; 17.446 ; counter_ones[14]       ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.591      ;
; 17.447 ; counter_ones[20]       ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.590      ;
; 17.459 ; counter_ones[25]       ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.578      ;
; 17.468 ; counter_ones[13]       ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.569      ;
; 17.481 ; counter_ones[14]       ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.556      ;
; 17.482 ; counter_ones[20]       ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.555      ;
; 17.494 ; counter_ones[25]       ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.543      ;
; 17.501 ; counter_ones[16]       ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.536      ;
; 17.501 ; counter_ones[26]       ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.536      ;
; 17.503 ; counter_ones[13]       ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.534      ;
; 17.508 ; counter_ones[21]       ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.529      ;
; 17.516 ; counter_ones[14]       ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.521      ;
; 17.522 ; counter_ones[23]       ; seconds_ones[0]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.515      ;
; 17.529 ; counter_ones[25]       ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.508      ;
; 17.536 ; counter_ones[16]       ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.501      ;
; 17.536 ; counter_ones[26]       ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.501      ;
; 17.540 ; counter_ones[11]       ; seconds_ones[0]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.498      ;
; 17.543 ; counter_ones[21]       ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.494      ;
; 17.548 ; counter_ones[15]       ; seconds_ones[0]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.489      ;
; 17.553 ; counter_ones[22]       ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.484      ;
; 17.568 ; counter_ones[12]       ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.469      ;
; 17.571 ; counter_ones[16]       ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.466      ;
; 17.571 ; counter_ones[26]       ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.466      ;
; 17.571 ; counter_ones[18]       ; seconds_ones[0]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.466      ;
; 17.578 ; counter_ones[21]       ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.459      ;
; 17.588 ; counter_ones[22]       ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.449      ;
; 17.603 ; counter_ones[12]       ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.434      ;
; 17.617 ; counter_ones[20]       ; seconds_ones[0]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.420      ;
; 17.623 ; counter_ones[24]       ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.414      ;
; 17.623 ; counter_ones[22]       ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.414      ;
; 17.630 ; counter_ones[19]       ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.407      ;
; 17.638 ; counter_ones[12]       ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.399      ;
; 17.638 ; counter_ones[13]       ; seconds_ones[0]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.399      ;
; 17.651 ; counter_ones[14]       ; seconds_ones[0]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.386      ;
; 17.658 ; counter_ones[24]       ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.379      ;
; 17.664 ; counter_ones[25]       ; seconds_ones[0]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.373      ;
; 17.665 ; counter_ones[19]       ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.372      ;
; 17.693 ; counter_ones[24]       ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.344      ;
; 17.700 ; counter_ones[19]       ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.337      ;
; 17.706 ; counter_ones[16]       ; seconds_ones[0]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.331      ;
; 17.706 ; counter_ones[26]       ; seconds_ones[0]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.331      ;
; 17.713 ; counter_ones[21]       ; seconds_ones[0]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.324      ;
; 17.714 ; seconds_ones[3]        ; seconds_tens[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.011     ; 2.307      ;
; 17.749 ; seconds_ones[3]        ; seconds_tens[2]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.011     ; 2.272      ;
; 17.758 ; counter_ones[22]       ; seconds_ones[0]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.279      ;
; 17.768 ; seconds_ones[2]        ; seconds_tens[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.011     ; 2.253      ;
; 17.773 ; counter_ones[12]       ; seconds_ones[0]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.264      ;
; 17.784 ; seconds_ones[3]        ; seconds_tens[1]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.011     ; 2.237      ;
; 17.803 ; seconds_ones[2]        ; seconds_tens[2]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.011     ; 2.218      ;
; 17.809 ; counter_ones[17]       ; counter_ones[17]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.223      ;
; 17.813 ; counter_ones[17]       ; counter_ones[13]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.219      ;
; 17.816 ; counter_ones[17]       ; counter_ones[19]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.216      ;
; 17.819 ; counter_ones[17]       ; counter_ones[20]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.213      ;
; 17.819 ; counter_ones[17]       ; counter_ones[21]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.213      ;
; 17.828 ; counter_ones[24]       ; seconds_ones[0]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.209      ;
; 17.835 ; counter_ones[19]       ; seconds_ones[0]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.005      ; 2.202      ;
; 17.838 ; seconds_ones[2]        ; seconds_tens[1]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.011     ; 2.183      ;
; 17.844 ; counter_ones[2]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.194      ;
; 17.845 ; seconds_ones[1]        ; seconds_tens[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.011     ; 2.176      ;
; 17.866 ; counter_ones[7]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.172      ;
; 17.879 ; counter_ones[2]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.159      ;
; 17.880 ; seconds_ones[1]        ; seconds_tens[2]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.011     ; 2.141      ;
; 17.890 ; counter_ones[17]       ; counter_ones[12]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.142      ;
; 17.890 ; counter_ones[17]       ; counter_ones[15]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.142      ;
; 17.890 ; counter_ones[17]       ; counter_ones[25]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.142      ;
; 17.892 ; counter_ones[17]       ; counter_ones[22]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.140      ;
; 17.892 ; counter_ones[3]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.146      ;
; 17.893 ; counter_ones[17]       ; counter_ones[14]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.139      ;
; 17.898 ; counter_ones[17]       ; counter_ones[23]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.134      ;
; 17.901 ; counter_ones[7]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.137      ;
; 17.901 ; seconds_ones[0]        ; seconds_tens[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.011     ; 2.120      ;
; 17.907 ; counter_ones[0]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.131      ;
; 17.910 ; counter_ones[23]       ; counter_ones[17]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.122      ;
; 17.914 ; counter_ones[2]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.124      ;
; 17.914 ; counter_ones[23]       ; counter_ones[13]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.118      ;
; 17.915 ; seconds_ones[1]        ; seconds_tens[1]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.011     ; 2.106      ;
; 17.917 ; counter_ones[23]       ; counter_ones[19]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.115      ;
; 17.920 ; counter_ones[23]       ; counter_ones[20]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.112      ;
; 17.920 ; counter_ones[23]       ; counter_ones[21]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.112      ;
; 17.923 ; counter_ones[4]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.115      ;
; 17.924 ; seconds_ones[3]        ; seconds_tens[0]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.011     ; 2.097      ;
; 17.927 ; Reset_Delay:u3|Cont[0] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 2.104      ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'OSC_27'                                                                                                               ;
+--------+-------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 29.970 ; buffer11:delayer_r|line1[634] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.014     ; 7.085      ;
; 29.984 ; buffer11:delayer_r|line1[635] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.014     ; 7.071      ;
; 30.027 ; buffer11:delayer_r|line1[636] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.014     ; 7.028      ;
; 30.041 ; buffer11:delayer_r|line1[637] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.014     ; 7.014      ;
; 30.043 ; buffer11:delayer_g|line1[631] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 7.017      ;
; 30.044 ; buffer11:delayer_g|line1[632] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 7.016      ;
; 30.063 ; buffer11:delayer_g|line1[638] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.997      ;
; 30.072 ; buffer11:delayer_g|line1[639] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.988      ;
; 30.075 ; buffer11:delayer_r|line1[634] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.982      ;
; 30.080 ; buffer11:delayer_g|line1[637] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.980      ;
; 30.089 ; buffer11:delayer_r|line1[635] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.968      ;
; 30.093 ; buffer11:delayer_r|line1[634] ; bar_y[6]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.013     ; 6.963      ;
; 30.103 ; buffer11:delayer_r|line1[638] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.014     ; 6.952      ;
; 30.106 ; buffer11:delayer_r|line1[639] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.014     ; 6.949      ;
; 30.107 ; buffer11:delayer_r|line1[635] ; bar_y[6]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.013     ; 6.949      ;
; 30.111 ; buffer11:delayer_g|line1[635] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.949      ;
; 30.114 ; buffer11:delayer_g|line1[629] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.946      ;
; 30.119 ; buffer11:delayer_r|line1[629] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.014     ; 6.936      ;
; 30.125 ; buffer11:delayer_r|line2[639] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.014     ; 6.930      ;
; 30.132 ; buffer11:delayer_r|line1[636] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.925      ;
; 30.137 ; buffer11:delayer_g|line1[631] ; pipe_corner_found_sum[16] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.923      ;
; 30.138 ; buffer11:delayer_g|line1[636] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.922      ;
; 30.138 ; buffer11:delayer_g|line1[632] ; pipe_corner_found_sum[16] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.922      ;
; 30.146 ; buffer11:delayer_r|line1[637] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.911      ;
; 30.150 ; buffer11:delayer_r|line1[636] ; bar_y[6]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.013     ; 6.906      ;
; 30.155 ; buffer11:delayer_g|line2[639] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.905      ;
; 30.157 ; buffer11:delayer_g|line1[638] ; pipe_corner_found_sum[16] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.903      ;
; 30.159 ; buffer11:delayer_g|line1[630] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.901      ;
; 30.159 ; buffer11:delayer_g|line1[634] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.901      ;
; 30.164 ; buffer11:delayer_r|line1[637] ; bar_y[6]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.013     ; 6.892      ;
; 30.166 ; buffer11:delayer_g|line1[639] ; pipe_corner_found_sum[16] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.894      ;
; 30.169 ; buffer11:delayer_r|line1[634] ; pipe_corner_found_sum[16] ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.888      ;
; 30.172 ; buffer11:delayer_g|line1[631] ; pipe_corner_found_sum[15] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.888      ;
; 30.173 ; buffer11:delayer_g|line1[632] ; pipe_corner_found_sum[15] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.887      ;
; 30.174 ; buffer11:delayer_g|line1[637] ; pipe_corner_found_sum[16] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.886      ;
; 30.175 ; buffer11:delayer_r|line1[634] ; bar_y[0]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.882      ;
; 30.175 ; buffer11:delayer_r|line1[634] ; bar_y[5]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.882      ;
; 30.175 ; buffer11:delayer_r|line1[634] ; bar_y[3]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.882      ;
; 30.175 ; buffer11:delayer_r|line1[634] ; bar_y[1]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.882      ;
; 30.175 ; buffer11:delayer_r|line1[634] ; bar_y[2]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.882      ;
; 30.175 ; buffer11:delayer_r|line1[634] ; bar_y[7]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.882      ;
; 30.175 ; buffer11:delayer_r|line1[634] ; bar_y[8]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.882      ;
; 30.175 ; buffer11:delayer_r|line1[634] ; bar_y[10]                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.882      ;
; 30.175 ; buffer11:delayer_r|line1[634] ; bar_y[9]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.882      ;
; 30.175 ; buffer11:delayer_r|line2[633] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 6.891      ;
; 30.183 ; buffer11:delayer_r|line1[635] ; pipe_corner_found_sum[16] ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.874      ;
; 30.186 ; buffer11:delayer_g|line3[637] ; lowest_brick_y[1]         ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.874      ;
; 30.186 ; buffer11:delayer_g|line3[637] ; lowest_brick_y[7]         ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.874      ;
; 30.189 ; buffer11:delayer_r|line1[635] ; bar_y[0]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.868      ;
; 30.189 ; buffer11:delayer_r|line1[635] ; bar_y[5]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.868      ;
; 30.189 ; buffer11:delayer_r|line1[635] ; bar_y[3]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.868      ;
; 30.189 ; buffer11:delayer_r|line1[635] ; bar_y[1]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.868      ;
; 30.189 ; buffer11:delayer_r|line1[635] ; bar_y[2]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.868      ;
; 30.189 ; buffer11:delayer_r|line1[635] ; bar_y[7]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.868      ;
; 30.189 ; buffer11:delayer_r|line1[635] ; bar_y[8]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.868      ;
; 30.189 ; buffer11:delayer_r|line1[635] ; bar_y[10]                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.868      ;
; 30.189 ; buffer11:delayer_r|line1[635] ; bar_y[9]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.868      ;
; 30.190 ; buffer11:delayer_r|line1[632] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.014     ; 6.865      ;
; 30.192 ; buffer11:delayer_g|line1[638] ; pipe_corner_found_sum[15] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.868      ;
; 30.197 ; buffer11:delayer_g|line2[638] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.863      ;
; 30.201 ; buffer11:delayer_g|line1[639] ; pipe_corner_found_sum[15] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.859      ;
; 30.204 ; buffer11:delayer_r|line1[634] ; pipe_corner_found_sum[15] ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.853      ;
; 30.204 ; buffer11:delayer_g|line1[631] ; lowest_brick_y[1]         ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 6.858      ;
; 30.204 ; buffer11:delayer_g|line1[631] ; lowest_brick_y[7]         ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 6.858      ;
; 30.205 ; buffer11:delayer_g|line1[635] ; pipe_corner_found_sum[16] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.855      ;
; 30.205 ; buffer11:delayer_g|line1[632] ; lowest_brick_y[1]         ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 6.857      ;
; 30.205 ; buffer11:delayer_g|line1[632] ; lowest_brick_y[7]         ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 6.857      ;
; 30.207 ; buffer11:delayer_g|line1[631] ; pipe_corner_found_sum[14] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.853      ;
; 30.208 ; buffer11:delayer_r|line1[638] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.849      ;
; 30.208 ; buffer11:delayer_g|line1[629] ; pipe_corner_found_sum[16] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.852      ;
; 30.208 ; buffer11:delayer_g|line1[632] ; pipe_corner_found_sum[14] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.852      ;
; 30.209 ; buffer11:delayer_g|line1[637] ; pipe_corner_found_sum[15] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.851      ;
; 30.211 ; buffer11:delayer_r|line1[639] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.846      ;
; 30.215 ; buffer11:delayer_r|line3[637] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.015     ; 6.839      ;
; 30.218 ; buffer11:delayer_r|line1[635] ; pipe_corner_found_sum[15] ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.839      ;
; 30.219 ; buffer11:delayer_r|line2[630] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 6.847      ;
; 30.220 ; buffer11:delayer_r|line3[635] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.015     ; 6.834      ;
; 30.224 ; buffer11:delayer_r|line1[629] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.833      ;
; 30.226 ; buffer11:delayer_r|line1[638] ; bar_y[6]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.013     ; 6.830      ;
; 30.226 ; buffer11:delayer_r|line1[636] ; pipe_corner_found_sum[16] ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.831      ;
; 30.227 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[3]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.002     ; 6.840      ;
; 30.227 ; buffer11:delayer_g|line1[638] ; pipe_corner_found_sum[14] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.833      ;
; 30.228 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[2]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.002     ; 6.839      ;
; 30.229 ; buffer11:delayer_g|line3[637] ; block_wall_found_sum[1]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.002     ; 6.838      ;
; 30.229 ; buffer11:delayer_g|line2[633] ; lowest_brick_y[1]         ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.831      ;
; 30.229 ; buffer11:delayer_g|line2[633] ; lowest_brick_y[7]         ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.831      ;
; 30.229 ; buffer11:delayer_r|line1[639] ; bar_y[6]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.013     ; 6.827      ;
; 30.230 ; buffer11:delayer_r|line2[639] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.827      ;
; 30.232 ; buffer11:delayer_r|line1[636] ; bar_y[0]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.825      ;
; 30.232 ; buffer11:delayer_r|line1[636] ; bar_y[5]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.825      ;
; 30.232 ; buffer11:delayer_r|line1[636] ; bar_y[3]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.825      ;
; 30.232 ; buffer11:delayer_r|line1[636] ; bar_y[1]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.825      ;
; 30.232 ; buffer11:delayer_r|line1[636] ; bar_y[2]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.825      ;
; 30.232 ; buffer11:delayer_r|line1[636] ; bar_y[7]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.825      ;
; 30.232 ; buffer11:delayer_r|line1[636] ; bar_y[8]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.825      ;
; 30.232 ; buffer11:delayer_r|line1[636] ; bar_y[10]                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.825      ;
; 30.232 ; buffer11:delayer_r|line1[636] ; bar_y[9]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 6.825      ;
; 30.232 ; buffer11:delayer_g|line1[636] ; pipe_corner_found_sum[16] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.828      ;
; 30.236 ; buffer11:delayer_g|line1[639] ; pipe_corner_found_sum[14] ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 6.824      ;
; 30.237 ; buffer11:delayer_r|line1[631] ; bar_y[4]                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.014     ; 6.818      ;
+--------+-------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 31.934 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.109     ; 5.026      ;
; 31.981 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.104     ; 4.984      ;
; 32.073 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.104     ; 4.892      ;
; 32.089 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.104     ; 4.876      ;
; 32.121 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.104     ; 4.844      ;
; 32.128 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.104     ; 4.837      ;
; 32.209 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.015      ; 4.875      ;
; 32.210 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.084      ; 4.943      ;
; 32.213 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.084      ; 4.940      ;
; 32.220 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.081      ; 4.930      ;
; 32.222 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.081      ; 4.928      ;
; 32.222 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.081      ; 4.928      ;
; 32.222 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.081      ; 4.928      ;
; 32.224 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.081      ; 4.926      ;
; 32.256 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.020      ; 4.833      ;
; 32.257 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.089      ; 4.901      ;
; 32.260 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.089      ; 4.898      ;
; 32.267 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.888      ;
; 32.269 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.886      ;
; 32.269 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.886      ;
; 32.269 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.886      ;
; 32.271 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.884      ;
; 32.348 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.020      ; 4.741      ;
; 32.349 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.089      ; 4.809      ;
; 32.352 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.089      ; 4.806      ;
; 32.359 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.796      ;
; 32.361 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.794      ;
; 32.361 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.794      ;
; 32.361 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.794      ;
; 32.363 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.792      ;
; 32.364 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.020      ; 4.725      ;
; 32.365 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.089      ; 4.793      ;
; 32.368 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.089      ; 4.790      ;
; 32.375 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.780      ;
; 32.377 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.778      ;
; 32.377 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.778      ;
; 32.377 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.778      ;
; 32.379 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.776      ;
; 32.396 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.020      ; 4.693      ;
; 32.397 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.089      ; 4.761      ;
; 32.400 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.089      ; 4.758      ;
; 32.403 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.020      ; 4.686      ;
; 32.404 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.089      ; 4.754      ;
; 32.407 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.089      ; 4.751      ;
; 32.407 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.748      ;
; 32.409 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.746      ;
; 32.409 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.746      ;
; 32.409 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.746      ;
; 32.411 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.744      ;
; 32.414 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.741      ;
; 32.416 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.739      ;
; 32.416 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.739      ;
; 32.416 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.739      ;
; 32.418 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.086      ; 4.737      ;
; 32.862 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.002     ; 4.205      ;
; 33.137 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.122      ; 4.054      ;
; 33.138 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.191      ; 4.122      ;
; 33.141 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.191      ; 4.119      ;
; 33.148 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.188      ; 4.109      ;
; 33.150 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.188      ; 4.107      ;
; 33.150 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.188      ; 4.107      ;
; 33.150 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.188      ; 4.107      ;
; 33.152 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.188      ; 4.105      ;
; 33.512 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.147     ; 3.410      ;
; 33.787 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.023     ; 3.259      ;
; 33.788 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.046      ; 3.327      ;
; 33.791 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.046      ; 3.324      ;
; 33.798 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.043      ; 3.314      ;
; 33.800 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.043      ; 3.312      ;
; 33.800 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.043      ; 3.312      ;
; 33.800 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.043      ; 3.312      ;
; 33.802 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.043      ; 3.310      ;
; 33.937 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.025     ; 3.107      ;
; 33.939 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.025     ; 3.105      ;
; 33.971 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 3.098      ;
; 33.981 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.025     ; 3.063      ;
; 34.011 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 3.058      ;
; 34.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 3.036      ;
; 34.056 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.025     ; 2.988      ;
; 34.057 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.025     ; 2.987      ;
; 34.062 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 3.114      ;
; 34.078 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.025     ; 2.966      ;
; 34.094 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.025     ; 2.950      ;
; 34.149 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.920      ;
; 34.151 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.918      ;
; 34.152 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.917      ;
; 34.154 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.915      ;
; 34.160 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.909      ;
; 34.183 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.025      ; 2.911      ;
; 34.186 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.025      ; 2.908      ;
; 34.193 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.876      ;
; 34.196 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.873      ;
; 34.212 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 2.964      ;
; 34.223 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.025      ; 2.871      ;
; 34.226 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.025      ; 2.868      ;
; 34.245 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.025      ; 2.849      ;
; 34.248 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.025      ; 2.846      ;
; 34.268 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.801      ;
; 34.269 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.800      ;
; 34.271 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.798      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 52.343 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.392      ;
; 52.343 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.392      ;
; 52.343 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.392      ;
; 52.343 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.392      ;
; 52.343 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.392      ;
; 52.343 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.392      ;
; 52.343 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.392      ;
; 52.343 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.392      ;
; 52.343 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.392      ;
; 52.360 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.375      ;
; 52.360 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.375      ;
; 52.360 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.375      ;
; 52.360 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.375      ;
; 52.360 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.375      ;
; 52.360 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.375      ;
; 52.360 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.375      ;
; 52.360 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.375      ;
; 52.360 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.375      ;
; 52.432 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.303      ;
; 52.432 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.303      ;
; 52.432 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.303      ;
; 52.432 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.303      ;
; 52.432 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.303      ;
; 52.432 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.303      ;
; 52.432 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.303      ;
; 52.432 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.303      ;
; 52.432 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.303      ;
; 52.459 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.276      ;
; 52.459 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.276      ;
; 52.459 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.276      ;
; 52.459 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.276      ;
; 52.459 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.276      ;
; 52.459 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.276      ;
; 52.459 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.276      ;
; 52.459 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.276      ;
; 52.459 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.276      ;
; 52.527 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.208      ;
; 52.544 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.191      ;
; 52.616 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.119      ;
; 52.643 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.092      ;
; 52.710 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.025      ;
; 52.710 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.025      ;
; 52.710 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.025      ;
; 52.710 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.025      ;
; 52.710 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.025      ;
; 52.710 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.025      ;
; 52.710 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.025      ;
; 52.710 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.025      ;
; 52.710 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.025      ;
; 52.746 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.989      ;
; 52.746 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.989      ;
; 52.746 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.989      ;
; 52.746 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.989      ;
; 52.746 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.989      ;
; 52.746 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.989      ;
; 52.746 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.989      ;
; 52.746 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.989      ;
; 52.746 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.989      ;
; 52.847 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.888      ;
; 52.847 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.888      ;
; 52.847 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.888      ;
; 52.847 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.888      ;
; 52.847 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.888      ;
; 52.847 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.888      ;
; 52.847 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.888      ;
; 52.847 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.888      ;
; 52.847 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.888      ;
; 52.861 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.874      ;
; 52.861 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.874      ;
; 52.861 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.874      ;
; 52.861 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.874      ;
; 52.861 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.874      ;
; 52.861 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.874      ;
; 52.861 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.874      ;
; 52.861 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.874      ;
; 52.861 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.874      ;
; 52.894 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.841      ;
; 52.930 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.805      ;
; 52.979 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.756      ;
; 52.979 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.756      ;
; 52.979 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.756      ;
; 52.979 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.756      ;
; 52.979 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.756      ;
; 52.979 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.756      ;
; 52.979 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.756      ;
; 52.979 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.756      ;
; 52.979 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.756      ;
; 53.031 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.704      ;
; 53.045 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.690      ;
; 53.163 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.572      ;
; 53.208 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.527      ;
; 53.208 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.527      ;
; 53.209 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.526      ;
; 53.211 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.524      ;
; 53.213 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.522      ;
; 53.327 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.408      ;
; 53.329 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.406      ;
; 53.337 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.398      ;
; 53.338 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.397      ;
; 53.368 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.367      ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; brick_edge_found_sum[0]                                                                                                                                        ; brick_edge_found_sum[0]                                                                                                                                        ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; det_set                                                                                                                                                        ; det_set                                                                                                                                                        ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jump_flag_ctrl                                                                                                                                                 ; jump_flag_ctrl                                                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; counter_jump[0]                                                                                                                                                ; counter_jump[0]                                                                                                                                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; BTN_a                                                                                                                                                          ; BTN_a                                                                                                                                                          ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; YCbCr2RGB:u8|Z_OUT[0]                                                                                                                                          ; YCbCr2RGB:u8|oBlue[0]                                                                                                                                          ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; buffer11:delayer_goomba|line5[630]                                                                                                                             ; buffer11:delayer_goomba|line5[631]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.393      ;
; 0.244 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; buffer11:delayer_g|line4[0]                                                                                                                                    ; buffer11:delayer_g|altshift_taps:line5_rtl_0|shift_taps_54q:auto_generated|altsyncram_n0c1:altsyncram2|ram_block3a0~porta_datain_reg1                          ; OSC_27       ; OSC_27      ; 0.000        ; 0.069      ; 0.452      ;
; 0.246 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; buffer11:delayer_goomba|line9[0]                                                                                                                               ; buffer11:delayer_g|altshift_taps:line5_rtl_0|shift_taps_54q:auto_generated|altsyncram_n0c1:altsyncram2|ram_block3a40~porta_datain_reg2                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.069      ; 0.454      ;
; 0.247 ; buffer11:delayer_goomba|line2[638]                                                                                                                             ; buffer11:delayer_goomba|line2[639]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; buffer11:delayer_goomba|line11[632]                                                                                                                            ; buffer11:delayer_goomba|line11[633]                                                                                                                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; buffer11:delayer_goomba|line1[630]                                                                                                                             ; buffer11:delayer_goomba|line1[631]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; buffer11:delayer_b|line1[635]                                                                                                                                  ; buffer11:delayer_b|line1[636]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; buffer11:delayer_goomba|line9[638]                                                                                                                             ; buffer11:delayer_goomba|line9[639]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; buffer11:delayer_goomba|line3[634]                                                                                                                             ; buffer11:delayer_goomba|line3[635]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; buffer11:delayer_goomba|line1[634]                                                                                                                             ; buffer11:delayer_goomba|line1[635]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; buffer11:delayer_r|line5[0]                                                                                                                                    ; buffer11:delayer_g|altshift_taps:line5_rtl_0|shift_taps_54q:auto_generated|altsyncram_n0c1:altsyncram2|ram_block3a11~porta_datain_reg0                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.070      ; 0.457      ;
; 0.249 ; buffer11:delayer_b|line9[631]                                                                                                                                  ; buffer11:delayer_b|line9[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; buffer11:delayer_goomba|line7[633]                                                                                                                             ; buffer11:delayer_goomba|line7[634]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; buffer11:delayer_goomba|line5[631]                                                                                                                             ; buffer11:delayer_goomba|line5[632]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; buffer11:delayer_g|line3[0]                                                                                                                                    ; buffer11:delayer_g|altshift_taps:line5_rtl_0|shift_taps_54q:auto_generated|altsyncram_n0c1:altsyncram2|ram_block3a0~porta_datain_reg2                          ; OSC_27       ; OSC_27      ; 0.000        ; 0.069      ; 0.457      ;
; 0.250 ; buffer11:delayer_r|line4[0]                                                                                                                                    ; buffer11:delayer_g|altshift_taps:line5_rtl_0|shift_taps_54q:auto_generated|altsyncram_n0c1:altsyncram2|ram_block3a11~porta_datain_reg1                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.070      ; 0.458      ;
; 0.251 ; buffer11:delayer_goomba|line7[631]                                                                                                                             ; buffer11:delayer_goomba|line7[632]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; buffer11:delayer_b|line9[630]                                                                                                                                  ; buffer11:delayer_b|line9[631]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; buffer11:delayer_b|line5[629]                                                                                                                                  ; buffer11:delayer_b|line5[630]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; buffer11:delayer_goomba|line2[630]                                                                                                                             ; buffer11:delayer_goomba|line2[631]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; buffer11:delayer_g|line3[631]                                                                                                                                  ; buffer11:delayer_g|line3[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; buffer11:delayer_b|line7[633]                                                                                                                                  ; buffer11:delayer_b|line7[634]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; buffer11:delayer_goomba|line10[629]                                                                                                                            ; buffer11:delayer_goomba|line10[630]                                                                                                                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; buffer11:delayer_goomba|line1[629]                                                                                                                             ; buffer11:delayer_goomba|line1[630]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; buffer11:delayer_b|line9[634]                                                                                                                                  ; buffer11:delayer_b|line9[635]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; buffer11:delayer_b|line7[631]                                                                                                                                  ; buffer11:delayer_b|line7[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; buffer11:delayer_goomba|line9[635]                                                                                                                             ; buffer11:delayer_goomba|line9[636]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; buffer11:delayer_r|line1[634]                                                                                                                                  ; buffer11:delayer_r|line1[635]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; buffer11:delayer_goomba|line6[635]                                                                                                                             ; buffer11:delayer_goomba|line6[636]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; buffer11:delayer_goomba|line6[629]                                                                                                                             ; buffer11:delayer_goomba|line6[630]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; buffer11:delayer_r|line9[630]                                                                                                                                  ; buffer11:delayer_r|line9[631]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; buffer11:delayer_b|line2[636]                                                                                                                                  ; buffer11:delayer_b|line2[637]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; buffer11:delayer_b|line1[629]                                                                                                                                  ; buffer11:delayer_b|line1[630]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; buffer11:delayer_goomba|line9[629]                                                                                                                             ; buffer11:delayer_goomba|line9[630]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; buffer11:delayer_goomba|line6[636]                                                                                                                             ; buffer11:delayer_goomba|line6[637]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; buffer11:delayer_goomba|line4[637]                                                                                                                             ; buffer11:delayer_goomba|line4[638]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; buffer11:delayer_r|line9[633]                                                                                                                                  ; buffer11:delayer_r|line9[634]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; buffer11:delayer_b|line7[632]                                                                                                                                  ; buffer11:delayer_b|line7[633]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; buffer11:delayer_b|line11[629]                                                                                                                                 ; buffer11:delayer_b|line11[630]                                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; buffer11:delayer_goomba|line7[629]                                                                                                                             ; buffer11:delayer_goomba|line7[630]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; buffer11:delayer_goomba|line3[637]                                                                                                                             ; buffer11:delayer_goomba|line3[638]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; buffer11:delayer_goomba|line6[637]                                                                                                                             ; buffer11:delayer_goomba|line6[638]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; buffer11:delayer_goomba|line5[635]                                                                                                                             ; buffer11:delayer_goomba|line5[636]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; buffer11:delayer_goomba|line2[636]                                                                                                                             ; buffer11:delayer_goomba|line2[637]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; buffer11:delayer_b|line5[631]                                                                                                                                  ; buffer11:delayer_b|line5[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; buffer11:delayer_goomba|line9[634]                                                                                                                             ; buffer11:delayer_goomba|line9[635]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; buffer11:delayer_goomba|line9[633]                                                                                                                             ; buffer11:delayer_goomba|line9[634]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; buffer11:delayer_r|line3[637]                                                                                                                                  ; buffer11:delayer_r|line3[638]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; buffer11:delayer_goomba|line7[636]                                                                                                                             ; buffer11:delayer_goomba|line7[637]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; buffer11:delayer_goomba|line10[637]                                                                                                                            ; buffer11:delayer_goomba|line10[638]                                                                                                                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; buffer11:delayer_goomba|line7[635]                                                                                                                             ; buffer11:delayer_goomba|line7[636]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; buffer11:delayer_g|line8[631]                                                                                                                                  ; buffer11:delayer_g|line8[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.412      ;
; 0.261 ; buffer11:delayer_goomba|line10[638]                                                                                                                            ; buffer11:delayer_goomba|line10[639]                                                                                                                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.413      ;
; 0.261 ; buffer11:delayer_g|line8[630]                                                                                                                                  ; buffer11:delayer_g|line8[631]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.413      ;
; 0.261 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.413      ;
; 0.262 ; buffer11:delayer_goomba|line3[629]                                                                                                                             ; buffer11:delayer_goomba|line3[630]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.414      ;
; 0.262 ; buffer11:delayer_b|line8[631]                                                                                                                                  ; buffer11:delayer_b|line8[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.414      ;
; 0.262 ; buffer11:delayer_b|line5[633]                                                                                                                                  ; buffer11:delayer_b|line5[634]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.414      ;
; 0.263 ; buffer11:delayer_b|line6[634]                                                                                                                                  ; buffer11:delayer_b|line6[635]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; buffer11:delayer_goomba|line9[631]                                                                                                                             ; buffer11:delayer_goomba|line9[632]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.416      ;
; 0.264 ; buffer11:delayer_r|line10[634]                                                                                                                                 ; buffer11:delayer_r|line10[635]                                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.416      ;
; 0.264 ; buffer11:delayer_r|line9[631]                                                                                                                                  ; buffer11:delayer_r|line9[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.416      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'OSC_50'                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; 0.215 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.141     ; 0.367      ;
; 0.215 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.141     ; 0.367      ;
; 0.215 ; Reset_Delay:u3|oRST_2             ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u3|oRST_1             ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; seconds_thousands[0]              ; seconds_thousands[0]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; seconds_thousands[1]              ; seconds_thousands[1]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; seconds_thousands[2]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; seconds_thousands[3]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; counter_ones[26]                  ; counter_ones[26]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.395      ;
; 0.254 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.406      ;
; 0.268 ; seconds_hundreds[3]               ; seconds_hundreds[3]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.420      ;
; 0.274 ; seconds_thousands[1]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.426      ;
; 0.276 ; seconds_thousands[0]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.428      ;
; 0.277 ; seconds_ones[3]                   ; seconds_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.429      ;
; 0.279 ; seconds_thousands[0]              ; seconds_thousands[1]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.431      ;
; 0.331 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.483      ;
; 0.333 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|oRST_0             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.486      ;
; 0.353 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; counter_ones[24]                  ; counter_ones[24]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; counter_ones[10]                  ; counter_ones[10]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; counter_ones[1]                   ; counter_ones[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter_ones[4]                   ; counter_ones[4]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter_ones[11]                  ; counter_ones[11]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; counter_ones[8]                   ; counter_ones[8]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; counter_ones[6]                   ; counter_ones[6]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; counter_ones[0]                   ; counter_ones[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; counter_ones[2]                   ; counter_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; counter_ones[5]                   ; counter_ones[5]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; counter_ones[3]                   ; counter_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; counter_ones[16]                  ; counter_ones[16]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; counter_ones[9]                   ; counter_ones[9]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; counter_ones[18]                  ; counter_ones[18]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; seconds_hundreds[1]               ; seconds_hundreds[1]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; seconds_hundreds[0]               ; seconds_hundreds[0]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.536      ;
; 0.389 ; seconds_ones[1]                   ; seconds_ones[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.541      ;
; 0.389 ; seconds_hundreds[2]               ; seconds_hundreds[2]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.541      ;
; 0.398 ; seconds_thousands[2]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.550      ;
; 0.403 ; seconds_tens[2]                   ; seconds_tens[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.555      ;
; 0.403 ; seconds_thousands[1]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.555      ;
; 0.405 ; seconds_tens[0]                   ; seconds_tens[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.557      ;
; 0.413 ; seconds_ones[0]                   ; seconds_ones[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.565      ;
; 0.413 ; seconds_tens[1]                   ; seconds_tens[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.565      ;
; 0.415 ; seconds_ones[2]                   ; seconds_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.567      ;
; 0.421 ; seconds_tens[3]                   ; seconds_tens[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.573      ;
; 0.491 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.643      ;
; 0.493 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.647      ;
; 0.498 ; counter_ones[10]                  ; counter_ones[11]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; counter_ones[1]                   ; counter_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; counter_ones[8]                   ; counter_ones[9]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; counter_ones[7]                   ; counter_ones[8]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.653      ;
; 0.503 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.655      ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                    ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                    ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                     ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                    ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                      ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mWR                                                                                                                           ; Sdram_Control_4Port:u6|mWR                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Read_OTERM37                                                                                                                  ; Sdram_Control_4Port:u6|Read_OTERM37                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                         ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                          ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                      ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                        ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mRD                                                                                                                           ; Sdram_Control_4Port:u6|mRD                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                            ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                    ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                     ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                   ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                       ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                            ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                      ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                      ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                     ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                      ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                        ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                      ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u6|command:command1|SA[11]                                                                                                       ; Sdram_Control_4Port:u6|SA[11]                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                       ; Sdram_Control_4Port:u6|SA[10]                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                          ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM11 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM11 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                            ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; Sdram_Control_4Port:u6|Pre_RD                                                                                                                        ; Sdram_Control_4Port:u6|Write_OTERM49                                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; Sdram_Control_4Port:u6|Read_OTERM39                                                                                                                  ; Sdram_Control_4Port:u6|Read_OTERM37                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                            ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.399      ;
; 0.250 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                          ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.403      ;
; 0.254 ; Sdram_Control_4Port:u6|mDATAOUT[6]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.066      ; 0.458      ;
; 0.254 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; Sdram_Control_4Port:u6|mDATAOUT[15]                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.066      ; 0.459      ;
; 0.256 ; Sdram_Control_4Port:u6|mDATAOUT[9]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.066      ; 0.460      ;
; 0.257 ; Sdram_Control_4Port:u6|mDATAOUT[13]                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.066      ; 0.461      ;
; 0.257 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; Sdram_Control_4Port:u6|mDATAOUT[4]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.066      ; 0.462      ;
; 0.258 ; Sdram_Control_4Port:u6|mDATAOUT[7]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.066      ; 0.462      ;
; 0.258 ; Sdram_Control_4Port:u6|mDATAOUT[8]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.066      ; 0.462      ;
; 0.258 ; Sdram_Control_4Port:u6|mDATAOUT[14]                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.066      ; 0.462      ;
; 0.259 ; Sdram_Control_4Port:u6|mDATAOUT[5]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.066      ; 0.463      ;
; 0.259 ; Sdram_Control_4Port:u6|mDATAOUT[11]                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.066      ; 0.463      ;
; 0.260 ; Sdram_Control_4Port:u6|mDATAOUT[12]                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.066      ; 0.464      ;
; 0.262 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.414      ;
; 0.265 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.417      ;
; 0.285 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.066      ; 0.489      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.399      ;
; 0.254 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.408      ;
; 0.361 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.517      ;
; 0.370 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.527      ;
; 0.377 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.530      ;
; 0.420 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.572      ;
; 0.500 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.652      ;
; 0.503 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.655      ;
; 0.514 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.666      ;
; 0.517 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.670      ;
; 0.535 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.687      ;
; 0.538 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.690      ;
; 0.552 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.704      ;
; 0.552 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.705      ;
; 0.554 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.706      ;
; 0.570 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.722      ;
; 0.570 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.722      ;
; 0.587 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.739      ;
; 0.588 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.740      ;
; 0.589 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.741      ;
; 0.604 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.756      ;
; 0.604 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.756      ;
; 0.604 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.756      ;
; 0.604 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.756      ;
; 0.604 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.756      ;
; 0.604 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.756      ;
; 0.604 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.756      ;
; 0.604 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.756      ;
; 0.605 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.757      ;
; 0.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.760      ;
; 0.622 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.774      ;
; 0.623 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.775      ;
; 0.624 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.776      ;
; 0.640 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.792      ;
; 0.643 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.795      ;
; 0.653 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.657 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.809      ;
; 0.659 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.811      ;
; 0.678 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.830      ;
; 0.689 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.841      ;
; 0.692 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.844      ;
; 0.694 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.846      ;
; 0.713 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.865      ;
; 0.722 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.874      ;
; 0.722 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.874      ;
; 0.722 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.874      ;
; 0.722 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.874      ;
; 0.722 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.874      ;
; 0.722 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.874      ;
; 0.722 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.874      ;
; 0.729 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.881      ;
; 0.736 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.888      ;
; 0.736 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.888      ;
; 0.736 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.888      ;
; 0.736 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.888      ;
; 0.736 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.888      ;
; 0.736 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.888      ;
; 0.748 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.900      ;
; 0.764 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.916      ;
; 0.783 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.935      ;
; 0.818 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.970      ;
; 0.837 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.989      ;
; 0.837 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.989      ;
; 0.837 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.989      ;
; 0.837 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.989      ;
; 0.837 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.989      ;
; 0.873 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.025      ;
; 0.873 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.025      ;
; 0.873 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.025      ;
; 0.873 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.025      ;
; 0.940 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.092      ;
; 0.967 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.119      ;
; 1.039 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.191      ;
; 1.056 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.208      ;
; 1.151 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.303      ;
; 1.223 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.375      ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.389      ;
; 0.241 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[8]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.394      ;
; 0.248 ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; ITU_656_Decoder:u4|Window[23]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; ITU_656_Decoder:u4|Window[22]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.401      ;
; 0.297 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.108      ; 0.557      ;
; 0.314 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.001     ; 0.465      ;
; 0.319 ; ITU_656_Decoder:u4|Window[5]                                                                                                                                    ; ITU_656_Decoder:u4|Window[13]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.013      ; 0.484      ;
; 0.320 ; ITU_656_Decoder:u4|Window[6]                                                                                                                                    ; ITU_656_Decoder:u4|Window[14]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.013      ; 0.485      ;
; 0.323 ; ITU_656_Decoder:u4|Window[7]                                                                                                                                    ; ITU_656_Decoder:u4|Window[15]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.013      ; 0.488      ;
; 0.324 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.476      ;
; 0.326 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.478      ;
; 0.329 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[3]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; ITU_656_Decoder:u4|Window[0]                                                                                                                                    ; ITU_656_Decoder:u4|Window[8]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.481      ;
; 0.332 ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                    ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.484      ;
; 0.334 ; ITU_656_Decoder:u4|Window[13]                                                                                                                                   ; ITU_656_Decoder:u4|Window[21]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.486      ;
; 0.337 ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; ITU_656_Decoder:u4|Window[20]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.489      ;
; 0.348 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[4]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.500      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.026     ; 0.479      ;
; 0.355 ; ITU_656_Decoder:u4|YCbCr[8]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.441      ; 0.934      ;
; 0.358 ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.510      ;
; 0.364 ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.441      ; 0.943      ;
; 0.364 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.001     ; 0.515      ;
; 0.366 ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.520      ;
; 0.375 ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.530      ;
; 0.381 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.026      ; 0.559      ;
; 0.381 ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.535      ;
; 0.385 ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.537      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.539      ;
; 0.388 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.540      ;
; 0.391 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.543      ;
; 0.392 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.001     ; 0.543      ;
; 0.400 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.047      ; 0.599      ;
; 0.402 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.022     ; 0.532      ;
; 0.406 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.558      ;
; 0.409 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.561      ;
; 0.413 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.433      ; 0.984      ;
; 0.413 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.565      ;
; 0.415 ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.375      ; 0.928      ;
; 0.416 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[2]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.568      ;
; 0.417 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.433      ; 0.988      ;
; 0.417 ; ITU_656_Decoder:u4|Window[2]                                                                                                                                    ; ITU_656_Decoder:u4|Window[10]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.005     ; 0.564      ;
; 0.420 ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.375      ; 0.933      ;
; 0.425 ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.372      ; 0.935      ;
; 0.426 ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.375      ; 0.939      ;
; 0.427 ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.372      ; 0.937      ;
; 0.427 ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.375      ; 0.940      ;
; 0.436 ; ITU_656_Decoder:u4|YCbCr[9]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.358      ; 0.932      ;
; 0.436 ; ITU_656_Decoder:u4|YCbCr[15]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.361      ; 0.935      ;
; 0.438 ; ITU_656_Decoder:u4|YCbCr[13]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.361      ; 0.937      ;
; 0.438 ; ITU_656_Decoder:u4|YCbCr[14]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.361      ; 0.937      ;
; 0.442 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.458      ; 1.038      ;
; 0.445 ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.375      ; 0.958      ;
; 0.451 ; ITU_656_Decoder:u4|YCbCr[11]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.358      ; 0.947      ;
; 0.452 ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.001      ; 0.605      ;
; 0.458 ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.610      ;
; 0.493 ; ITU_656_Decoder:u4|YCbCr[12]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.361      ; 0.992      ;
; 0.496 ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.648      ;
; 0.504 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.006      ; 0.662      ;
; 0.504 ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.656      ;
; 0.504 ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.656      ;
; 0.504 ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.656      ;
; 0.506 ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.658      ;
; 0.508 ; ITU_656_Decoder:u4|YCbCr[10]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.358      ; 1.004      ;
; 0.511 ; ITU_656_Decoder:u4|Window[3]                                                                                                                                    ; ITU_656_Decoder:u4|Window[11]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; ITU_656_Decoder:u4|Window[18]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.102     ; 0.562      ;
; 0.513 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.440      ; 1.091      ;
; 0.513 ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Window[9]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.667      ;
; 0.517 ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; ITU_656_Decoder:u4|Cb[4]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.229     ; 0.441      ;
; 0.518 ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; ITU_656_Decoder:u4|Cb[5]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.229     ; 0.442      ;
; 0.521 ; ITU_656_Decoder:u4|Cb[2]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.229     ; 0.444      ;
; 0.521 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.673      ;
; 0.521 ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.673      ;
; 0.522 ; ITU_656_Decoder:u4|Cb[7]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.229     ; 0.445      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                              ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 3.715 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.008     ; 0.939      ;
; 3.715 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.008     ; 0.939      ;
; 3.837 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.824      ;
; 3.837 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.824      ;
; 3.837 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.824      ;
; 3.837 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.824      ;
; 3.837 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.824      ;
; 3.837 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.824      ;
; 3.837 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.824      ;
; 3.837 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.824      ;
; 3.845 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.818      ;
; 3.845 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.818      ;
; 3.845 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.818      ;
; 3.845 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.818      ;
; 3.845 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.818      ;
; 3.845 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.818      ;
; 3.845 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.818      ;
; 3.845 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.818      ;
; 3.856 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.805      ;
; 3.856 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.805      ;
; 3.856 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.805      ;
; 3.856 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.805      ;
; 3.856 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM5  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.805      ;
; 3.856 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM3  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.805      ;
; 3.856 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM1  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.805      ;
; 3.856 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM7  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.805      ;
; 3.856 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.805      ;
; 3.856 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM11 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.805      ;
; 3.856 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 0.805      ;
; 3.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.733      ;
; 3.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.733      ;
; 3.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.733      ;
; 3.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.733      ;
; 3.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.733      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'OSC_27'                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.561 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; -0.006     ; 0.984      ;
; 17.561 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; -0.006     ; 0.984      ;
; 17.561 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; -0.006     ; 0.984      ;
; 17.561 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; -0.006     ; 0.984      ;
; 17.612 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.939      ;
; 17.612 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.939      ;
; 17.612 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.939      ;
; 17.612 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.939      ;
; 17.728 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.823      ;
; 17.728 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.823      ;
; 17.728 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.823      ;
; 17.728 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.823      ;
; 17.728 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.823      ;
; 17.728 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.823      ;
; 17.728 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.823      ;
; 17.728 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.823      ;
; 17.728 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.823      ;
; 17.728 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.823      ;
; 17.733 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 0.819      ;
; 17.733 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 0.819      ;
; 17.733 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 0.819      ;
; 17.733 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 0.819      ;
; 17.733 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 0.819      ;
; 17.812 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.739      ;
; 17.812 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.739      ;
; 17.812 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.739      ;
; 17.812 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.739      ;
; 17.812 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.739      ;
; 17.812 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.739      ;
; 17.812 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.739      ;
; 35.815 ; jump_flag_ctrl                                                                                                                   ; counter_jump[26]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.003      ; 1.257      ;
; 35.815 ; jump_flag_ctrl                                                                                                                   ; counter_jump[22]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.003      ; 1.257      ;
; 35.815 ; jump_flag_ctrl                                                                                                                   ; counter_jump[18]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.003      ; 1.257      ;
; 35.815 ; jump_flag_ctrl                                                                                                                   ; counter_jump[19]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.003      ; 1.257      ;
; 35.815 ; jump_flag_ctrl                                                                                                                   ; counter_jump[25]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.003      ; 1.257      ;
; 35.815 ; jump_flag_ctrl                                                                                                                   ; counter_jump[24]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.003      ; 1.257      ;
; 35.815 ; jump_flag_ctrl                                                                                                                   ; counter_jump[17]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.003      ; 1.257      ;
; 35.815 ; jump_flag_ctrl                                                                                                                   ; counter_jump[20]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.003      ; 1.257      ;
; 35.815 ; jump_flag_ctrl                                                                                                                   ; counter_jump[21]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.003      ; 1.257      ;
; 35.815 ; jump_flag_ctrl                                                                                                                   ; counter_jump[16]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.003      ; 1.257      ;
; 35.815 ; jump_flag_ctrl                                                                                                                   ; counter_jump[23]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.003      ; 1.257      ;
; 35.815 ; jump_flag_ctrl                                                                                                                   ; counter_jump[15]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.003      ; 1.257      ;
; 35.815 ; jump_flag_ctrl                                                                                                                   ; counter_jump[14]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.003      ; 1.257      ;
; 35.928 ; jump_flag_ctrl                                                                                                                   ; counter_jump[7]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.142      ;
; 35.928 ; jump_flag_ctrl                                                                                                                   ; counter_jump[6]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.142      ;
; 35.928 ; jump_flag_ctrl                                                                                                                   ; counter_jump[9]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.142      ;
; 35.928 ; jump_flag_ctrl                                                                                                                   ; counter_jump[10]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.142      ;
; 35.928 ; jump_flag_ctrl                                                                                                                   ; counter_jump[5]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.142      ;
; 35.928 ; jump_flag_ctrl                                                                                                                   ; counter_jump[3]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.142      ;
; 35.928 ; jump_flag_ctrl                                                                                                                   ; counter_jump[4]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.142      ;
; 35.928 ; jump_flag_ctrl                                                                                                                   ; counter_jump[2]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.142      ;
; 35.928 ; jump_flag_ctrl                                                                                                                   ; counter_jump[1]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.142      ;
; 35.928 ; jump_flag_ctrl                                                                                                                   ; counter_jump[11]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.142      ;
; 35.928 ; jump_flag_ctrl                                                                                                                   ; counter_jump[8]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.142      ;
; 35.928 ; jump_flag_ctrl                                                                                                                   ; counter_jump[13]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.142      ;
; 35.928 ; jump_flag_ctrl                                                                                                                   ; counter_jump[12]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.142      ;
; 35.990 ; jump_flag_ctrl                                                                                                                   ; jump_flag_ctrl                                                                                                                               ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 1.079      ;
; 35.990 ; jump_flag_ctrl                                                                                                                   ; counter_jump[0]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 1.079      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'OSC_27'                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.927  ; jump_flag_ctrl                                                                                                                   ; jump_flag_ctrl                                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.079      ;
; 0.927  ; jump_flag_ctrl                                                                                                                   ; counter_jump[0]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.079      ;
; 0.989  ; jump_flag_ctrl                                                                                                                   ; counter_jump[7]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.142      ;
; 0.989  ; jump_flag_ctrl                                                                                                                   ; counter_jump[6]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.142      ;
; 0.989  ; jump_flag_ctrl                                                                                                                   ; counter_jump[9]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.142      ;
; 0.989  ; jump_flag_ctrl                                                                                                                   ; counter_jump[10]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.142      ;
; 0.989  ; jump_flag_ctrl                                                                                                                   ; counter_jump[5]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.142      ;
; 0.989  ; jump_flag_ctrl                                                                                                                   ; counter_jump[3]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.142      ;
; 0.989  ; jump_flag_ctrl                                                                                                                   ; counter_jump[4]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.142      ;
; 0.989  ; jump_flag_ctrl                                                                                                                   ; counter_jump[2]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.142      ;
; 0.989  ; jump_flag_ctrl                                                                                                                   ; counter_jump[1]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.142      ;
; 0.989  ; jump_flag_ctrl                                                                                                                   ; counter_jump[11]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.142      ;
; 0.989  ; jump_flag_ctrl                                                                                                                   ; counter_jump[8]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.142      ;
; 0.989  ; jump_flag_ctrl                                                                                                                   ; counter_jump[13]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.142      ;
; 0.989  ; jump_flag_ctrl                                                                                                                   ; counter_jump[12]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.142      ;
; 1.102  ; jump_flag_ctrl                                                                                                                   ; counter_jump[26]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.003      ; 1.257      ;
; 1.102  ; jump_flag_ctrl                                                                                                                   ; counter_jump[22]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.003      ; 1.257      ;
; 1.102  ; jump_flag_ctrl                                                                                                                   ; counter_jump[18]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.003      ; 1.257      ;
; 1.102  ; jump_flag_ctrl                                                                                                                   ; counter_jump[19]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.003      ; 1.257      ;
; 1.102  ; jump_flag_ctrl                                                                                                                   ; counter_jump[25]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.003      ; 1.257      ;
; 1.102  ; jump_flag_ctrl                                                                                                                   ; counter_jump[24]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.003      ; 1.257      ;
; 1.102  ; jump_flag_ctrl                                                                                                                   ; counter_jump[17]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.003      ; 1.257      ;
; 1.102  ; jump_flag_ctrl                                                                                                                   ; counter_jump[20]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.003      ; 1.257      ;
; 1.102  ; jump_flag_ctrl                                                                                                                   ; counter_jump[21]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.003      ; 1.257      ;
; 1.102  ; jump_flag_ctrl                                                                                                                   ; counter_jump[16]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.003      ; 1.257      ;
; 1.102  ; jump_flag_ctrl                                                                                                                   ; counter_jump[23]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.003      ; 1.257      ;
; 1.102  ; jump_flag_ctrl                                                                                                                   ; counter_jump[15]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.003      ; 1.257      ;
; 1.102  ; jump_flag_ctrl                                                                                                                   ; counter_jump[14]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.003      ; 1.257      ;
; 19.105 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.739      ;
; 19.105 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.739      ;
; 19.105 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.739      ;
; 19.105 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.739      ;
; 19.105 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.739      ;
; 19.105 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.739      ;
; 19.105 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.739      ;
; 19.184 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 0.819      ;
; 19.184 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 0.819      ;
; 19.184 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 0.819      ;
; 19.184 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 0.819      ;
; 19.184 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 0.819      ;
; 19.189 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.823      ;
; 19.189 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.823      ;
; 19.189 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.823      ;
; 19.189 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.823      ;
; 19.189 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.823      ;
; 19.189 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.823      ;
; 19.189 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.823      ;
; 19.189 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.823      ;
; 19.189 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.823      ;
; 19.189 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.823      ;
; 19.305 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.939      ;
; 19.305 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.939      ;
; 19.305 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.939      ;
; 19.305 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.939      ;
; 19.356 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; -0.006     ; 0.984      ;
; 19.356 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; -0.006     ; 0.984      ;
; 19.356 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; -0.006     ; 0.984      ;
; 19.356 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; -0.006     ; 0.984      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                              ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 5.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.733      ;
; 5.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.733      ;
; 5.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.733      ;
; 5.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.733      ;
; 5.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.733      ;
; 5.283 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.805      ;
; 5.283 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.805      ;
; 5.283 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.805      ;
; 5.283 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.805      ;
; 5.283 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM5  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.805      ;
; 5.283 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM3  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.805      ;
; 5.283 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM1  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.805      ;
; 5.283 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM7  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.805      ;
; 5.283 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.805      ;
; 5.283 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM11 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.805      ;
; 5.283 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.805      ;
; 5.294 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.818      ;
; 5.294 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.818      ;
; 5.294 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.818      ;
; 5.294 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.818      ;
; 5.294 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.818      ;
; 5.294 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.818      ;
; 5.294 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.818      ;
; 5.294 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.818      ;
; 5.302 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.824      ;
; 5.302 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.824      ;
; 5.302 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.824      ;
; 5.302 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.824      ;
; 5.302 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.824      ;
; 5.302 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.824      ;
; 5.302 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.824      ;
; 5.302 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 0.824      ;
; 5.424 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.008     ; 0.939      ;
; 5.424 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.008     ; 0.939      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'OSC_50'                                                                           ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[10]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[10]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[11]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[11]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[12]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[12]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[13]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[13]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[14]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[14]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[15]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[15]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[16]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[16]                  ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'TD_CLK'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'OSC_27'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[0]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[10]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[11]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[12]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[13]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[14]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[15]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[1]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[2]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[3]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[4]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[5]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[6]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[7]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[8]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[9]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg0 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg1 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg2 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg3 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg4 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg5 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg6 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg7 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg8 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg9 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg0 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg1 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg2 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg3 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg4 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg5 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg6 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg7 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg8 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg9 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a3~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a5~porta_address_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; 1.011 ; 1.011 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; 1.005 ; 1.005 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[6]  ; OSC_27     ; 1.011 ; 1.011 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; 3.470 ; 3.470 ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; 3.470 ; 3.470 ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; 3.987 ; 3.987 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 3.698 ; 3.698 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 3.746 ; 3.746 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 3.891 ; 3.891 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 3.859 ; 3.859 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 3.906 ; 3.906 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 3.934 ; 3.934 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 3.926 ; 3.926 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 3.937 ; 3.937 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 3.831 ; 3.831 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 3.876 ; 3.876 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 3.987 ; 3.987 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 3.899 ; 3.899 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 3.923 ; 3.923 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 3.844 ; 3.844 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 3.870 ; 3.870 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 3.941 ; 3.941 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 3.180 ; 3.180 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 2.747 ; 2.747 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 2.676 ; 2.676 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 2.664 ; 2.664 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 2.682 ; 2.682 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 3.180 ; 3.180 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 2.627 ; 2.627 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 2.872 ; 2.872 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 2.692 ; 2.692 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; -0.595 ; -0.595 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; -0.595 ; -0.595 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[6]  ; OSC_27     ; -0.601 ; -0.601 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; -3.317 ; -3.317 ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; -3.317 ; -3.317 ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; -3.578 ; -3.578 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -3.578 ; -3.578 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -3.626 ; -3.626 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -3.771 ; -3.771 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -3.739 ; -3.739 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -3.786 ; -3.786 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -3.814 ; -3.814 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -3.806 ; -3.806 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -3.817 ; -3.817 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -3.711 ; -3.711 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -3.756 ; -3.756 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -3.867 ; -3.867 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -3.779 ; -3.779 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -3.803 ; -3.803 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -3.724 ; -3.724 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -3.750 ; -3.750 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -3.821 ; -3.821 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -1.873 ; -1.873 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -2.220 ; -2.220 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -2.027 ; -2.027 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -2.207 ; -2.207 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -1.963 ; -1.963 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -2.130 ; -2.130 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -2.063 ; -2.063 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -2.017 ; -2.017 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -1.873 ; -1.873 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 4.908  ; 4.908  ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 4.908  ; 4.908  ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[30]    ; OSC_27     ; 4.900  ; 4.900  ; Rise       ; OSC_27                                                                    ;
; GPIO_1[*]      ; OSC_27     ; 5.410  ; 5.410  ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[5]     ; OSC_27     ; 5.410  ; 5.410  ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[7]     ; OSC_27     ; 4.359  ; 4.359  ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[9]     ; OSC_27     ; 4.361  ; 4.361  ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 4.788  ; 4.788  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[0]    ; OSC_27     ; 4.437  ; 4.437  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[1]    ; OSC_27     ; 4.615  ; 4.615  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[2]    ; OSC_27     ; 4.788  ; 4.788  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[3]    ; OSC_27     ; 4.391  ; 4.391  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[4]    ; OSC_27     ; 4.734  ; 4.734  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[5]    ; OSC_27     ; 4.347  ; 4.347  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[6]    ; OSC_27     ; 4.724  ; 4.724  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[7]    ; OSC_27     ; 4.650  ; 4.650  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[8]    ; OSC_27     ; 4.240  ; 4.240  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[9]    ; OSC_27     ; 4.093  ; 4.093  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[10]   ; OSC_27     ; 4.100  ; 4.100  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[11]   ; OSC_27     ; 4.569  ; 4.569  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[12]   ; OSC_27     ; 4.348  ; 4.348  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 3.766  ; 3.766  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 3.951  ; 3.951  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 3.762  ; 3.762  ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 11.569 ; 11.569 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 11.459 ; 11.459 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 11.450 ; 11.450 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 11.336 ; 11.336 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 11.333 ; 11.333 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 11.569 ; 11.569 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 11.381 ; 11.381 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 11.356 ; 11.356 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 11.361 ; 11.361 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 11.257 ; 11.257 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 11.250 ; 11.250 ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 6.287  ; 6.287  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 3.085  ; 3.085  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 11.834 ; 11.834 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 11.761 ; 11.761 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 11.744 ; 11.744 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 11.738 ; 11.738 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 11.834 ; 11.834 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 11.777 ; 11.777 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 11.819 ; 11.819 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 11.606 ; 11.606 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 11.734 ; 11.734 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 11.656 ; 11.656 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 11.641 ; 11.641 ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 4.871  ; 4.871  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 11.688 ; 11.688 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 11.688 ; 11.688 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 11.638 ; 11.638 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 11.602 ; 11.602 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 11.495 ; 11.495 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 11.542 ; 11.542 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 11.571 ; 11.571 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 11.581 ; 11.581 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 11.524 ; 11.524 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 11.346 ; 11.346 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 11.360 ; 11.360 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 3.085  ; 3.085  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 4.195  ; 4.195  ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 4.195  ; 4.195  ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 4.166  ; 4.166  ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 4.178  ; 4.178  ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 4.077  ; 4.077  ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 4.073  ; 4.073  ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 4.056  ; 4.056  ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 4.063  ; 4.063  ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 4.075  ; 4.075  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 4.075  ; 4.075  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 4.068  ; 4.068  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 3.807  ; 3.807  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 3.796  ; 3.796  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 3.842  ; 3.842  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 3.932  ; 3.932  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 3.969  ; 3.969  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 3.948  ; 3.948  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 3.878  ; 3.878  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 3.763  ; 3.763  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 3.827  ; 3.827  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 3.815  ; 3.815  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 3.945  ; 3.945  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 3.948  ; 3.948  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 3.938  ; 3.938  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 3.885  ; 3.885  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 3.885  ; 3.885  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 3.778  ; 3.778  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 3.805  ; 3.805  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 3.776  ; 3.776  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 3.798  ; 3.798  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 3.868  ; 3.868  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 3.882  ; 3.882  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 3.989  ; 3.989  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 3.070  ; 3.070  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 2.702  ; 2.702  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 2.698  ; 2.698  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 2.899  ; 2.899  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 2.757  ; 2.757  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.691  ; 2.691  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 2.589  ; 2.589  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.808  ; 2.808  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 2.734  ; 2.734  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.968  ; 2.968  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 2.784  ; 2.784  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 2.942  ; 2.942  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 3.070  ; 3.070  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 2.906  ; 2.906  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 2.452  ; 2.452  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 3.073  ; 3.073  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.874  ; 2.874  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 3.802  ; 3.802  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 3.102  ; 3.102  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 3.298  ; 3.298  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 3.561  ; 3.561  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 3.315  ; 3.315  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 3.280  ; 3.280  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 3.163  ; 3.163  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 3.384  ; 3.384  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 3.802  ; 3.802  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 3.475  ; 3.475  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 3.591  ; 3.591  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 3.388  ; 3.388  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 3.413  ; 3.413  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 3.680  ; 3.680  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 3.356  ; 3.356  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 3.357  ; 3.357  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 3.730  ; 3.730  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 3.435  ; 3.435  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 3.110  ; 3.110  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 3.339  ; 3.339  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 3.709  ; 3.709  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.002  ; 2.002  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 4.900  ; 4.900  ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 4.908  ; 4.908  ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[30]    ; OSC_27     ; 4.900  ; 4.900  ; Rise       ; OSC_27                                                                    ;
; GPIO_1[*]      ; OSC_27     ; 4.359  ; 4.359  ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[5]     ; OSC_27     ; 5.354  ; 5.354  ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[7]     ; OSC_27     ; 4.359  ; 4.359  ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[9]     ; OSC_27     ; 4.361  ; 4.361  ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 3.762  ; 3.762  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[0]    ; OSC_27     ; 4.437  ; 4.437  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[1]    ; OSC_27     ; 4.615  ; 4.615  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[2]    ; OSC_27     ; 4.788  ; 4.788  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[3]    ; OSC_27     ; 4.391  ; 4.391  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[4]    ; OSC_27     ; 4.734  ; 4.734  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[5]    ; OSC_27     ; 4.347  ; 4.347  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[6]    ; OSC_27     ; 4.724  ; 4.724  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[7]    ; OSC_27     ; 4.650  ; 4.650  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[8]    ; OSC_27     ; 4.240  ; 4.240  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[9]    ; OSC_27     ; 4.093  ; 4.093  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[10]   ; OSC_27     ; 4.100  ; 4.100  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[11]   ; OSC_27     ; 4.513  ; 4.513  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[12]   ; OSC_27     ; 4.348  ; 4.348  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 3.766  ; 3.766  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 3.951  ; 3.951  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 3.762  ; 3.762  ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 4.750  ; 4.750  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 5.015  ; 5.015  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 4.895  ; 4.895  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 5.004  ; 5.004  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 4.750  ; 4.750  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 5.077  ; 5.077  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 4.891  ; 4.891  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 4.962  ; 4.962  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 4.882  ; 4.882  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 4.855  ; 4.855  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 4.781  ; 4.781  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 5.793  ; 5.793  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 3.085  ; 3.085  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 5.009  ; 5.009  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 5.141  ; 5.141  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 5.527  ; 5.527  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 5.178  ; 5.178  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 5.627  ; 5.627  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 5.414  ; 5.414  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 5.640  ; 5.640  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 5.009  ; 5.009  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 5.570  ; 5.570  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 5.375  ; 5.375  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 5.344  ; 5.344  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 4.871  ; 4.871  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 5.344  ; 5.344  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 5.386  ; 5.386  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 5.642  ; 5.642  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 5.477  ; 5.477  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 5.726  ; 5.726  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 5.459  ; 5.459  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 5.571  ; 5.571  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 5.358  ; 5.358  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 5.541  ; 5.541  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 5.344  ; 5.344  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 5.362  ; 5.362  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 3.085  ; 3.085  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 3.865  ; 3.865  ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 4.014  ; 4.014  ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 3.980  ; 3.980  ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 3.991  ; 3.991  ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 3.895  ; 3.895  ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 3.891  ; 3.891  ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 3.865  ; 3.865  ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 3.881  ; 3.881  ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 3.667  ; 3.667  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 3.946  ; 3.946  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 3.939  ; 3.939  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 3.678  ; 3.678  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 3.667  ; 3.667  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 3.713  ; 3.713  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 3.803  ; 3.803  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 3.840  ; 3.840  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 3.633  ; 3.633  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 3.741  ; 3.741  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 3.633  ; 3.633  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 3.697  ; 3.697  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 3.685  ; 3.685  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 3.816  ; 3.816  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 3.819  ; 3.819  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 3.809  ; 3.809  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 3.655  ; 3.655  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 3.758  ; 3.758  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 3.655  ; 3.655  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 3.678  ; 3.678  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 3.656  ; 3.656  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 3.682  ; 3.682  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 3.752  ; 3.752  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 3.762  ; 3.762  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 3.989  ; 3.989  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 2.589  ; 2.589  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 2.702  ; 2.702  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 2.698  ; 2.698  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 2.899  ; 2.899  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 2.757  ; 2.757  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.691  ; 2.691  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 2.589  ; 2.589  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.808  ; 2.808  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 2.734  ; 2.734  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.968  ; 2.968  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 2.784  ; 2.784  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 2.942  ; 2.942  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 3.070  ; 3.070  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 2.906  ; 2.906  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 2.452  ; 2.452  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 3.073  ; 3.073  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.874  ; 2.874  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 2.992  ; 2.992  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 3.027  ; 3.027  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 3.235  ; 3.235  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 3.469  ; 3.469  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 3.251  ; 3.251  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 3.215  ; 3.215  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 2.992  ; 2.992  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 3.191  ; 3.191  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 3.559  ; 3.559  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 3.427  ; 3.427  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 3.518  ; 3.518  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 3.309  ; 3.309  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 3.251  ; 3.251  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 3.625  ; 3.625  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 3.286  ; 3.286  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 3.206  ; 3.206  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 3.605  ; 3.605  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 3.435  ; 3.435  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 3.110  ; 3.110  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 3.339  ; 3.339  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 3.709  ; 3.709  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.002  ; 2.002  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+-------------+--------------+-------+-------+-------+-------+
; Input Port  ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------+-------+-------+-------+-------+
; DPDT_SW[0]  ; GPIO_0[26]   ;       ; 2.463 ; 2.463 ;       ;
; DPDT_SW[0]  ; GPIO_0[30]   ;       ; 2.677 ; 2.677 ;       ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 2.300 ;       ;       ; 2.300 ;
; DPDT_SW[1]  ; GPIO_0[30]   ; 2.626 ;       ;       ; 2.626 ;
; DPDT_SW[2]  ; VGA_B[0]     ; 5.128 ; 5.128 ; 5.128 ; 5.128 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 5.213 ; 5.213 ; 5.213 ; 5.213 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 4.974 ; 4.974 ; 4.974 ; 4.974 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 4.955 ; 4.955 ; 4.955 ; 4.955 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 5.022 ; 5.022 ; 5.022 ; 5.022 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 5.476 ; 5.476 ; 5.476 ; 5.476 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 4.949 ; 4.949 ; 4.949 ; 4.949 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 5.468 ; 5.468 ; 5.468 ; 5.468 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 5.000 ; 5.000 ; 5.000 ; 5.000 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 5.354 ; 5.354 ; 5.354 ; 5.354 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 5.555 ; 5.555 ; 5.555 ; 5.555 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 5.651 ; 5.651 ; 5.651 ; 5.651 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 5.590 ; 5.590 ; 5.590 ; 5.590 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 5.831 ; 5.831 ; 5.831 ; 5.831 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 5.828 ; 5.828 ; 5.828 ; 5.828 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 5.747 ; 5.747 ; 5.747 ; 5.747 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 5.423 ; 5.423 ; 5.423 ; 5.423 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 5.638 ; 5.638 ; 5.638 ; 5.638 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 5.465 ; 5.465 ; 5.465 ; 5.465 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 5.662 ; 5.662 ; 5.662 ; 5.662 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 5.599 ; 5.599 ; 5.599 ; 5.599 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 5.570 ; 5.570 ; 5.570 ; 5.570 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 5.767 ; 5.767 ; 5.767 ; 5.767 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 5.731 ; 5.731 ; 5.731 ; 5.731 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 5.552 ; 5.552 ; 5.552 ; 5.552 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 5.531 ; 5.531 ; 5.531 ; 5.531 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 5.514 ; 5.514 ; 5.514 ; 5.514 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 5.556 ; 5.556 ; 5.556 ; 5.556 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 5.418 ; 5.418 ; 5.418 ; 5.418 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 5.287 ; 5.287 ; 5.287 ; 5.287 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 5.372 ; 5.372 ; 5.372 ; 5.372 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 5.133 ; 5.133 ; 5.133 ; 5.133 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 5.114 ; 5.114 ; 5.114 ; 5.114 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 5.181 ; 5.181 ; 5.181 ; 5.181 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 5.635 ; 5.635 ; 5.635 ; 5.635 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 5.108 ; 5.108 ; 5.108 ; 5.108 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 5.627 ; 5.627 ; 5.627 ; 5.627 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 5.145 ; 5.145 ; 5.145 ; 5.145 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 5.513 ; 5.513 ; 5.513 ; 5.513 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 5.714 ; 5.714 ; 5.714 ; 5.714 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 5.801 ; 5.801 ; 5.801 ; 5.801 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 5.749 ; 5.749 ; 5.749 ; 5.749 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 5.981 ; 5.981 ; 5.981 ; 5.981 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 5.987 ; 5.987 ; 5.987 ; 5.987 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 5.897 ; 5.897 ; 5.897 ; 5.897 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 5.582 ; 5.582 ; 5.582 ; 5.582 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 5.797 ; 5.797 ; 5.797 ; 5.797 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 5.847 ; 5.847 ; 5.847 ; 5.847 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 5.615 ; 5.615 ; 5.615 ; 5.615 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 5.819 ; 5.819 ; 5.819 ; 5.819 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 5.756 ; 5.756 ; 5.756 ; 5.756 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 5.727 ; 5.727 ; 5.727 ; 5.727 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 5.915 ; 5.915 ; 5.915 ; 5.915 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 5.888 ; 5.888 ; 5.888 ; 5.888 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 5.709 ; 5.709 ; 5.709 ; 5.709 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 5.671 ; 5.671 ; 5.671 ; 5.671 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 5.713 ; 5.713 ; 5.713 ; 5.713 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 5.575 ; 5.575 ; 5.575 ; 5.575 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 5.088 ; 5.088 ; 5.088 ; 5.088 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 5.173 ; 5.173 ; 5.173 ; 5.173 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 4.934 ; 4.934 ; 4.934 ; 4.934 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 4.915 ; 4.915 ; 4.915 ; 4.915 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 4.982 ; 4.982 ; 4.982 ; 4.982 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 5.436 ; 5.436 ; 5.436 ; 5.436 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 4.909 ; 4.909 ; 4.909 ; 4.909 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 5.428 ; 5.428 ; 5.428 ; 5.428 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 4.958 ; 4.958 ; 4.958 ; 4.958 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 5.314 ; 5.314 ; 5.314 ; 5.314 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 5.514 ; 5.514 ; 5.514 ; 5.514 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 5.605 ; 5.605 ; 5.605 ; 5.605 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 5.549 ; 5.549 ; 5.549 ; 5.549 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 5.785 ; 5.785 ; 5.785 ; 5.785 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 5.787 ; 5.787 ; 5.787 ; 5.787 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 5.701 ; 5.701 ; 5.701 ; 5.701 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 5.382 ; 5.382 ; 5.382 ; 5.382 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 5.597 ; 5.597 ; 5.597 ; 5.597 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 5.647 ; 5.647 ; 5.647 ; 5.647 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 5.419 ; 5.419 ; 5.419 ; 5.419 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 5.620 ; 5.620 ; 5.620 ; 5.620 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 5.557 ; 5.557 ; 5.557 ; 5.557 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 5.528 ; 5.528 ; 5.528 ; 5.528 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 5.720 ; 5.720 ; 5.720 ; 5.720 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 5.689 ; 5.689 ; 5.689 ; 5.689 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 5.510 ; 5.510 ; 5.510 ; 5.510 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 5.489 ; 5.489 ; 5.489 ; 5.489 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 5.472 ; 5.472 ; 5.472 ; 5.472 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 5.514 ; 5.514 ; 5.514 ; 5.514 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 5.376 ; 5.376 ; 5.376 ; 5.376 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 5.150 ;       ;       ; 5.150 ;
; DPDT_SW[7]  ; VGA_B[1]     ; 5.141 ;       ;       ; 5.141 ;
; DPDT_SW[7]  ; VGA_B[2]     ; 5.027 ;       ;       ; 5.027 ;
; DPDT_SW[7]  ; VGA_B[3]     ; 5.024 ;       ;       ; 5.024 ;
; DPDT_SW[7]  ; VGA_B[4]     ; 5.260 ;       ;       ; 5.260 ;
; DPDT_SW[7]  ; VGA_B[5]     ; 5.072 ;       ;       ; 5.072 ;
; DPDT_SW[7]  ; VGA_B[6]     ; 5.047 ;       ;       ; 5.047 ;
; DPDT_SW[7]  ; VGA_B[7]     ; 5.052 ;       ;       ; 5.052 ;
; DPDT_SW[7]  ; VGA_B[8]     ; 4.948 ;       ;       ; 4.948 ;
; DPDT_SW[7]  ; VGA_B[9]     ; 4.941 ;       ;       ; 4.941 ;
; DPDT_SW[7]  ; VGA_G[0]     ; 5.452 ; 5.452 ; 5.452 ; 5.452 ;
; DPDT_SW[7]  ; VGA_G[1]     ; 5.435 ; 5.435 ; 5.435 ; 5.435 ;
; DPDT_SW[7]  ; VGA_G[2]     ; 5.429 ; 5.429 ; 5.429 ; 5.429 ;
; DPDT_SW[7]  ; VGA_G[3]     ; 5.525 ; 5.525 ; 5.525 ; 5.525 ;
; DPDT_SW[7]  ; VGA_G[4]     ; 5.468 ; 5.468 ; 5.468 ; 5.468 ;
; DPDT_SW[7]  ; VGA_G[5]     ; 5.510 ; 5.510 ; 5.510 ; 5.510 ;
; DPDT_SW[7]  ; VGA_G[6]     ; 5.297 ; 5.297 ; 5.297 ; 5.297 ;
; DPDT_SW[7]  ; VGA_G[7]     ; 5.425 ; 5.425 ; 5.425 ; 5.425 ;
; DPDT_SW[7]  ; VGA_G[8]     ; 5.347 ; 5.347 ; 5.347 ; 5.347 ;
; DPDT_SW[7]  ; VGA_G[9]     ; 5.332 ; 5.332 ; 5.332 ; 5.332 ;
; DPDT_SW[7]  ; VGA_R[0]     ; 5.399 ; 5.399 ; 5.399 ; 5.399 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 5.349 ; 5.349 ; 5.349 ; 5.349 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 5.313 ; 5.313 ; 5.313 ; 5.313 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 5.197 ; 5.197 ; 5.197 ; 5.197 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 5.244 ; 5.244 ; 5.244 ; 5.244 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 5.282 ; 5.282 ; 5.282 ; 5.282 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 5.292 ; 5.292 ; 5.292 ; 5.292 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 5.235 ; 5.235 ; 5.235 ; 5.235 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 5.048 ; 5.048 ; 5.048 ; 5.048 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 5.071 ; 5.071 ; 5.071 ; 5.071 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 4.800 ; 4.800 ; 4.800 ; 4.800 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 4.885 ; 4.885 ; 4.885 ; 4.885 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 4.646 ; 4.646 ; 4.646 ; 4.646 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 4.627 ; 4.627 ; 4.627 ; 4.627 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 4.694 ; 4.694 ; 4.694 ; 4.694 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 5.148 ; 5.148 ; 5.148 ; 5.148 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 4.621 ; 4.621 ; 4.621 ; 4.621 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 5.140 ; 5.140 ; 5.140 ; 5.140 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 4.658 ; 4.658 ; 4.658 ; 4.658 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 5.026 ; 5.026 ; 5.026 ; 5.026 ;
; DPDT_SW[8]  ; VGA_G[0]     ; 5.461 ; 5.461 ; 5.461 ; 5.461 ;
; DPDT_SW[8]  ; VGA_G[1]     ; 5.426 ; 5.426 ; 5.426 ; 5.426 ;
; DPDT_SW[8]  ; VGA_G[2]     ; 5.496 ; 5.496 ; 5.496 ; 5.496 ;
; DPDT_SW[8]  ; VGA_G[3]     ; 5.609 ; 5.609 ; 5.609 ; 5.609 ;
; DPDT_SW[8]  ; VGA_G[4]     ; 5.734 ; 5.734 ; 5.734 ; 5.734 ;
; DPDT_SW[8]  ; VGA_G[5]     ; 5.528 ; 5.528 ; 5.528 ; 5.528 ;
; DPDT_SW[8]  ; VGA_G[6]     ; 5.329 ; 5.329 ; 5.329 ; 5.329 ;
; DPDT_SW[8]  ; VGA_G[7]     ; 5.454 ; 5.454 ; 5.454 ; 5.454 ;
; DPDT_SW[8]  ; VGA_G[8]     ; 5.594 ; 5.594 ; 5.594 ; 5.594 ;
; DPDT_SW[8]  ; VGA_G[9]     ; 5.241 ; 5.241 ; 5.241 ; 5.241 ;
; DPDT_SW[8]  ; VGA_R[0]     ; 5.371 ; 5.371 ; 5.371 ; 5.371 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 5.322 ; 5.322 ; 5.322 ; 5.322 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 5.279 ; 5.279 ; 5.279 ; 5.279 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 5.535 ; 5.535 ; 5.535 ; 5.535 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 5.440 ; 5.440 ; 5.440 ; 5.440 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 5.225 ; 5.225 ; 5.225 ; 5.225 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 5.240 ; 5.240 ; 5.240 ; 5.240 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 5.220 ; 5.220 ; 5.220 ; 5.220 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 5.265 ; 5.265 ; 5.265 ; 5.265 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 5.091 ; 5.091 ; 5.091 ; 5.091 ;
; DPDT_SW[9]  ; VGA_B[0]     ; 3.634 ; 3.634 ; 3.634 ; 3.634 ;
; DPDT_SW[9]  ; VGA_B[1]     ; 3.626 ; 3.626 ; 3.626 ; 3.626 ;
; DPDT_SW[9]  ; VGA_B[2]     ; 3.510 ; 3.510 ; 3.510 ; 3.510 ;
; DPDT_SW[9]  ; VGA_B[3]     ; 3.507 ; 3.507 ; 3.507 ; 3.507 ;
; DPDT_SW[9]  ; VGA_B[4]     ; 3.640 ; 3.640 ; 3.640 ; 3.640 ;
; DPDT_SW[9]  ; VGA_B[5]     ; 3.307 ; 3.307 ; 3.307 ; 3.307 ;
; DPDT_SW[9]  ; VGA_B[6]     ; 3.353 ; 3.353 ; 3.353 ; 3.353 ;
; DPDT_SW[9]  ; VGA_B[7]     ; 3.287 ; 3.287 ; 3.287 ; 3.287 ;
; DPDT_SW[9]  ; VGA_B[8]     ; 3.183 ; 3.183 ; 3.183 ; 3.183 ;
; DPDT_SW[9]  ; VGA_B[9]     ; 3.175 ; 3.175 ; 3.175 ; 3.175 ;
; DPDT_SW[9]  ; VGA_G[0]     ; 4.062 ; 4.062 ; 4.062 ; 4.062 ;
; DPDT_SW[9]  ; VGA_G[1]     ; 4.122 ; 4.122 ; 4.122 ; 4.122 ;
; DPDT_SW[9]  ; VGA_G[2]     ; 4.047 ; 4.047 ; 4.047 ; 4.047 ;
; DPDT_SW[9]  ; VGA_G[3]     ; 4.237 ; 4.237 ; 4.237 ; 4.237 ;
; DPDT_SW[9]  ; VGA_G[4]     ; 4.325 ; 4.325 ; 4.325 ; 4.325 ;
; DPDT_SW[9]  ; VGA_G[5]     ; 4.251 ; 4.251 ; 4.251 ; 4.251 ;
; DPDT_SW[9]  ; VGA_G[6]     ; 3.917 ; 3.917 ; 3.917 ; 3.917 ;
; DPDT_SW[9]  ; VGA_G[7]     ; 4.172 ; 4.172 ; 4.172 ; 4.172 ;
; DPDT_SW[9]  ; VGA_G[8]     ; 4.199 ; 4.199 ; 4.199 ; 4.199 ;
; DPDT_SW[9]  ; VGA_G[9]     ; 3.950 ; 3.950 ; 3.950 ; 3.950 ;
; DPDT_SW[9]  ; VGA_R[0]     ; 4.295 ; 4.295 ; 4.295 ; 4.295 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 4.256 ; 4.256 ; 4.256 ; 4.256 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 4.215 ; 4.215 ; 4.215 ; 4.215 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 4.327 ; 4.327 ; 4.327 ; 4.327 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 4.372 ; 4.372 ; 4.372 ; 4.372 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 4.190 ; 4.190 ; 4.190 ; 4.190 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 4.190 ; 4.190 ; 4.190 ; 4.190 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 4.136 ; 4.136 ; 4.136 ; 4.136 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 4.188 ; 4.188 ; 4.188 ; 4.188 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 3.980 ; 3.980 ; 3.980 ; 3.980 ;
; DPDT_SW[15] ; VGA_B[0]     ;       ; 7.062 ; 7.062 ;       ;
; DPDT_SW[15] ; VGA_B[1]     ;       ; 7.053 ; 7.053 ;       ;
; DPDT_SW[15] ; VGA_B[2]     ;       ; 6.939 ; 6.939 ;       ;
; DPDT_SW[15] ; VGA_B[3]     ;       ; 6.936 ; 6.936 ;       ;
; DPDT_SW[15] ; VGA_B[4]     ;       ; 7.172 ; 7.172 ;       ;
; DPDT_SW[15] ; VGA_B[5]     ;       ; 6.984 ; 6.984 ;       ;
; DPDT_SW[15] ; VGA_B[6]     ;       ; 6.959 ; 6.959 ;       ;
; DPDT_SW[15] ; VGA_B[7]     ;       ; 6.964 ; 6.964 ;       ;
; DPDT_SW[15] ; VGA_B[8]     ;       ; 6.860 ; 6.860 ;       ;
; DPDT_SW[15] ; VGA_B[9]     ;       ; 6.853 ; 6.853 ;       ;
; DPDT_SW[15] ; VGA_G[0]     ; 7.364 ; 7.364 ; 7.364 ; 7.364 ;
; DPDT_SW[15] ; VGA_G[1]     ; 7.347 ; 7.347 ; 7.347 ; 7.347 ;
; DPDT_SW[15] ; VGA_G[2]     ; 7.341 ; 7.341 ; 7.341 ; 7.341 ;
; DPDT_SW[15] ; VGA_G[3]     ; 7.437 ; 7.437 ; 7.437 ; 7.437 ;
; DPDT_SW[15] ; VGA_G[4]     ; 7.380 ; 7.380 ; 7.380 ; 7.380 ;
; DPDT_SW[15] ; VGA_G[5]     ; 7.422 ; 7.422 ; 7.422 ; 7.422 ;
; DPDT_SW[15] ; VGA_G[6]     ; 7.209 ; 7.209 ; 7.209 ; 7.209 ;
; DPDT_SW[15] ; VGA_G[7]     ; 7.337 ; 7.337 ; 7.337 ; 7.337 ;
; DPDT_SW[15] ; VGA_G[8]     ; 7.259 ; 7.259 ; 7.259 ; 7.259 ;
; DPDT_SW[15] ; VGA_G[9]     ; 7.244 ; 7.244 ; 7.244 ; 7.244 ;
; DPDT_SW[15] ; VGA_R[0]     ; 6.887 ; 6.887 ; 6.887 ; 6.887 ;
; DPDT_SW[15] ; VGA_R[1]     ; 6.841 ; 6.841 ; 6.841 ; 6.841 ;
; DPDT_SW[15] ; VGA_R[2]     ; 6.807 ; 6.807 ; 6.807 ; 6.807 ;
; DPDT_SW[15] ; VGA_R[3]     ; 6.808 ; 6.808 ; 6.808 ; 6.808 ;
; DPDT_SW[15] ; VGA_R[4]     ; 6.855 ; 6.855 ; 6.855 ; 6.855 ;
; DPDT_SW[15] ; VGA_R[5]     ; 6.775 ; 6.775 ; 6.775 ; 6.775 ;
; DPDT_SW[15] ; VGA_R[6]     ; 6.787 ; 6.787 ; 6.787 ; 6.787 ;
; DPDT_SW[15] ; VGA_R[7]     ; 6.727 ; 6.727 ; 6.727 ; 6.727 ;
; DPDT_SW[15] ; VGA_R[8]     ; 6.655 ; 6.655 ; 6.655 ; 6.655 ;
; DPDT_SW[15] ; VGA_R[9]     ; 6.559 ; 6.559 ; 6.559 ; 6.559 ;
; KEY[0]      ; LED_GREEN[0] ;       ; 6.004 ; 6.004 ;       ;
; KEY[0]      ; LED_GREEN[1] ;       ; 6.004 ; 6.004 ;       ;
; KEY[1]      ; LED_GREEN[2] ;       ; 5.804 ; 5.804 ;       ;
; KEY[1]      ; LED_GREEN[3] ;       ; 5.804 ; 5.804 ;       ;
; KEY[2]      ; LED_GREEN[4] ;       ; 5.300 ; 5.300 ;       ;
; KEY[2]      ; LED_GREEN[5] ;       ; 5.290 ; 5.290 ;       ;
; KEY[3]      ; LED_GREEN[6] ;       ; 5.093 ; 5.093 ;       ;
; KEY[3]      ; LED_GREEN[7] ;       ; 5.043 ; 5.043 ;       ;
+-------------+--------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+-------------+--------------+-------+-------+-------+-------+
; Input Port  ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------+-------+-------+-------+-------+
; DPDT_SW[0]  ; GPIO_0[26]   ;       ; 2.463 ; 2.463 ;       ;
; DPDT_SW[0]  ; GPIO_0[30]   ;       ; 2.677 ; 2.677 ;       ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 2.300 ;       ;       ; 2.300 ;
; DPDT_SW[1]  ; GPIO_0[30]   ; 2.626 ;       ;       ; 2.626 ;
; DPDT_SW[2]  ; VGA_B[0]     ; 4.911 ; 4.911 ; 4.911 ; 4.911 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 4.776 ; 4.776 ; 4.776 ; 4.776 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 4.801 ; 4.801 ; 4.801 ; 4.801 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 4.693 ; 4.693 ; 4.693 ; 4.693 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 4.853 ; 4.853 ; 4.853 ; 4.853 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 4.753 ; 4.753 ; 4.753 ; 4.753 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 4.734 ; 4.734 ; 4.734 ; 4.734 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 4.743 ; 4.743 ; 4.743 ; 4.743 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 4.633 ; 4.633 ; 4.633 ; 4.633 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 4.706 ; 4.706 ; 4.706 ; 4.706 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 5.264 ; 5.264 ; 5.264 ; 5.264 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 5.316 ; 5.316 ; 5.316 ; 5.316 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 5.302 ; 5.302 ; 5.302 ; 5.302 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 5.539 ; 5.539 ; 5.539 ; 5.539 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 5.433 ; 5.433 ; 5.433 ; 5.433 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 5.135 ; 5.135 ; 5.135 ; 5.135 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 5.350 ; 5.350 ; 5.350 ; 5.350 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 5.402 ; 5.402 ; 5.402 ; 5.402 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 5.135 ; 5.135 ; 5.135 ; 5.135 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 5.300 ; 5.300 ; 5.300 ; 5.300 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 5.402 ; 5.402 ; 5.402 ; 5.402 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 5.211 ; 5.211 ; 5.211 ; 5.211 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 5.406 ; 5.406 ; 5.406 ; 5.406 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 5.372 ; 5.372 ; 5.372 ; 5.372 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 5.307 ; 5.307 ; 5.307 ; 5.307 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 5.172 ; 5.172 ; 5.172 ; 5.172 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 5.220 ; 5.220 ; 5.220 ; 5.220 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 5.096 ; 5.096 ; 5.096 ; 5.096 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 5.052 ; 5.052 ; 5.052 ; 5.052 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 5.070 ; 5.070 ; 5.070 ; 5.070 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 5.372 ; 5.372 ; 5.372 ; 5.372 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 4.960 ; 4.960 ; 4.960 ; 4.960 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 5.114 ; 5.114 ; 5.114 ; 5.114 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 5.012 ; 5.012 ; 5.012 ; 5.012 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 5.635 ; 5.635 ; 5.635 ; 5.635 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 4.893 ; 4.893 ; 4.893 ; 4.893 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 5.627 ; 5.627 ; 5.627 ; 5.627 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 4.792 ; 4.792 ; 4.792 ; 4.792 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 5.513 ; 5.513 ; 5.513 ; 5.513 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 5.414 ; 5.414 ; 5.414 ; 5.414 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 5.475 ; 5.475 ; 5.475 ; 5.475 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 5.452 ; 5.452 ; 5.452 ; 5.452 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 5.574 ; 5.574 ; 5.574 ; 5.574 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 5.689 ; 5.689 ; 5.689 ; 5.689 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 5.592 ; 5.592 ; 5.592 ; 5.592 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 5.285 ; 5.285 ; 5.285 ; 5.285 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 5.509 ; 5.509 ; 5.509 ; 5.509 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 5.552 ; 5.552 ; 5.552 ; 5.552 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 5.294 ; 5.294 ; 5.294 ; 5.294 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 5.448 ; 5.448 ; 5.448 ; 5.448 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 5.559 ; 5.559 ; 5.559 ; 5.559 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 5.359 ; 5.359 ; 5.359 ; 5.359 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 5.563 ; 5.563 ; 5.563 ; 5.563 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 5.520 ; 5.520 ; 5.520 ; 5.520 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 5.455 ; 5.455 ; 5.455 ; 5.455 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 5.320 ; 5.320 ; 5.320 ; 5.320 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 5.377 ; 5.377 ; 5.377 ; 5.377 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 5.244 ; 5.244 ; 5.244 ; 5.244 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 5.209 ; 5.209 ; 5.209 ; 5.209 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 4.871 ; 4.871 ; 4.871 ; 4.871 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 4.734 ; 4.734 ; 4.734 ; 4.734 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 4.761 ; 4.761 ; 4.761 ; 4.761 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 4.651 ; 4.651 ; 4.651 ; 4.651 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 4.813 ; 4.813 ; 4.813 ; 4.813 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 4.711 ; 4.711 ; 4.711 ; 4.711 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 4.694 ; 4.694 ; 4.694 ; 4.694 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 4.701 ; 4.701 ; 4.701 ; 4.701 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 4.593 ; 4.593 ; 4.593 ; 4.593 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 4.664 ; 4.664 ; 4.664 ; 4.664 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 5.218 ; 5.218 ; 5.218 ; 5.218 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 5.275 ; 5.275 ; 5.275 ; 5.275 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 5.256 ; 5.256 ; 5.256 ; 5.256 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 5.374 ; 5.374 ; 5.374 ; 5.374 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 5.493 ; 5.493 ; 5.493 ; 5.493 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 5.392 ; 5.392 ; 5.392 ; 5.392 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 5.089 ; 5.089 ; 5.089 ; 5.089 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 5.309 ; 5.309 ; 5.309 ; 5.309 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 5.356 ; 5.356 ; 5.356 ; 5.356 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 5.094 ; 5.094 ; 5.094 ; 5.094 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 5.253 ; 5.253 ; 5.253 ; 5.253 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 5.360 ; 5.360 ; 5.360 ; 5.360 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 5.164 ; 5.164 ; 5.164 ; 5.164 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 5.364 ; 5.364 ; 5.364 ; 5.364 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 5.325 ; 5.325 ; 5.325 ; 5.325 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 5.260 ; 5.260 ; 5.260 ; 5.260 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 5.125 ; 5.125 ; 5.125 ; 5.125 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 5.178 ; 5.178 ; 5.178 ; 5.178 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 5.049 ; 5.049 ; 5.049 ; 5.049 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 5.010 ; 5.010 ; 5.010 ; 5.010 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 5.150 ;       ;       ; 5.150 ;
; DPDT_SW[7]  ; VGA_B[1]     ; 5.141 ;       ;       ; 5.141 ;
; DPDT_SW[7]  ; VGA_B[2]     ; 5.027 ;       ;       ; 5.027 ;
; DPDT_SW[7]  ; VGA_B[3]     ; 5.024 ;       ;       ; 5.024 ;
; DPDT_SW[7]  ; VGA_B[4]     ; 5.260 ;       ;       ; 5.260 ;
; DPDT_SW[7]  ; VGA_B[5]     ; 5.072 ;       ;       ; 5.072 ;
; DPDT_SW[7]  ; VGA_B[6]     ; 5.047 ;       ;       ; 5.047 ;
; DPDT_SW[7]  ; VGA_B[7]     ; 5.052 ;       ;       ; 5.052 ;
; DPDT_SW[7]  ; VGA_B[8]     ; 4.948 ;       ;       ; 4.948 ;
; DPDT_SW[7]  ; VGA_B[9]     ; 4.941 ;       ;       ; 4.941 ;
; DPDT_SW[7]  ; VGA_G[0]     ; 5.452 ; 5.452 ; 5.452 ; 5.452 ;
; DPDT_SW[7]  ; VGA_G[1]     ; 5.435 ; 5.435 ; 5.435 ; 5.435 ;
; DPDT_SW[7]  ; VGA_G[2]     ; 5.429 ; 5.429 ; 5.429 ; 5.429 ;
; DPDT_SW[7]  ; VGA_G[3]     ; 5.525 ; 5.525 ; 5.525 ; 5.525 ;
; DPDT_SW[7]  ; VGA_G[4]     ; 5.468 ; 5.468 ; 5.468 ; 5.468 ;
; DPDT_SW[7]  ; VGA_G[5]     ; 5.510 ; 5.510 ; 5.510 ; 5.510 ;
; DPDT_SW[7]  ; VGA_G[6]     ; 5.297 ; 5.297 ; 5.297 ; 5.297 ;
; DPDT_SW[7]  ; VGA_G[7]     ; 5.425 ; 5.425 ; 5.425 ; 5.425 ;
; DPDT_SW[7]  ; VGA_G[8]     ; 5.347 ; 5.347 ; 5.347 ; 5.347 ;
; DPDT_SW[7]  ; VGA_G[9]     ; 5.332 ; 5.332 ; 5.332 ; 5.332 ;
; DPDT_SW[7]  ; VGA_R[0]     ; 5.399 ; 5.399 ; 5.399 ; 5.399 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 5.349 ; 5.349 ; 5.349 ; 5.349 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 5.313 ; 5.313 ; 5.313 ; 5.313 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 5.197 ; 5.197 ; 5.197 ; 5.197 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 5.244 ; 5.244 ; 5.244 ; 5.244 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 5.282 ; 5.282 ; 5.282 ; 5.282 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 5.292 ; 5.292 ; 5.292 ; 5.292 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 5.235 ; 5.235 ; 5.235 ; 5.235 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 5.048 ; 5.048 ; 5.048 ; 5.048 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 5.071 ; 5.071 ; 5.071 ; 5.071 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 4.489 ; 4.549 ; 4.549 ; 4.489 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 4.758 ; 4.758 ; 4.758 ; 4.758 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 4.401 ; 4.401 ; 4.401 ; 4.401 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 4.500 ; 4.500 ; 4.500 ; 4.500 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 4.525 ; 4.525 ; 4.525 ; 4.525 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 5.021 ; 5.021 ; 5.021 ; 5.021 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 4.200 ; 4.406 ; 4.406 ; 4.200 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 5.013 ; 5.013 ; 5.013 ; 5.013 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 4.168 ; 4.305 ; 4.305 ; 4.168 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 4.899 ; 4.899 ; 4.899 ; 4.899 ;
; DPDT_SW[8]  ; VGA_G[0]     ; 4.934 ; 4.934 ; 4.934 ; 4.934 ;
; DPDT_SW[8]  ; VGA_G[1]     ; 4.990 ; 4.990 ; 4.990 ; 4.990 ;
; DPDT_SW[8]  ; VGA_G[2]     ; 4.972 ; 4.972 ; 4.972 ; 4.972 ;
; DPDT_SW[8]  ; VGA_G[3]     ; 5.089 ; 5.089 ; 5.089 ; 5.089 ;
; DPDT_SW[8]  ; VGA_G[4]     ; 5.209 ; 5.209 ; 5.209 ; 5.209 ;
; DPDT_SW[8]  ; VGA_G[5]     ; 5.107 ; 5.107 ; 5.107 ; 5.107 ;
; DPDT_SW[8]  ; VGA_G[6]     ; 4.805 ; 4.805 ; 4.805 ; 4.805 ;
; DPDT_SW[8]  ; VGA_G[7]     ; 5.024 ; 5.024 ; 5.024 ; 5.024 ;
; DPDT_SW[8]  ; VGA_G[8]     ; 5.072 ; 5.072 ; 5.072 ; 5.072 ;
; DPDT_SW[8]  ; VGA_G[9]     ; 4.809 ; 4.809 ; 4.809 ; 4.809 ;
; DPDT_SW[8]  ; VGA_R[0]     ; 4.970 ; 4.970 ; 4.970 ; 4.970 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 4.914 ; 5.075 ; 5.075 ; 4.914 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 4.881 ; 4.881 ; 4.881 ; 4.881 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 4.995 ; 5.079 ; 5.079 ; 4.995 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 5.042 ; 5.042 ; 5.042 ; 5.042 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 4.845 ; 4.977 ; 4.977 ; 4.845 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 4.842 ; 4.842 ; 4.842 ; 4.842 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 4.808 ; 4.893 ; 4.893 ; 4.808 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 4.766 ; 4.766 ; 4.766 ; 4.766 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 4.645 ; 4.725 ; 4.725 ; 4.645 ;
; DPDT_SW[9]  ; VGA_B[0]     ; 3.634 ; 3.634 ; 3.634 ; 3.634 ;
; DPDT_SW[9]  ; VGA_B[1]     ; 3.626 ; 3.626 ; 3.626 ; 3.626 ;
; DPDT_SW[9]  ; VGA_B[2]     ; 3.510 ; 3.510 ; 3.510 ; 3.510 ;
; DPDT_SW[9]  ; VGA_B[3]     ; 3.507 ; 3.507 ; 3.507 ; 3.507 ;
; DPDT_SW[9]  ; VGA_B[4]     ; 3.640 ; 3.640 ; 3.640 ; 3.640 ;
; DPDT_SW[9]  ; VGA_B[5]     ; 3.307 ; 3.307 ; 3.307 ; 3.307 ;
; DPDT_SW[9]  ; VGA_B[6]     ; 3.353 ; 3.353 ; 3.353 ; 3.353 ;
; DPDT_SW[9]  ; VGA_B[7]     ; 3.287 ; 3.287 ; 3.287 ; 3.287 ;
; DPDT_SW[9]  ; VGA_B[8]     ; 3.183 ; 3.183 ; 3.183 ; 3.183 ;
; DPDT_SW[9]  ; VGA_B[9]     ; 3.175 ; 3.175 ; 3.175 ; 3.175 ;
; DPDT_SW[9]  ; VGA_G[0]     ; 4.062 ; 4.062 ; 4.062 ; 4.062 ;
; DPDT_SW[9]  ; VGA_G[1]     ; 4.122 ; 4.122 ; 4.122 ; 4.122 ;
; DPDT_SW[9]  ; VGA_G[2]     ; 4.047 ; 4.047 ; 4.047 ; 4.047 ;
; DPDT_SW[9]  ; VGA_G[3]     ; 4.237 ; 4.237 ; 4.237 ; 4.237 ;
; DPDT_SW[9]  ; VGA_G[4]     ; 4.325 ; 4.325 ; 4.325 ; 4.325 ;
; DPDT_SW[9]  ; VGA_G[5]     ; 4.251 ; 4.251 ; 4.251 ; 4.251 ;
; DPDT_SW[9]  ; VGA_G[6]     ; 3.917 ; 3.917 ; 3.917 ; 3.917 ;
; DPDT_SW[9]  ; VGA_G[7]     ; 4.172 ; 4.172 ; 4.172 ; 4.172 ;
; DPDT_SW[9]  ; VGA_G[8]     ; 4.199 ; 4.199 ; 4.199 ; 4.199 ;
; DPDT_SW[9]  ; VGA_G[9]     ; 3.950 ; 3.950 ; 3.950 ; 3.950 ;
; DPDT_SW[9]  ; VGA_R[0]     ; 4.295 ; 4.295 ; 4.295 ; 4.295 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 4.256 ; 4.256 ; 4.256 ; 4.256 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 4.215 ; 4.215 ; 4.215 ; 4.215 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 4.327 ; 4.327 ; 4.327 ; 4.327 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 4.372 ; 4.372 ; 4.372 ; 4.372 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 4.190 ; 4.190 ; 4.190 ; 4.190 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 4.190 ; 4.190 ; 4.190 ; 4.190 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 4.136 ; 4.136 ; 4.136 ; 4.136 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 4.188 ; 4.188 ; 4.188 ; 4.188 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 3.980 ; 3.980 ; 3.980 ; 3.980 ;
; DPDT_SW[15] ; VGA_B[0]     ;       ; 7.062 ; 7.062 ;       ;
; DPDT_SW[15] ; VGA_B[1]     ;       ; 7.053 ; 7.053 ;       ;
; DPDT_SW[15] ; VGA_B[2]     ;       ; 6.939 ; 6.939 ;       ;
; DPDT_SW[15] ; VGA_B[3]     ;       ; 6.936 ; 6.936 ;       ;
; DPDT_SW[15] ; VGA_B[4]     ;       ; 7.172 ; 7.172 ;       ;
; DPDT_SW[15] ; VGA_B[5]     ;       ; 6.984 ; 6.984 ;       ;
; DPDT_SW[15] ; VGA_B[6]     ;       ; 6.959 ; 6.959 ;       ;
; DPDT_SW[15] ; VGA_B[7]     ;       ; 6.964 ; 6.964 ;       ;
; DPDT_SW[15] ; VGA_B[8]     ;       ; 6.860 ; 6.860 ;       ;
; DPDT_SW[15] ; VGA_B[9]     ;       ; 6.853 ; 6.853 ;       ;
; DPDT_SW[15] ; VGA_G[0]     ; 7.364 ; 7.364 ; 7.364 ; 7.364 ;
; DPDT_SW[15] ; VGA_G[1]     ; 7.347 ; 7.347 ; 7.347 ; 7.347 ;
; DPDT_SW[15] ; VGA_G[2]     ; 7.341 ; 7.341 ; 7.341 ; 7.341 ;
; DPDT_SW[15] ; VGA_G[3]     ; 7.437 ; 7.437 ; 7.437 ; 7.437 ;
; DPDT_SW[15] ; VGA_G[4]     ; 7.380 ; 7.380 ; 7.380 ; 7.380 ;
; DPDT_SW[15] ; VGA_G[5]     ; 7.422 ; 7.422 ; 7.422 ; 7.422 ;
; DPDT_SW[15] ; VGA_G[6]     ; 7.209 ; 7.209 ; 7.209 ; 7.209 ;
; DPDT_SW[15] ; VGA_G[7]     ; 7.337 ; 7.337 ; 7.337 ; 7.337 ;
; DPDT_SW[15] ; VGA_G[8]     ; 7.259 ; 7.259 ; 7.259 ; 7.259 ;
; DPDT_SW[15] ; VGA_G[9]     ; 7.244 ; 7.244 ; 7.244 ; 7.244 ;
; DPDT_SW[15] ; VGA_R[0]     ; 6.887 ; 6.887 ; 6.887 ; 6.887 ;
; DPDT_SW[15] ; VGA_R[1]     ; 6.841 ; 6.841 ; 6.841 ; 6.841 ;
; DPDT_SW[15] ; VGA_R[2]     ; 6.807 ; 6.807 ; 6.807 ; 6.807 ;
; DPDT_SW[15] ; VGA_R[3]     ; 6.808 ; 6.808 ; 6.808 ; 6.808 ;
; DPDT_SW[15] ; VGA_R[4]     ; 6.855 ; 6.855 ; 6.855 ; 6.855 ;
; DPDT_SW[15] ; VGA_R[5]     ; 6.775 ; 6.775 ; 6.775 ; 6.775 ;
; DPDT_SW[15] ; VGA_R[6]     ; 6.787 ; 6.787 ; 6.787 ; 6.787 ;
; DPDT_SW[15] ; VGA_R[7]     ; 6.727 ; 6.727 ; 6.727 ; 6.727 ;
; DPDT_SW[15] ; VGA_R[8]     ; 6.655 ; 6.655 ; 6.655 ; 6.655 ;
; DPDT_SW[15] ; VGA_R[9]     ; 6.559 ; 6.559 ; 6.559 ; 6.559 ;
; KEY[0]      ; LED_GREEN[0] ;       ; 6.004 ; 6.004 ;       ;
; KEY[0]      ; LED_GREEN[1] ;       ; 6.004 ; 6.004 ;       ;
; KEY[1]      ; LED_GREEN[2] ;       ; 5.804 ; 5.804 ;       ;
; KEY[1]      ; LED_GREEN[3] ;       ; 5.804 ; 5.804 ;       ;
; KEY[2]      ; LED_GREEN[4] ;       ; 5.300 ; 5.300 ;       ;
; KEY[2]      ; LED_GREEN[5] ;       ; 5.290 ; 5.290 ;       ;
; KEY[3]      ; LED_GREEN[6] ;       ; 5.093 ; 5.093 ;       ;
; KEY[3]      ; LED_GREEN[7] ;       ; 5.043 ; 5.043 ;       ;
+-------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 2.054 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 2.054 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 2.084 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 2.084 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 2.198 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 2.198 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 2.198 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 2.198 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 2.242 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 2.212 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 2.242 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 2.242 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 2.241 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 2.241 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 2.251 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 2.251 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 2.226 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                       ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 2.054 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 2.054 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 2.084 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 2.084 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 2.198 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 2.198 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 2.198 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 2.198 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 2.242 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 2.212 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 2.242 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 2.242 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 2.241 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 2.241 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 2.251 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 2.251 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 2.226 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 2.054     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 2.054     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 2.084     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 2.084     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 2.198     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 2.198     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 2.198     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 2.198     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 2.242     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 2.212     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 2.242     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 2.242     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 2.241     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 2.241     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 2.251     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 2.251     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 2.226     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 2.054     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 2.054     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 2.084     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 2.084     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 2.198     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 2.198     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 2.198     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 2.198     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 2.242     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 2.212     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 2.242     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 2.242     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 2.241     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 2.241     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 2.251     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 2.251     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 2.226     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                    ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                           ; 3.169  ; 0.215 ; 2.325    ; 0.927   ; 1.562               ;
;  OSC_27                                                                    ; 13.433 ; 0.215 ; 16.139   ; 0.927   ; 15.451              ;
;  OSC_50                                                                    ; 11.141 ; 0.215 ; N/A      ; N/A     ; 8.758               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 3.169  ; 0.215 ; 2.325    ; 5.210   ; 1.562               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 49.562 ; 0.215 ; N/A      ; N/A     ; 25.609              ;
;  TD_CLK                                                                    ; 19.783 ; 0.215 ; N/A      ; N/A     ; 15.451              ;
; Design-wide TNS                                                            ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  OSC_27                                                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  OSC_50                                                                    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  TD_CLK                                                                    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; 4.481 ; 4.481 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; 4.316 ; 4.316 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[6]  ; OSC_27     ; 4.481 ; 4.481 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; 8.617 ; 8.617 ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; 8.617 ; 8.617 ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; 8.018 ; 8.018 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 7.421 ; 7.421 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 7.490 ; 7.490 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 7.669 ; 7.669 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 7.869 ; 7.869 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 7.897 ; 7.897 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 8.006 ; 8.006 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 7.882 ; 7.882 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 7.864 ; 7.864 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 7.816 ; 7.816 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 7.880 ; 7.880 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 7.939 ; 7.939 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 7.924 ; 7.924 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 7.843 ; 7.843 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 7.673 ; 7.673 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 7.722 ; 7.722 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 8.018 ; 8.018 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 7.140 ; 7.140 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 5.772 ; 5.772 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 5.595 ; 5.595 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 5.432 ; 5.432 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 5.610 ; 5.610 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 7.140 ; 7.140 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 5.529 ; 5.529 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 6.125 ; 6.125 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 5.621 ; 5.621 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; -0.595 ; -0.595 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; -0.595 ; -0.595 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[6]  ; OSC_27     ; -0.601 ; -0.601 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; -3.317 ; -3.317 ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; -3.317 ; -3.317 ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; -3.578 ; -3.578 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -3.578 ; -3.578 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -3.626 ; -3.626 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -3.771 ; -3.771 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -3.739 ; -3.739 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -3.786 ; -3.786 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -3.814 ; -3.814 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -3.806 ; -3.806 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -3.817 ; -3.817 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -3.711 ; -3.711 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -3.756 ; -3.756 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -3.867 ; -3.867 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -3.779 ; -3.779 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -3.803 ; -3.803 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -3.724 ; -3.724 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -3.750 ; -3.750 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -3.821 ; -3.821 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -1.873 ; -1.873 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -2.220 ; -2.220 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -2.027 ; -2.027 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -2.207 ; -2.207 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -1.963 ; -1.963 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -2.130 ; -2.130 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -2.063 ; -2.063 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -2.017 ; -2.017 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -1.873 ; -1.873 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 12.119 ; 12.119 ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 11.721 ; 11.721 ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[30]    ; OSC_27     ; 12.119 ; 12.119 ; Rise       ; OSC_27                                                                    ;
; GPIO_1[*]      ; OSC_27     ; 12.904 ; 12.904 ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[5]     ; OSC_27     ; 12.904 ; 12.904 ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[7]     ; OSC_27     ; 10.120 ; 10.120 ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[9]     ; OSC_27     ; 10.400 ; 10.400 ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 11.212 ; 11.212 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[0]    ; OSC_27     ; 9.793  ; 9.793  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[1]    ; OSC_27     ; 10.462 ; 10.462 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[2]    ; OSC_27     ; 11.212 ; 11.212 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[3]    ; OSC_27     ; 9.738  ; 9.738  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[4]    ; OSC_27     ; 11.102 ; 11.102 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[5]    ; OSC_27     ; 9.475  ; 9.475  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[6]    ; OSC_27     ; 11.088 ; 11.088 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[7]    ; OSC_27     ; 10.687 ; 10.687 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[8]    ; OSC_27     ; 9.446  ; 9.446  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[9]    ; OSC_27     ; 8.985  ; 8.985  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[10]   ; OSC_27     ; 8.996  ; 8.996  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[11]   ; OSC_27     ; 10.596 ; 10.596 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[12]   ; OSC_27     ; 9.765  ; 9.765  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 8.070  ; 8.070  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 8.680  ; 8.680  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 8.060  ; 8.060  ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 34.267 ; 34.267 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 34.075 ; 34.075 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 34.065 ; 34.065 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 33.697 ; 33.697 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 33.697 ; 33.697 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 34.267 ; 34.267 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 33.759 ; 33.759 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 33.740 ; 33.740 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 33.737 ; 33.737 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 33.392 ; 33.392 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 33.381 ; 33.381 ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 16.375 ; 16.375 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 7.018  ; 7.018  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 35.084 ; 35.084 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 34.935 ; 34.935 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 34.907 ; 34.907 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 34.914 ; 34.914 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 35.064 ; 35.064 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 35.001 ; 35.001 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 35.084 ; 35.084 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 34.531 ; 34.531 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 34.942 ; 34.942 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 34.612 ; 34.612 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 34.573 ; 34.573 ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 11.453 ; 11.453 ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 34.886 ; 34.886 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 34.886 ; 34.886 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 34.624 ; 34.624 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 34.569 ; 34.569 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 34.451 ; 34.451 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 34.643 ; 34.643 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 34.509 ; 34.509 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 34.545 ; 34.545 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 34.186 ; 34.186 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 34.158 ; 34.158 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 33.747 ; 33.747 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 7.018  ; 7.018  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 9.449  ; 9.449  ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 9.449  ; 9.449  ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 9.415  ; 9.415  ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 9.427  ; 9.427  ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 9.072  ; 9.072  ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 9.065  ; 9.065  ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 9.049  ; 9.049  ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 9.047  ; 9.047  ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 9.001  ; 9.001  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 9.001  ; 9.001  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 8.995  ; 8.995  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 8.401  ; 8.401  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 8.370  ; 8.370  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 8.436  ; 8.436  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 8.784  ; 8.784  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 8.839  ; 8.839  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 8.810  ; 8.810  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 8.647  ; 8.647  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 8.323  ; 8.323  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 8.410  ; 8.410  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 8.376  ; 8.376  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 8.805  ; 8.805  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 8.810  ; 8.810  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 8.795  ; 8.795  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 8.719  ; 8.719  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 8.719  ; 8.719  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 8.334  ; 8.334  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 8.379  ; 8.379  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 8.331  ; 8.331  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 8.372  ; 8.372  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 8.700  ; 8.700  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 8.717  ; 8.717  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 9.388  ; 9.388  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 8.248  ; 8.248  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 7.088  ; 7.088  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 7.192  ; 7.192  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 7.769  ; 7.769  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 7.152  ; 7.152  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 6.906  ; 6.906  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 6.575  ; 6.575  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 7.409  ; 7.409  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 7.189  ; 7.189  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 7.885  ; 7.885  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 7.390  ; 7.390  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 7.953  ; 7.953  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 8.248  ; 8.248  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 7.680  ; 7.680  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 6.234  ; 6.234  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 8.225  ; 8.225  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 7.448  ; 7.448  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 10.594 ; 10.594 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 8.292  ; 8.292  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 8.972  ; 8.972  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 9.752  ; 9.752  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 8.964  ; 8.964  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 8.911  ; 8.911  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 8.394  ; 8.394  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 9.041  ; 9.041  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 10.594 ; 10.594 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 9.531  ; 9.531  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 9.761  ; 9.761  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 9.111  ; 9.111  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 9.198  ; 9.198  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 10.271 ; 10.271 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 9.029  ; 9.029  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 9.053  ; 9.053  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 10.543 ; 10.543 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 9.113  ; 9.113  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 8.277  ; 8.277  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 9.063  ; 9.063  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 9.614  ; 9.614  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.865  ; 4.865  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 4.900  ; 4.900  ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 4.908  ; 4.908  ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[30]    ; OSC_27     ; 4.900  ; 4.900  ; Rise       ; OSC_27                                                                    ;
; GPIO_1[*]      ; OSC_27     ; 4.359  ; 4.359  ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[5]     ; OSC_27     ; 5.354  ; 5.354  ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[7]     ; OSC_27     ; 4.359  ; 4.359  ; Rise       ; OSC_27                                                                    ;
;  GPIO_1[9]     ; OSC_27     ; 4.361  ; 4.361  ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 3.762  ; 3.762  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[0]    ; OSC_27     ; 4.437  ; 4.437  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[1]    ; OSC_27     ; 4.615  ; 4.615  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[2]    ; OSC_27     ; 4.788  ; 4.788  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[3]    ; OSC_27     ; 4.391  ; 4.391  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[4]    ; OSC_27     ; 4.734  ; 4.734  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[5]    ; OSC_27     ; 4.347  ; 4.347  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[6]    ; OSC_27     ; 4.724  ; 4.724  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[7]    ; OSC_27     ; 4.650  ; 4.650  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[8]    ; OSC_27     ; 4.240  ; 4.240  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[9]    ; OSC_27     ; 4.093  ; 4.093  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[10]   ; OSC_27     ; 4.100  ; 4.100  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[11]   ; OSC_27     ; 4.513  ; 4.513  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[12]   ; OSC_27     ; 4.348  ; 4.348  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 3.766  ; 3.766  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 3.951  ; 3.951  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 3.762  ; 3.762  ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 4.750  ; 4.750  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 5.015  ; 5.015  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 4.895  ; 4.895  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 5.004  ; 5.004  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 4.750  ; 4.750  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 5.077  ; 5.077  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 4.891  ; 4.891  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 4.962  ; 4.962  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 4.882  ; 4.882  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 4.855  ; 4.855  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 4.781  ; 4.781  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 5.793  ; 5.793  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 3.085  ; 3.085  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 5.009  ; 5.009  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 5.141  ; 5.141  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 5.527  ; 5.527  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 5.178  ; 5.178  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 5.627  ; 5.627  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 5.414  ; 5.414  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 5.640  ; 5.640  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 5.009  ; 5.009  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 5.570  ; 5.570  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 5.375  ; 5.375  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 5.344  ; 5.344  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 4.871  ; 4.871  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 5.344  ; 5.344  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 5.386  ; 5.386  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 5.642  ; 5.642  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 5.477  ; 5.477  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 5.726  ; 5.726  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 5.459  ; 5.459  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 5.571  ; 5.571  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 5.358  ; 5.358  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 5.541  ; 5.541  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 5.344  ; 5.344  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 5.362  ; 5.362  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 3.085  ; 3.085  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 3.865  ; 3.865  ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 4.014  ; 4.014  ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 3.980  ; 3.980  ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 3.991  ; 3.991  ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 3.895  ; 3.895  ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 3.891  ; 3.891  ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 3.865  ; 3.865  ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 3.881  ; 3.881  ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 3.667  ; 3.667  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 3.946  ; 3.946  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 3.939  ; 3.939  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 3.678  ; 3.678  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 3.667  ; 3.667  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 3.713  ; 3.713  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 3.803  ; 3.803  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 3.840  ; 3.840  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 3.633  ; 3.633  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 3.741  ; 3.741  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 3.633  ; 3.633  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 3.697  ; 3.697  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 3.685  ; 3.685  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 3.816  ; 3.816  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 3.819  ; 3.819  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 3.809  ; 3.809  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 3.655  ; 3.655  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 3.758  ; 3.758  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 3.655  ; 3.655  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 3.678  ; 3.678  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 3.656  ; 3.656  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 3.682  ; 3.682  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 3.752  ; 3.752  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 3.762  ; 3.762  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 3.989  ; 3.989  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 2.589  ; 2.589  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 2.702  ; 2.702  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 2.698  ; 2.698  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 2.899  ; 2.899  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 2.757  ; 2.757  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.691  ; 2.691  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 2.589  ; 2.589  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.808  ; 2.808  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 2.734  ; 2.734  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.968  ; 2.968  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 2.784  ; 2.784  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 2.942  ; 2.942  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 3.070  ; 3.070  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 2.906  ; 2.906  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 2.452  ; 2.452  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 3.073  ; 3.073  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.874  ; 2.874  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 2.992  ; 2.992  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 3.027  ; 3.027  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 3.235  ; 3.235  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 3.469  ; 3.469  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 3.251  ; 3.251  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 3.215  ; 3.215  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 2.992  ; 2.992  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 3.191  ; 3.191  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 3.559  ; 3.559  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 3.427  ; 3.427  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 3.518  ; 3.518  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 3.309  ; 3.309  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 3.251  ; 3.251  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 3.625  ; 3.625  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 3.286  ; 3.286  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 3.206  ; 3.206  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 3.605  ; 3.605  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 3.435  ; 3.435  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 3.110  ; 3.110  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 3.339  ; 3.339  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 3.709  ; 3.709  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.002  ; 2.002  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Progagation Delay                                              ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; DPDT_SW[0]  ; GPIO_0[26]   ;        ; 5.558  ; 5.558  ;        ;
; DPDT_SW[0]  ; GPIO_0[30]   ;        ; 6.422  ; 6.422  ;        ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 5.097  ;        ;        ; 5.097  ;
; DPDT_SW[1]  ; GPIO_0[30]   ; 6.252  ;        ;        ; 6.252  ;
; DPDT_SW[2]  ; VGA_B[0]     ; 13.811 ; 13.811 ; 13.811 ; 13.811 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 14.094 ; 14.094 ; 14.094 ; 14.094 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 13.294 ; 13.294 ; 13.294 ; 13.294 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 13.267 ; 13.267 ; 13.267 ; 13.267 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 13.295 ; 13.295 ; 13.295 ; 13.295 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 14.900 ; 14.900 ; 14.900 ; 14.900 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 13.241 ; 13.241 ; 13.241 ; 13.241 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 14.898 ; 14.898 ; 14.898 ; 14.898 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 13.401 ; 13.401 ; 13.401 ; 13.401 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 14.516 ; 14.516 ; 14.516 ; 14.516 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 15.135 ; 15.135 ; 15.135 ; 15.135 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 15.345 ; 15.345 ; 15.345 ; 15.345 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 15.316 ; 15.316 ; 15.316 ; 15.316 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 15.969 ; 15.969 ; 15.969 ; 15.969 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 15.898 ; 15.898 ; 15.898 ; 15.898 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 15.728 ; 15.728 ; 15.728 ; 15.728 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 14.837 ; 14.837 ; 14.837 ; 14.837 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 15.588 ; 15.588 ; 15.588 ; 15.588 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 15.412 ; 15.412 ; 15.412 ; 15.412 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 14.842 ; 14.842 ; 14.842 ; 14.842 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 15.364 ; 15.364 ; 15.364 ; 15.364 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 15.268 ; 15.268 ; 15.268 ; 15.268 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 15.094 ; 15.094 ; 15.094 ; 15.094 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 16.003 ; 16.003 ; 16.003 ; 16.003 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 15.540 ; 15.540 ; 15.540 ; 15.540 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 15.222 ; 15.222 ; 15.222 ; 15.222 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 15.038 ; 15.038 ; 15.038 ; 15.038 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 14.918 ; 14.918 ; 14.918 ; 14.918 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 15.229 ; 15.229 ; 15.229 ; 15.229 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 14.793 ; 14.793 ; 14.793 ; 14.793 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 14.079 ; 14.079 ; 14.079 ; 14.079 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 14.369 ; 14.369 ; 14.369 ; 14.369 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 13.562 ; 13.562 ; 13.562 ; 13.562 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 13.542 ; 13.542 ; 13.542 ; 13.542 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 13.570 ; 13.570 ; 13.570 ; 13.570 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 15.175 ; 15.175 ; 15.175 ; 15.175 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 13.516 ; 13.516 ; 13.516 ; 13.516 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 15.173 ; 15.173 ; 15.173 ; 15.173 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 13.676 ; 13.676 ; 13.676 ; 13.676 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 14.791 ; 14.791 ; 14.791 ; 14.791 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 15.408 ; 15.408 ; 15.408 ; 15.408 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 15.607 ; 15.607 ; 15.607 ; 15.607 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 15.589 ; 15.589 ; 15.589 ; 15.589 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 16.231 ; 16.231 ; 16.231 ; 16.231 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 16.171 ; 16.171 ; 16.171 ; 16.171 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 15.990 ; 15.990 ; 15.990 ; 15.990 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 15.110 ; 15.110 ; 15.110 ; 15.110 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 15.861 ; 15.861 ; 15.861 ; 15.861 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 15.685 ; 15.685 ; 15.685 ; 15.685 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 15.104 ; 15.104 ; 15.104 ; 15.104 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 15.635 ; 15.635 ; 15.635 ; 15.635 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 15.539 ; 15.539 ; 15.539 ; 15.539 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 15.365 ; 15.365 ; 15.365 ; 15.365 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 16.263 ; 16.263 ; 16.263 ; 16.263 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 15.811 ; 15.811 ; 15.811 ; 15.811 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 15.493 ; 15.493 ; 15.493 ; 15.493 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 15.309 ; 15.309 ; 15.309 ; 15.309 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 15.189 ; 15.189 ; 15.189 ; 15.189 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 15.500 ; 15.500 ; 15.500 ; 15.500 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 15.064 ; 15.064 ; 15.064 ; 15.064 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 13.761 ; 13.761 ; 13.761 ; 13.761 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 14.048 ; 14.048 ; 14.048 ; 14.048 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 13.244 ; 13.244 ; 13.244 ; 13.244 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 13.221 ; 13.221 ; 13.221 ; 13.221 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 13.249 ; 13.249 ; 13.249 ; 13.249 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 14.854 ; 14.854 ; 14.854 ; 14.854 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 13.195 ; 13.195 ; 13.195 ; 13.195 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 14.852 ; 14.852 ; 14.852 ; 14.852 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 13.355 ; 13.355 ; 13.355 ; 13.355 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 14.470 ; 14.470 ; 14.470 ; 14.470 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 15.084 ; 15.084 ; 15.084 ; 15.084 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 15.288 ; 15.288 ; 15.288 ; 15.288 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 15.265 ; 15.265 ; 15.265 ; 15.265 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 15.912 ; 15.912 ; 15.912 ; 15.912 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 15.847 ; 15.847 ; 15.847 ; 15.847 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 15.671 ; 15.671 ; 15.671 ; 15.671 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 14.786 ; 14.786 ; 14.786 ; 14.786 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 15.537 ; 15.537 ; 15.537 ; 15.537 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 15.361 ; 15.361 ; 15.361 ; 15.361 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 14.785 ; 14.785 ; 14.785 ; 14.785 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 15.312 ; 15.312 ; 15.312 ; 15.312 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 15.216 ; 15.216 ; 15.216 ; 15.216 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 15.042 ; 15.042 ; 15.042 ; 15.042 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 15.946 ; 15.946 ; 15.946 ; 15.946 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 15.488 ; 15.488 ; 15.488 ; 15.488 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 15.170 ; 15.170 ; 15.170 ; 15.170 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 14.986 ; 14.986 ; 14.986 ; 14.986 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 14.866 ; 14.866 ; 14.866 ; 14.866 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 15.177 ; 15.177 ; 15.177 ; 15.177 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 14.741 ; 14.741 ; 14.741 ; 14.741 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 13.352 ;        ;        ; 13.352 ;
; DPDT_SW[7]  ; VGA_B[1]     ; 13.342 ;        ;        ; 13.342 ;
; DPDT_SW[7]  ; VGA_B[2]     ; 12.974 ;        ;        ; 12.974 ;
; DPDT_SW[7]  ; VGA_B[3]     ; 12.974 ;        ;        ; 12.974 ;
; DPDT_SW[7]  ; VGA_B[4]     ; 13.544 ;        ;        ; 13.544 ;
; DPDT_SW[7]  ; VGA_B[5]     ; 13.036 ;        ;        ; 13.036 ;
; DPDT_SW[7]  ; VGA_B[6]     ; 13.017 ;        ;        ; 13.017 ;
; DPDT_SW[7]  ; VGA_B[7]     ; 13.014 ;        ;        ; 13.014 ;
; DPDT_SW[7]  ; VGA_B[8]     ; 12.669 ;        ;        ; 12.669 ;
; DPDT_SW[7]  ; VGA_B[9]     ; 12.658 ;        ;        ; 12.658 ;
; DPDT_SW[7]  ; VGA_G[0]     ; 14.212 ; 14.212 ; 14.212 ; 14.212 ;
; DPDT_SW[7]  ; VGA_G[1]     ; 14.184 ; 14.184 ; 14.184 ; 14.184 ;
; DPDT_SW[7]  ; VGA_G[2]     ; 14.191 ; 14.191 ; 14.191 ; 14.191 ;
; DPDT_SW[7]  ; VGA_G[3]     ; 14.341 ; 14.341 ; 14.341 ; 14.341 ;
; DPDT_SW[7]  ; VGA_G[4]     ; 14.278 ; 14.278 ; 14.278 ; 14.278 ;
; DPDT_SW[7]  ; VGA_G[5]     ; 14.361 ; 14.361 ; 14.361 ; 14.361 ;
; DPDT_SW[7]  ; VGA_G[6]     ; 13.808 ; 13.808 ; 13.808 ; 13.808 ;
; DPDT_SW[7]  ; VGA_G[7]     ; 14.219 ; 14.219 ; 14.219 ; 14.219 ;
; DPDT_SW[7]  ; VGA_G[8]     ; 13.889 ; 13.889 ; 13.889 ; 13.889 ;
; DPDT_SW[7]  ; VGA_G[9]     ; 13.850 ; 13.850 ; 13.850 ; 13.850 ;
; DPDT_SW[7]  ; VGA_R[0]     ; 14.068 ; 14.068 ; 14.068 ; 14.068 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 13.806 ; 13.806 ; 13.806 ; 13.806 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 13.751 ; 13.751 ; 13.751 ; 13.751 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 13.242 ; 13.242 ; 13.242 ; 13.242 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 13.434 ; 13.434 ; 13.434 ; 13.434 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 13.691 ; 13.691 ; 13.691 ; 13.691 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 13.727 ; 13.727 ; 13.727 ; 13.727 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 13.368 ; 13.368 ; 13.368 ; 13.368 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 12.949 ; 12.949 ; 12.949 ; 12.949 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 12.928 ; 12.928 ; 12.928 ; 12.928 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 12.866 ; 12.866 ; 12.866 ; 12.866 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 13.156 ; 13.156 ; 13.156 ; 13.156 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 12.349 ; 12.349 ; 12.349 ; 12.349 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 12.329 ; 12.329 ; 12.329 ; 12.329 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 12.357 ; 12.357 ; 12.357 ; 12.357 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 13.962 ; 13.962 ; 13.962 ; 13.962 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 12.303 ; 12.303 ; 12.303 ; 12.303 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 13.960 ; 13.960 ; 13.960 ; 13.960 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 12.463 ; 12.463 ; 12.463 ; 12.463 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 13.578 ; 13.578 ; 13.578 ; 13.578 ;
; DPDT_SW[8]  ; VGA_G[0]     ; 14.945 ; 14.945 ; 14.945 ; 14.945 ;
; DPDT_SW[8]  ; VGA_G[1]     ; 14.731 ; 14.731 ; 14.731 ; 14.731 ;
; DPDT_SW[8]  ; VGA_G[2]     ; 15.126 ; 15.126 ; 15.126 ; 15.126 ;
; DPDT_SW[8]  ; VGA_G[3]     ; 15.359 ; 15.359 ; 15.359 ; 15.359 ;
; DPDT_SW[8]  ; VGA_G[4]     ; 15.708 ; 15.708 ; 15.708 ; 15.708 ;
; DPDT_SW[8]  ; VGA_G[5]     ; 15.119 ; 15.119 ; 15.119 ; 15.119 ;
; DPDT_SW[8]  ; VGA_G[6]     ; 14.647 ; 14.647 ; 14.647 ; 14.647 ;
; DPDT_SW[8]  ; VGA_G[7]     ; 14.989 ; 14.989 ; 14.989 ; 14.989 ;
; DPDT_SW[8]  ; VGA_G[8]     ; 15.222 ; 15.222 ; 15.222 ; 15.222 ;
; DPDT_SW[8]  ; VGA_G[9]     ; 14.230 ; 14.230 ; 14.230 ; 14.230 ;
; DPDT_SW[8]  ; VGA_R[0]     ; 14.550 ; 14.550 ; 14.550 ; 14.550 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 14.470 ; 14.470 ; 14.470 ; 14.470 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 14.280 ; 14.280 ; 14.280 ; 14.280 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 15.231 ; 15.231 ; 15.231 ; 15.231 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 14.726 ; 14.726 ; 14.726 ; 14.726 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 14.283 ; 14.283 ; 14.283 ; 14.283 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 14.224 ; 14.224 ; 14.224 ; 14.224 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 14.099 ; 14.099 ; 14.099 ; 14.099 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 14.415 ; 14.415 ; 14.415 ; 14.415 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 13.854 ; 13.854 ; 13.854 ; 13.854 ;
; DPDT_SW[9]  ; VGA_B[0]     ; 8.664  ; 8.664  ; 8.664  ; 8.664  ;
; DPDT_SW[9]  ; VGA_B[1]     ; 8.653  ; 8.653  ; 8.653  ; 8.653  ;
; DPDT_SW[9]  ; VGA_B[2]     ; 8.284  ; 8.284  ; 8.284  ; 8.284  ;
; DPDT_SW[9]  ; VGA_B[3]     ; 8.285  ; 8.285  ; 8.285  ; 8.285  ;
; DPDT_SW[9]  ; VGA_B[4]     ; 8.596  ; 8.596  ; 8.596  ; 8.596  ;
; DPDT_SW[9]  ; VGA_B[5]     ; 7.993  ; 7.993  ; 7.993  ; 7.993  ;
; DPDT_SW[9]  ; VGA_B[6]     ; 8.185  ; 8.185  ; 8.185  ; 8.185  ;
; DPDT_SW[9]  ; VGA_B[7]     ; 7.971  ; 7.971  ; 7.971  ; 7.971  ;
; DPDT_SW[9]  ; VGA_B[8]     ; 7.626  ; 7.626  ; 7.626  ; 7.626  ;
; DPDT_SW[9]  ; VGA_B[9]     ; 7.615  ; 7.615  ; 7.615  ; 7.615  ;
; DPDT_SW[9]  ; VGA_G[0]     ; 10.240 ; 10.240 ; 10.240 ; 10.240 ;
; DPDT_SW[9]  ; VGA_G[1]     ; 10.338 ; 10.338 ; 10.338 ; 10.338 ;
; DPDT_SW[9]  ; VGA_G[2]     ; 10.229 ; 10.229 ; 10.229 ; 10.229 ;
; DPDT_SW[9]  ; VGA_G[3]     ; 10.715 ; 10.715 ; 10.715 ; 10.715 ;
; DPDT_SW[9]  ; VGA_G[4]     ; 10.916 ; 10.916 ; 10.916 ; 10.916 ;
; DPDT_SW[9]  ; VGA_G[5]     ; 10.795 ; 10.795 ; 10.795 ; 10.795 ;
; DPDT_SW[9]  ; VGA_G[6]     ; 9.851  ; 9.851  ; 9.851  ; 9.851  ;
; DPDT_SW[9]  ; VGA_G[7]     ; 10.660 ; 10.660 ; 10.660 ; 10.660 ;
; DPDT_SW[9]  ; VGA_G[8]     ; 10.519 ; 10.519 ; 10.519 ; 10.519 ;
; DPDT_SW[9]  ; VGA_G[9]     ; 9.884  ; 9.884  ; 9.884  ; 9.884  ;
; DPDT_SW[9]  ; VGA_R[0]     ; 10.908 ; 10.908 ; 10.908 ; 10.908 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 10.734 ; 10.734 ; 10.734 ; 10.734 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 10.680 ; 10.680 ; 10.680 ; 10.680 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 10.956 ; 10.956 ; 10.956 ; 10.956 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 11.082 ; 11.082 ; 11.082 ; 11.082 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 10.617 ; 10.617 ; 10.617 ; 10.617 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 10.639 ; 10.639 ; 10.639 ; 10.639 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 10.295 ; 10.295 ; 10.295 ; 10.295 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 10.679 ; 10.679 ; 10.679 ; 10.679 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 9.858  ; 9.858  ; 9.858  ; 9.858  ;
; DPDT_SW[15] ; VGA_B[0]     ;        ; 16.389 ; 16.389 ;        ;
; DPDT_SW[15] ; VGA_B[1]     ;        ; 16.379 ; 16.379 ;        ;
; DPDT_SW[15] ; VGA_B[2]     ;        ; 16.011 ; 16.011 ;        ;
; DPDT_SW[15] ; VGA_B[3]     ;        ; 16.011 ; 16.011 ;        ;
; DPDT_SW[15] ; VGA_B[4]     ;        ; 16.581 ; 16.581 ;        ;
; DPDT_SW[15] ; VGA_B[5]     ;        ; 16.073 ; 16.073 ;        ;
; DPDT_SW[15] ; VGA_B[6]     ;        ; 16.054 ; 16.054 ;        ;
; DPDT_SW[15] ; VGA_B[7]     ;        ; 16.051 ; 16.051 ;        ;
; DPDT_SW[15] ; VGA_B[8]     ;        ; 15.706 ; 15.706 ;        ;
; DPDT_SW[15] ; VGA_B[9]     ;        ; 15.695 ; 15.695 ;        ;
; DPDT_SW[15] ; VGA_G[0]     ; 17.249 ; 17.249 ; 17.249 ; 17.249 ;
; DPDT_SW[15] ; VGA_G[1]     ; 17.221 ; 17.221 ; 17.221 ; 17.221 ;
; DPDT_SW[15] ; VGA_G[2]     ; 17.228 ; 17.228 ; 17.228 ; 17.228 ;
; DPDT_SW[15] ; VGA_G[3]     ; 17.378 ; 17.378 ; 17.378 ; 17.378 ;
; DPDT_SW[15] ; VGA_G[4]     ; 17.315 ; 17.315 ; 17.315 ; 17.315 ;
; DPDT_SW[15] ; VGA_G[5]     ; 17.398 ; 17.398 ; 17.398 ; 17.398 ;
; DPDT_SW[15] ; VGA_G[6]     ; 16.845 ; 16.845 ; 16.845 ; 16.845 ;
; DPDT_SW[15] ; VGA_G[7]     ; 17.256 ; 17.256 ; 17.256 ; 17.256 ;
; DPDT_SW[15] ; VGA_G[8]     ; 16.926 ; 16.926 ; 16.926 ; 16.926 ;
; DPDT_SW[15] ; VGA_G[9]     ; 16.887 ; 16.887 ; 16.887 ; 16.887 ;
; DPDT_SW[15] ; VGA_R[0]     ; 15.771 ; 15.771 ; 15.771 ; 15.771 ;
; DPDT_SW[15] ; VGA_R[1]     ; 15.517 ; 15.517 ; 15.517 ; 15.517 ;
; DPDT_SW[15] ; VGA_R[2]     ; 15.462 ; 15.462 ; 15.462 ; 15.462 ;
; DPDT_SW[15] ; VGA_R[3]     ; 15.342 ; 15.342 ; 15.342 ; 15.342 ;
; DPDT_SW[15] ; VGA_R[4]     ; 15.534 ; 15.534 ; 15.534 ; 15.534 ;
; DPDT_SW[15] ; VGA_R[5]     ; 15.400 ; 15.400 ; 15.400 ; 15.400 ;
; DPDT_SW[15] ; VGA_R[6]     ; 15.439 ; 15.439 ; 15.439 ; 15.439 ;
; DPDT_SW[15] ; VGA_R[7]     ; 15.077 ; 15.077 ; 15.077 ; 15.077 ;
; DPDT_SW[15] ; VGA_R[8]     ; 15.045 ; 15.045 ; 15.045 ; 15.045 ;
; DPDT_SW[15] ; VGA_R[9]     ; 14.631 ; 14.631 ; 14.631 ; 14.631 ;
; KEY[0]      ; LED_GREEN[0] ;        ; 12.977 ; 12.977 ;        ;
; KEY[0]      ; LED_GREEN[1] ;        ; 12.977 ; 12.977 ;        ;
; KEY[1]      ; LED_GREEN[2] ;        ; 12.184 ; 12.184 ;        ;
; KEY[1]      ; LED_GREEN[3] ;        ; 12.184 ; 12.184 ;        ;
; KEY[2]      ; LED_GREEN[4] ;        ; 10.886 ; 10.886 ;        ;
; KEY[2]      ; LED_GREEN[5] ;        ; 10.876 ; 10.876 ;        ;
; KEY[3]      ; LED_GREEN[6] ;        ; 10.357 ; 10.357 ;        ;
; KEY[3]      ; LED_GREEN[7] ;        ; 10.307 ; 10.307 ;        ;
+-------------+--------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+-------------+--------------+-------+-------+-------+-------+
; Input Port  ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------+-------+-------+-------+-------+
; DPDT_SW[0]  ; GPIO_0[26]   ;       ; 2.463 ; 2.463 ;       ;
; DPDT_SW[0]  ; GPIO_0[30]   ;       ; 2.677 ; 2.677 ;       ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 2.300 ;       ;       ; 2.300 ;
; DPDT_SW[1]  ; GPIO_0[30]   ; 2.626 ;       ;       ; 2.626 ;
; DPDT_SW[2]  ; VGA_B[0]     ; 4.911 ; 4.911 ; 4.911 ; 4.911 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 4.776 ; 4.776 ; 4.776 ; 4.776 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 4.801 ; 4.801 ; 4.801 ; 4.801 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 4.693 ; 4.693 ; 4.693 ; 4.693 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 4.853 ; 4.853 ; 4.853 ; 4.853 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 4.753 ; 4.753 ; 4.753 ; 4.753 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 4.734 ; 4.734 ; 4.734 ; 4.734 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 4.743 ; 4.743 ; 4.743 ; 4.743 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 4.633 ; 4.633 ; 4.633 ; 4.633 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 4.706 ; 4.706 ; 4.706 ; 4.706 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 5.264 ; 5.264 ; 5.264 ; 5.264 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 5.316 ; 5.316 ; 5.316 ; 5.316 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 5.302 ; 5.302 ; 5.302 ; 5.302 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 5.539 ; 5.539 ; 5.539 ; 5.539 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 5.433 ; 5.433 ; 5.433 ; 5.433 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 5.135 ; 5.135 ; 5.135 ; 5.135 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 5.350 ; 5.350 ; 5.350 ; 5.350 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 5.402 ; 5.402 ; 5.402 ; 5.402 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 5.135 ; 5.135 ; 5.135 ; 5.135 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 5.300 ; 5.300 ; 5.300 ; 5.300 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 5.402 ; 5.402 ; 5.402 ; 5.402 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 5.211 ; 5.211 ; 5.211 ; 5.211 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 5.406 ; 5.406 ; 5.406 ; 5.406 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 5.372 ; 5.372 ; 5.372 ; 5.372 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 5.307 ; 5.307 ; 5.307 ; 5.307 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 5.172 ; 5.172 ; 5.172 ; 5.172 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 5.220 ; 5.220 ; 5.220 ; 5.220 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 5.096 ; 5.096 ; 5.096 ; 5.096 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 5.052 ; 5.052 ; 5.052 ; 5.052 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 5.070 ; 5.070 ; 5.070 ; 5.070 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 5.372 ; 5.372 ; 5.372 ; 5.372 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 4.960 ; 4.960 ; 4.960 ; 4.960 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 5.114 ; 5.114 ; 5.114 ; 5.114 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 5.012 ; 5.012 ; 5.012 ; 5.012 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 5.635 ; 5.635 ; 5.635 ; 5.635 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 4.893 ; 4.893 ; 4.893 ; 4.893 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 5.627 ; 5.627 ; 5.627 ; 5.627 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 4.792 ; 4.792 ; 4.792 ; 4.792 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 5.513 ; 5.513 ; 5.513 ; 5.513 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 5.414 ; 5.414 ; 5.414 ; 5.414 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 5.475 ; 5.475 ; 5.475 ; 5.475 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 5.452 ; 5.452 ; 5.452 ; 5.452 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 5.574 ; 5.574 ; 5.574 ; 5.574 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 5.689 ; 5.689 ; 5.689 ; 5.689 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 5.592 ; 5.592 ; 5.592 ; 5.592 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 5.285 ; 5.285 ; 5.285 ; 5.285 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 5.509 ; 5.509 ; 5.509 ; 5.509 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 5.552 ; 5.552 ; 5.552 ; 5.552 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 5.294 ; 5.294 ; 5.294 ; 5.294 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 5.448 ; 5.448 ; 5.448 ; 5.448 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 5.559 ; 5.559 ; 5.559 ; 5.559 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 5.359 ; 5.359 ; 5.359 ; 5.359 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 5.563 ; 5.563 ; 5.563 ; 5.563 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 5.520 ; 5.520 ; 5.520 ; 5.520 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 5.455 ; 5.455 ; 5.455 ; 5.455 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 5.320 ; 5.320 ; 5.320 ; 5.320 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 5.377 ; 5.377 ; 5.377 ; 5.377 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 5.244 ; 5.244 ; 5.244 ; 5.244 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 5.209 ; 5.209 ; 5.209 ; 5.209 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 4.871 ; 4.871 ; 4.871 ; 4.871 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 4.734 ; 4.734 ; 4.734 ; 4.734 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 4.761 ; 4.761 ; 4.761 ; 4.761 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 4.651 ; 4.651 ; 4.651 ; 4.651 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 4.813 ; 4.813 ; 4.813 ; 4.813 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 4.711 ; 4.711 ; 4.711 ; 4.711 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 4.694 ; 4.694 ; 4.694 ; 4.694 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 4.701 ; 4.701 ; 4.701 ; 4.701 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 4.593 ; 4.593 ; 4.593 ; 4.593 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 4.664 ; 4.664 ; 4.664 ; 4.664 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 5.218 ; 5.218 ; 5.218 ; 5.218 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 5.275 ; 5.275 ; 5.275 ; 5.275 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 5.256 ; 5.256 ; 5.256 ; 5.256 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 5.374 ; 5.374 ; 5.374 ; 5.374 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 5.493 ; 5.493 ; 5.493 ; 5.493 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 5.392 ; 5.392 ; 5.392 ; 5.392 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 5.089 ; 5.089 ; 5.089 ; 5.089 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 5.309 ; 5.309 ; 5.309 ; 5.309 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 5.356 ; 5.356 ; 5.356 ; 5.356 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 5.094 ; 5.094 ; 5.094 ; 5.094 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 5.253 ; 5.253 ; 5.253 ; 5.253 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 5.360 ; 5.360 ; 5.360 ; 5.360 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 5.164 ; 5.164 ; 5.164 ; 5.164 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 5.364 ; 5.364 ; 5.364 ; 5.364 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 5.325 ; 5.325 ; 5.325 ; 5.325 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 5.260 ; 5.260 ; 5.260 ; 5.260 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 5.125 ; 5.125 ; 5.125 ; 5.125 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 5.178 ; 5.178 ; 5.178 ; 5.178 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 5.049 ; 5.049 ; 5.049 ; 5.049 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 5.010 ; 5.010 ; 5.010 ; 5.010 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 5.150 ;       ;       ; 5.150 ;
; DPDT_SW[7]  ; VGA_B[1]     ; 5.141 ;       ;       ; 5.141 ;
; DPDT_SW[7]  ; VGA_B[2]     ; 5.027 ;       ;       ; 5.027 ;
; DPDT_SW[7]  ; VGA_B[3]     ; 5.024 ;       ;       ; 5.024 ;
; DPDT_SW[7]  ; VGA_B[4]     ; 5.260 ;       ;       ; 5.260 ;
; DPDT_SW[7]  ; VGA_B[5]     ; 5.072 ;       ;       ; 5.072 ;
; DPDT_SW[7]  ; VGA_B[6]     ; 5.047 ;       ;       ; 5.047 ;
; DPDT_SW[7]  ; VGA_B[7]     ; 5.052 ;       ;       ; 5.052 ;
; DPDT_SW[7]  ; VGA_B[8]     ; 4.948 ;       ;       ; 4.948 ;
; DPDT_SW[7]  ; VGA_B[9]     ; 4.941 ;       ;       ; 4.941 ;
; DPDT_SW[7]  ; VGA_G[0]     ; 5.452 ; 5.452 ; 5.452 ; 5.452 ;
; DPDT_SW[7]  ; VGA_G[1]     ; 5.435 ; 5.435 ; 5.435 ; 5.435 ;
; DPDT_SW[7]  ; VGA_G[2]     ; 5.429 ; 5.429 ; 5.429 ; 5.429 ;
; DPDT_SW[7]  ; VGA_G[3]     ; 5.525 ; 5.525 ; 5.525 ; 5.525 ;
; DPDT_SW[7]  ; VGA_G[4]     ; 5.468 ; 5.468 ; 5.468 ; 5.468 ;
; DPDT_SW[7]  ; VGA_G[5]     ; 5.510 ; 5.510 ; 5.510 ; 5.510 ;
; DPDT_SW[7]  ; VGA_G[6]     ; 5.297 ; 5.297 ; 5.297 ; 5.297 ;
; DPDT_SW[7]  ; VGA_G[7]     ; 5.425 ; 5.425 ; 5.425 ; 5.425 ;
; DPDT_SW[7]  ; VGA_G[8]     ; 5.347 ; 5.347 ; 5.347 ; 5.347 ;
; DPDT_SW[7]  ; VGA_G[9]     ; 5.332 ; 5.332 ; 5.332 ; 5.332 ;
; DPDT_SW[7]  ; VGA_R[0]     ; 5.399 ; 5.399 ; 5.399 ; 5.399 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 5.349 ; 5.349 ; 5.349 ; 5.349 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 5.313 ; 5.313 ; 5.313 ; 5.313 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 5.197 ; 5.197 ; 5.197 ; 5.197 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 5.244 ; 5.244 ; 5.244 ; 5.244 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 5.282 ; 5.282 ; 5.282 ; 5.282 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 5.292 ; 5.292 ; 5.292 ; 5.292 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 5.235 ; 5.235 ; 5.235 ; 5.235 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 5.048 ; 5.048 ; 5.048 ; 5.048 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 5.071 ; 5.071 ; 5.071 ; 5.071 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 4.489 ; 4.549 ; 4.549 ; 4.489 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 4.758 ; 4.758 ; 4.758 ; 4.758 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 4.401 ; 4.401 ; 4.401 ; 4.401 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 4.500 ; 4.500 ; 4.500 ; 4.500 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 4.525 ; 4.525 ; 4.525 ; 4.525 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 5.021 ; 5.021 ; 5.021 ; 5.021 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 4.200 ; 4.406 ; 4.406 ; 4.200 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 5.013 ; 5.013 ; 5.013 ; 5.013 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 4.168 ; 4.305 ; 4.305 ; 4.168 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 4.899 ; 4.899 ; 4.899 ; 4.899 ;
; DPDT_SW[8]  ; VGA_G[0]     ; 4.934 ; 4.934 ; 4.934 ; 4.934 ;
; DPDT_SW[8]  ; VGA_G[1]     ; 4.990 ; 4.990 ; 4.990 ; 4.990 ;
; DPDT_SW[8]  ; VGA_G[2]     ; 4.972 ; 4.972 ; 4.972 ; 4.972 ;
; DPDT_SW[8]  ; VGA_G[3]     ; 5.089 ; 5.089 ; 5.089 ; 5.089 ;
; DPDT_SW[8]  ; VGA_G[4]     ; 5.209 ; 5.209 ; 5.209 ; 5.209 ;
; DPDT_SW[8]  ; VGA_G[5]     ; 5.107 ; 5.107 ; 5.107 ; 5.107 ;
; DPDT_SW[8]  ; VGA_G[6]     ; 4.805 ; 4.805 ; 4.805 ; 4.805 ;
; DPDT_SW[8]  ; VGA_G[7]     ; 5.024 ; 5.024 ; 5.024 ; 5.024 ;
; DPDT_SW[8]  ; VGA_G[8]     ; 5.072 ; 5.072 ; 5.072 ; 5.072 ;
; DPDT_SW[8]  ; VGA_G[9]     ; 4.809 ; 4.809 ; 4.809 ; 4.809 ;
; DPDT_SW[8]  ; VGA_R[0]     ; 4.970 ; 4.970 ; 4.970 ; 4.970 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 4.914 ; 5.075 ; 5.075 ; 4.914 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 4.881 ; 4.881 ; 4.881 ; 4.881 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 4.995 ; 5.079 ; 5.079 ; 4.995 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 5.042 ; 5.042 ; 5.042 ; 5.042 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 4.845 ; 4.977 ; 4.977 ; 4.845 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 4.842 ; 4.842 ; 4.842 ; 4.842 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 4.808 ; 4.893 ; 4.893 ; 4.808 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 4.766 ; 4.766 ; 4.766 ; 4.766 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 4.645 ; 4.725 ; 4.725 ; 4.645 ;
; DPDT_SW[9]  ; VGA_B[0]     ; 3.634 ; 3.634 ; 3.634 ; 3.634 ;
; DPDT_SW[9]  ; VGA_B[1]     ; 3.626 ; 3.626 ; 3.626 ; 3.626 ;
; DPDT_SW[9]  ; VGA_B[2]     ; 3.510 ; 3.510 ; 3.510 ; 3.510 ;
; DPDT_SW[9]  ; VGA_B[3]     ; 3.507 ; 3.507 ; 3.507 ; 3.507 ;
; DPDT_SW[9]  ; VGA_B[4]     ; 3.640 ; 3.640 ; 3.640 ; 3.640 ;
; DPDT_SW[9]  ; VGA_B[5]     ; 3.307 ; 3.307 ; 3.307 ; 3.307 ;
; DPDT_SW[9]  ; VGA_B[6]     ; 3.353 ; 3.353 ; 3.353 ; 3.353 ;
; DPDT_SW[9]  ; VGA_B[7]     ; 3.287 ; 3.287 ; 3.287 ; 3.287 ;
; DPDT_SW[9]  ; VGA_B[8]     ; 3.183 ; 3.183 ; 3.183 ; 3.183 ;
; DPDT_SW[9]  ; VGA_B[9]     ; 3.175 ; 3.175 ; 3.175 ; 3.175 ;
; DPDT_SW[9]  ; VGA_G[0]     ; 4.062 ; 4.062 ; 4.062 ; 4.062 ;
; DPDT_SW[9]  ; VGA_G[1]     ; 4.122 ; 4.122 ; 4.122 ; 4.122 ;
; DPDT_SW[9]  ; VGA_G[2]     ; 4.047 ; 4.047 ; 4.047 ; 4.047 ;
; DPDT_SW[9]  ; VGA_G[3]     ; 4.237 ; 4.237 ; 4.237 ; 4.237 ;
; DPDT_SW[9]  ; VGA_G[4]     ; 4.325 ; 4.325 ; 4.325 ; 4.325 ;
; DPDT_SW[9]  ; VGA_G[5]     ; 4.251 ; 4.251 ; 4.251 ; 4.251 ;
; DPDT_SW[9]  ; VGA_G[6]     ; 3.917 ; 3.917 ; 3.917 ; 3.917 ;
; DPDT_SW[9]  ; VGA_G[7]     ; 4.172 ; 4.172 ; 4.172 ; 4.172 ;
; DPDT_SW[9]  ; VGA_G[8]     ; 4.199 ; 4.199 ; 4.199 ; 4.199 ;
; DPDT_SW[9]  ; VGA_G[9]     ; 3.950 ; 3.950 ; 3.950 ; 3.950 ;
; DPDT_SW[9]  ; VGA_R[0]     ; 4.295 ; 4.295 ; 4.295 ; 4.295 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 4.256 ; 4.256 ; 4.256 ; 4.256 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 4.215 ; 4.215 ; 4.215 ; 4.215 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 4.327 ; 4.327 ; 4.327 ; 4.327 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 4.372 ; 4.372 ; 4.372 ; 4.372 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 4.190 ; 4.190 ; 4.190 ; 4.190 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 4.190 ; 4.190 ; 4.190 ; 4.190 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 4.136 ; 4.136 ; 4.136 ; 4.136 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 4.188 ; 4.188 ; 4.188 ; 4.188 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 3.980 ; 3.980 ; 3.980 ; 3.980 ;
; DPDT_SW[15] ; VGA_B[0]     ;       ; 7.062 ; 7.062 ;       ;
; DPDT_SW[15] ; VGA_B[1]     ;       ; 7.053 ; 7.053 ;       ;
; DPDT_SW[15] ; VGA_B[2]     ;       ; 6.939 ; 6.939 ;       ;
; DPDT_SW[15] ; VGA_B[3]     ;       ; 6.936 ; 6.936 ;       ;
; DPDT_SW[15] ; VGA_B[4]     ;       ; 7.172 ; 7.172 ;       ;
; DPDT_SW[15] ; VGA_B[5]     ;       ; 6.984 ; 6.984 ;       ;
; DPDT_SW[15] ; VGA_B[6]     ;       ; 6.959 ; 6.959 ;       ;
; DPDT_SW[15] ; VGA_B[7]     ;       ; 6.964 ; 6.964 ;       ;
; DPDT_SW[15] ; VGA_B[8]     ;       ; 6.860 ; 6.860 ;       ;
; DPDT_SW[15] ; VGA_B[9]     ;       ; 6.853 ; 6.853 ;       ;
; DPDT_SW[15] ; VGA_G[0]     ; 7.364 ; 7.364 ; 7.364 ; 7.364 ;
; DPDT_SW[15] ; VGA_G[1]     ; 7.347 ; 7.347 ; 7.347 ; 7.347 ;
; DPDT_SW[15] ; VGA_G[2]     ; 7.341 ; 7.341 ; 7.341 ; 7.341 ;
; DPDT_SW[15] ; VGA_G[3]     ; 7.437 ; 7.437 ; 7.437 ; 7.437 ;
; DPDT_SW[15] ; VGA_G[4]     ; 7.380 ; 7.380 ; 7.380 ; 7.380 ;
; DPDT_SW[15] ; VGA_G[5]     ; 7.422 ; 7.422 ; 7.422 ; 7.422 ;
; DPDT_SW[15] ; VGA_G[6]     ; 7.209 ; 7.209 ; 7.209 ; 7.209 ;
; DPDT_SW[15] ; VGA_G[7]     ; 7.337 ; 7.337 ; 7.337 ; 7.337 ;
; DPDT_SW[15] ; VGA_G[8]     ; 7.259 ; 7.259 ; 7.259 ; 7.259 ;
; DPDT_SW[15] ; VGA_G[9]     ; 7.244 ; 7.244 ; 7.244 ; 7.244 ;
; DPDT_SW[15] ; VGA_R[0]     ; 6.887 ; 6.887 ; 6.887 ; 6.887 ;
; DPDT_SW[15] ; VGA_R[1]     ; 6.841 ; 6.841 ; 6.841 ; 6.841 ;
; DPDT_SW[15] ; VGA_R[2]     ; 6.807 ; 6.807 ; 6.807 ; 6.807 ;
; DPDT_SW[15] ; VGA_R[3]     ; 6.808 ; 6.808 ; 6.808 ; 6.808 ;
; DPDT_SW[15] ; VGA_R[4]     ; 6.855 ; 6.855 ; 6.855 ; 6.855 ;
; DPDT_SW[15] ; VGA_R[5]     ; 6.775 ; 6.775 ; 6.775 ; 6.775 ;
; DPDT_SW[15] ; VGA_R[6]     ; 6.787 ; 6.787 ; 6.787 ; 6.787 ;
; DPDT_SW[15] ; VGA_R[7]     ; 6.727 ; 6.727 ; 6.727 ; 6.727 ;
; DPDT_SW[15] ; VGA_R[8]     ; 6.655 ; 6.655 ; 6.655 ; 6.655 ;
; DPDT_SW[15] ; VGA_R[9]     ; 6.559 ; 6.559 ; 6.559 ; 6.559 ;
; KEY[0]      ; LED_GREEN[0] ;       ; 6.004 ; 6.004 ;       ;
; KEY[0]      ; LED_GREEN[1] ;       ; 6.004 ; 6.004 ;       ;
; KEY[1]      ; LED_GREEN[2] ;       ; 5.804 ; 5.804 ;       ;
; KEY[1]      ; LED_GREEN[3] ;       ; 5.804 ; 5.804 ;       ;
; KEY[2]      ; LED_GREEN[4] ;       ; 5.300 ; 5.300 ;       ;
; KEY[2]      ; LED_GREEN[5] ;       ; 5.290 ; 5.290 ;       ;
; KEY[3]      ; LED_GREEN[6] ;       ; 5.093 ; 5.093 ;       ;
; KEY[3]      ; LED_GREEN[7] ;       ; 5.043 ; 5.043 ;       ;
+-------------+--------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                       ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; OSC_27                                                                    ; OSC_27                                                                    ; 339500150  ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; OSC_27                                                                    ; 20         ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_50                                                                    ; 2126       ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_50                                                                    ; 1          ; 1          ; 0        ; 0        ;
; OSC_27                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 20         ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8581       ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 149        ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; TD_CLK                                                                    ; false path ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; TD_CLK                                                                    ; 127163     ; 0          ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; OSC_27                                                                    ; OSC_27                                                                    ; 339500150  ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; OSC_27                                                                    ; 20         ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_50                                                                    ; 2126       ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_50                                                                    ; 1          ; 1          ; 0        ; 0        ;
; OSC_27                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 20         ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8581       ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 149        ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; TD_CLK                                                                    ; false path ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; TD_CLK                                                                    ; 127163     ; 0          ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; OSC_27                                                                    ; OSC_27                                                                    ; 28         ; 30         ; 0          ; 0          ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_27                                                                    ; false path ; false path ; false path ; false path ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; false path ; false path ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0          ; 34         ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; false path ; false path ; 0          ; 0          ;
; OSC_50                                                                    ; TD_CLK                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; TD_CLK                                                                    ; false path ; false path ; 0          ; 0          ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                         ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; OSC_27                                                                    ; OSC_27                                                                    ; 28         ; 30         ; 0          ; 0          ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_27                                                                    ; false path ; false path ; false path ; false path ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; false path ; false path ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0          ; 34         ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; false path ; false path ; 0          ; 0          ;
; OSC_50                                                                    ; TD_CLK                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; TD_CLK                                                                    ; false path ; false path ; 0          ; 0          ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 5     ; 5     ;
; Unconstrained Input Ports       ; 42    ; 42    ;
; Unconstrained Input Port Paths  ; 557   ; 557   ;
; Unconstrained Output Ports      ; 137   ; 137   ;
; Unconstrained Output Port Paths ; 15895 ; 15895 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Tue May 07 01:19:53 2013
Info: Command: quartus_sta DE2_TV -c DE2_TV
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "flipCLdet_c|combout" is a latch
    Warning: Node "short_jumping|combout" is a latch
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_iep1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
Info: Reading SDC File: 'DE2_TV.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0} {u6|sdram_pll1|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 4 -phase -117.00 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1} {u6|sdram_pll1|altpll_component|pll|clk[1]}
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 29 -multiply_by 20 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2} {u6|sdram_pll1|altpll_component|pll|clk[2]}
Warning: Found combinational loop of 2 nodes
    Warning: Node "flipCLctrl~0|combout"
    Warning: Node "flipCLctrl~0|datab"
Warning: Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: new_frame was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|H_Cont[0] was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 3.169
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.169         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    11.141         0.000 OSC_50 
    Info:    13.433         0.000 OSC_27 
    Info:    19.783         0.000 TD_CLK 
    Info:    49.562         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: Worst-case hold slack is 0.499
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.499         0.000 OSC_27 
    Info:     0.499         0.000 OSC_50 
    Info:     0.499         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     0.499         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
    Info:     0.499         0.000 TD_CLK 
Info: Worst-case recovery slack is 2.325
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.325         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    16.139         0.000 OSC_27 
Info: Worst-case removal slack is 2.465
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.465         0.000 OSC_27 
    Info:     5.960         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
Info: Worst-case minimum pulse width slack is 1.562
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.562         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     8.758         0.000 OSC_50 
    Info:    15.451         0.000 OSC_27 
    Info:    15.451         0.000 TD_CLK 
    Info:    25.609         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning: Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: new_frame was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|H_Cont[0] was determined to be a clock but was found without an associated clock assignment.
Info: Worst-case setup slack is 6.802
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.802         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    17.216         0.000 OSC_50 
    Info:    29.970         0.000 OSC_27 
    Info:    31.934         0.000 TD_CLK 
    Info:    52.343         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 OSC_27 
    Info:     0.215         0.000 OSC_50 
    Info:     0.215         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     0.215         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
    Info:     0.215         0.000 TD_CLK 
Info: Worst-case recovery slack is 3.715
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.715         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    17.561         0.000 OSC_27 
Info: Worst-case removal slack is 0.927
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.927         0.000 OSC_27 
    Info:     5.210         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
Info: Worst-case minimum pulse width slack is 2.249
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.249         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     9.000         0.000 OSC_50 
    Info:    16.138         0.000 TD_CLK 
    Info:    16.391         0.000 OSC_27 
    Info:    25.851         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 385 megabytes
    Info: Processing ended: Tue May 07 01:19:58 2013
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


