- ğŸ‘‹ Hi, Iâ€™m @SalGarcia707
- ğŸ‘€ Iâ€™m interested in Digital Design and VLSI Verification
- ğŸŒ± Iâ€™m currently learning Verilog, System Verilog, and Python.
- ğŸ’ï¸ Iâ€™m looking to collaborate on VLSI verificaiton testbenches, etc. 
- ğŸ“« How to reach me: LinkedIn: https://www.linkedin.com/in/salvador-garcia1/ 

<!---
SalGarcia707/SalGarcia707 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
