library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity alu is
port(
    aluo:    in std_logic;
    alus:    in std_logic;
    cf:      out std_logic;
    zf:      out std_logic;
    ain:     in std_logic_vector(7 downto 0);
    bin:     in std_logic_vector(7 downto 0);
    val_out: out std_logic_vector(7 downto 0);
    bus_out: out std_logic_vector(7 downto 0);
end alu;

architecture description of alu is

signal temp:   std_logic_vector(7 downto 0) := "00000000";
signal result: std_logic_vector(8 downto 0) := "000000000";

begin

    
   
	val_out <= val;
	-- Set the bus output to the value when output is enabled.
	bus_out <= val when (aluo = '1') else "ZZZZZZZZ";
  
end description;