#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 27 17:31:27 2020
# Process ID: 4233
# Current directory: /home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shubham/HLS_Exercises/DataDecCPP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4257 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1543.977 ; gain = 76.996 ; free physical = 7656 ; free virtual = 10643
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_datagdec_0_0' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_datagdec_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_datagdec_0_0' (1#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_datagdec_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'datagdec_0' of module 'design_1_datagdec_0_0' requires 21 connections, but only 18 given [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:94]
INFO: [Synth 8-6157] synthesizing module 'design_1_polar_0_0' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_polar_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_polar_0_0' (2#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_polar_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:321]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:995]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (3#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:995]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:1106]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (4#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:1106]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:1252]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (5#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:1252]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_19AQZVR' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:1398]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (6#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (7#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_19AQZVR' (8#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:1398]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (9#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 40 connections, but only 37 given [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:955]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (10#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:321]
WARNING: [Synth 8-350] instance 'ps8_0_axi_periph' of module 'design_1_ps8_0_axi_periph_0' requires 99 connections, but only 83 given [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:153]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (11#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' requires 10 connections, but only 6 given [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:244]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_0_0' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_0_0' (12#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_vio_0_0' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vio_0_0' (13#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (14#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (15#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (16#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/.Xil/Vivado-4233-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 43 connections, but only 41 given [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:277]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:272]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'datagdec_0'. This will prevent further optimization [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:94]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (17#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (18#1) [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s02_couplers_imp_19AQZVR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_19AQZVR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1589.727 ; gain = 122.746 ; free physical = 7667 ; free virtual = 10654
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1589.727 ; gain = 122.746 ; free physical = 7668 ; free virtual = 10654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1589.727 ; gain = 122.746 ; free physical = 7668 ; free virtual = 10654
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_polar_0_0/design_1_polar_0_0/design_1_polar_0_0_in_context.xdc] for cell 'design_1_i/polar_0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_polar_0_0/design_1_polar_0_0/design_1_polar_0_0_in_context.xdc] for cell 'design_1_i/polar_0'
Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_datagdec_0_0/design_1_datagdec_0_0/design_1_datagdec_0_0_in_context.xdc] for cell 'design_1_i/datagdec_0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_datagdec_0_0/design_1_datagdec_0_0/design_1_datagdec_0_0_in_context.xdc] for cell 'design_1_i/datagdec_0'
Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s02_couplers/auto_ds'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s02_couplers/auto_ds'
Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s02_couplers/auto_pc'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s02_couplers/auto_pc'
Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2570.453 ; gain = 0.000 ; free physical = 6979 ; free virtual = 9940
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2570.453 ; gain = 0.000 ; free physical = 6979 ; free virtual = 9940
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2570.453 ; gain = 0.000 ; free physical = 6979 ; free virtual = 9940
WARNING: [Timing 38-316] Clock period '10.313' specified during out-of-context synthesis of instance 'design_1_i/system_ila_0' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2570.453 ; gain = 1103.473 ; free physical = 7053 ; free virtual = 10007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2570.453 ; gain = 1103.473 ; free physical = 7053 ; free virtual = 10007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/polar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/datagdec_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2570.453 ; gain = 1103.473 ; free physical = 7057 ; free virtual = 10011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2570.453 ; gain = 1103.473 ; free physical = 7056 ; free virtual = 10010
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2570.453 ; gain = 1103.473 ; free physical = 7044 ; free virtual = 10000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 2802.117 ; gain = 1335.137 ; free physical = 6255 ; free virtual = 9330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 2803.117 ; gain = 1336.137 ; free physical = 6255 ; free virtual = 9330
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 2813.133 ; gain = 1346.152 ; free physical = 6253 ; free virtual = 9328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2813.133 ; gain = 1346.152 ; free physical = 6251 ; free virtual = 9328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2813.133 ; gain = 1346.152 ; free physical = 6251 ; free virtual = 9328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2813.133 ; gain = 1346.152 ; free physical = 6250 ; free virtual = 9327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2813.133 ; gain = 1346.152 ; free physical = 6250 ; free virtual = 9327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2813.133 ; gain = 1346.152 ; free physical = 6250 ; free virtual = 9327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2813.133 ; gain = 1346.152 ; free physical = 6250 ; free virtual = 9327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_datagdec_0_0        |         1|
|5     |design_1_polar_0_0           |         1|
|6     |design_1_rst_ps8_0_99M_0     |         1|
|7     |design_1_system_ila_0_0      |         1|
|8     |design_1_vio_0_0             |         1|
|9     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_auto_ds_0           |     1|
|2     |design_1_auto_pc_0           |     1|
|3     |design_1_datagdec_0_0        |     1|
|4     |design_1_polar_0_0           |     1|
|5     |design_1_rst_ps8_0_99M_0     |     1|
|6     |design_1_system_ila_0_0      |     1|
|7     |design_1_vio_0_0             |     1|
|8     |design_1_xbar_0              |     1|
|9     |design_1_zynq_ultra_ps_e_0_0 |     1|
+------+-----------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  1512|
|2     |  design_1_i         |design_1                    |  1512|
|3     |    ps8_0_axi_periph |design_1_ps8_0_axi_periph_0 |   769|
|4     |      s02_couplers   |s02_couplers_imp_19AQZVR    |   519|
|5     |    xlconstant_0     |design_1_xlconstant_0_0     |     0|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2813.133 ; gain = 1346.152 ; free physical = 6250 ; free virtual = 9327
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2813.133 ; gain = 365.426 ; free physical = 6295 ; free virtual = 9365
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2813.141 ; gain = 1346.152 ; free physical = 6295 ; free virtual = 9365
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.766 ; gain = 0.000 ; free physical = 6211 ; free virtual = 9295
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 2857.766 ; gain = 1390.789 ; free physical = 6259 ; free virtual = 9343
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.766 ; gain = 0.000 ; free physical = 6259 ; free virtual = 9343
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/shubham/Vivado_Exercises/decPolarPS/decPolarPS.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 17:32:30 2020...
