Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0438f0db96714001813e064f8943dc80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Carry_Look_Ahead_Adder_8bit_t_behav xil_defaultlib.Carry_Look_Ahead_Adder_8bit_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.Carry_Look_Ahead_Generator_4bit
Compiling module xil_defaultlib.Carry_Look_Ahead_Generator_2bit
Compiling module xil_defaultlib.Carry_Look_Ahead_Adder_8bit_defa...
Compiling module xil_defaultlib.Carry_Look_Ahead_Adder_8bit_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Carry_Look_Ahead_Adder_8bit_t_behav
