verilog xil_defaultlib --include "../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl" --include "../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7" \
"../../../bd/embsys/ipshared/f811/hdl/nexys4io_v3_0_S00_AXI.v" \
"../../../bd/embsys/ipshared/f811/hdl/nexys4io_v3_0.v" \
"../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/f811/src/rgbpwm.v" \
"../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/f811/src/debounce.v" \
"../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/f811/src/sevensegment.v" \
"../../../bd/embsys/ip/embsys_nexys4io_0_0/sim/embsys_nexys4io_0_0.v" \
"../../../bd/embsys/ip/embsys_lmb_bram_0/sim/embsys_lmb_bram_0.v" \
"../../../bd/embsys/ip/embsys_xbar_0/sim/embsys_xbar_0.v" \
"../../../bd/embsys/ip/embsys_microblaze_0_xlconcat_0/sim/embsys_microblaze_0_xlconcat_0.v" \
"../../../bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0.v" \
"../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_pmod_bridge_0_0/src/pmod_concat.v" \
"../../../bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_pmod_bridge_0_0/sim/PmodOLEDrgb_pmod_bridge_0_0.v" \
"../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/35e8/hdl/PmodOLEDrgb_v1_0.v" \
"../../../bd/embsys/ip/embsys_PmodOLEDrgb_0_0/sim/embsys_PmodOLEDrgb_0_0.v" \
"../../../bd/embsys/sim/embsys.v" \

verilog xil_defaultlib "glbl.v"

nosort
