// Seed: 2288535164
module module_0 (
    output wire id_0,
    input  wor  id_1
);
  assign module_1.id_15 = 0;
endmodule
macromodule module_1 (
    output uwire id_0,
    output tri1 id_1,
    output tri0 id_2,
    output tri id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input wire id_9,
    input wire id_10,
    output wand id_11,
    output tri0 id_12,
    input supply0 id_13,
    output tri1 id_14,
    input wor id_15,
    input tri0 id_16,
    input supply1 id_17,
    input tri0 id_18,
    input supply1 id_19,
    input wor id_20,
    input tri1 id_21,
    input supply1 id_22,
    input wand id_23,
    output tri1 id_24,
    input supply0 id_25,
    input wire id_26,
    input tri0 id_27,
    input tri1 id_28,
    output tri0 id_29
);
  wire  id_31;
  logic id_32;
  ;
  module_0 modCall_1 (
      id_14,
      id_23
  );
endmodule
