analyze -f SVERILOG -library DEFAULT ../verilog/cyclenot_right_register16.v
