$date
	Thu May 23 20:13:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb $end
$var wire 4 ! data_out [3:0] $end
$var parameter 32 " DURATION $end
$var reg 1 # clk $end
$var reg 1 $ data_in $end
$scope module UTTtop $end
$var wire 1 # clk $end
$var wire 1 $ data_in $end
$var wire 4 % data_out [3:0] $end
$scope module ffd_0 $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 & q $end
$upscope $end
$scope module ffd_1 $end
$var wire 1 # clk $end
$var wire 1 ' d $end
$var reg 1 ( q $end
$upscope $end
$scope module ffd_2 $end
$var wire 1 # clk $end
$var wire 1 ) d $end
$var reg 1 * q $end
$upscope $end
$scope module ffd_3 $end
$var wire 1 # clk $end
$var wire 1 + d $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
x,
x+
x*
x)
x(
x'
x&
bx %
x$
0#
bx !
$end
#50000
1'
bx1 !
bx1 %
1&
1$
1#
#100000
0#
#150000
1)
0'
1(
bx10 !
bx10 %
0&
1#
0$
#200000
0#
#250000
1'
0)
1+
1&
0(
bx101 !
bx101 %
1*
1#
1$
#300000
0#
#350000
0+
1)
1,
0*
b1011 !
b1011 %
1(
1#
#400000
0#
#450000
0'
1+
0&
1*
b110 !
b110 %
0,
1#
0$
#500000
0#
#550000
0)
1,
b1100 !
b1100 %
0(
1#
#600000
0#
#650000
0+
b1000 !
b1000 %
0*
1#
#700000
0#
#750000
b0 !
b0 %
0,
1#
#800000
0#
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
#1050000
1#
#1100000
0#
#1150000
1#
#1200000
0#
#1250000
1#
#1300000
0#
#1350000
1#
#1400000
0#
#1450000
1#
