|==============================================================================|
|=========                      OpenRAM v1.1.18                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========    Temp dir: /tmp/openram_vincenzogiannone_14367_temp/     =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 02/15/2022 19:05:01
Technology: sky130A
Total size: 64 bits
Word size: 4
Words: 16
Banks: 1
Write size: None
RW ports: 0
R-only ports: 2
W-only ports: 1
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Words per row: 1
Output files are: 
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_4_16_sky130A/sram_0rw2r1w_4_16_sky130A.lvs
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_4_16_sky130A/sram_0rw2r1w_4_16_sky130A.sp
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_4_16_sky130A/sram_0rw2r1w_4_16_sky130A.v
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_4_16_sky130A/sram_0rw2r1w_4_16_sky130A.lib
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_4_16_sky130A/sram_0rw2r1w_4_16_sky130A.py
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_4_16_sky130A/sram_0rw2r1w_4_16_sky130A.html
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_4_16_sky130A/sram_0rw2r1w_4_16_sky130A.log
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_4_16_sky130A/sram_0rw2r1w_4_16_sky130A.lef
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_4_16_sky130A/sram_0rw2r1w_4_16_sky130A.gds
