<stg><name>bgr2hsv<9, 1080, 1920, 1></name>


<trans_list>

<trans id="137" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="3" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="10" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %p_src_mat_1_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %p_src_mat_1

]]></Node>
<StgValue><ssdm name="p_src_mat_1_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %p_src_mat_2_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %p_src_mat_2

]]></Node>
<StgValue><ssdm name="p_src_mat_2_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput0_413, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgOutput0_414, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_mat_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_mat_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgOutput0_414, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput0_413, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
entry:8 %zext_ln73 = zext i32 %p_src_mat_1_read

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
entry:9 %zext_ln73_1 = zext i32 %p_src_mat_2_read

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %mul_ln73 = mul i64 %zext_ln73_1, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln124 = br void %bb.i

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
bb.i:0 %indvar_flatten = phi i64, void %entry, i64 %add_ln124, void %._crit_edge.loopexit.i

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb.i:1 %icmp_ln124 = icmp_eq  i64 %indvar_flatten, i64 %mul_ln73

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb.i:2 %add_ln124 = add i64 %indvar_flatten, i64

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb.i:3 %br_ln124 = br i1 %icmp_ln124, void %._crit_edge.loopexit.i, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.loopexit.i:4 %tmp_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %imgInput0_413

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="24">
<![CDATA[
._crit_edge.loopexit.i:5 %v = trunc i24 %tmp_V

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i:6 %p_Result_1_i = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_i"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i:7 %p_Result_2_i = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_2_i"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit.i:8 %zext_ln119 = zext i8 %v

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit.i:9 %zext_ln215 = zext i8 %p_Result_1_i

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit.i:10 %sub_ln1351 = sub i9, i9 %zext_ln119

]]></Node>
<StgValue><ssdm name="sub_ln1351"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit.i:11 %add_ln1350 = add i9 %zext_ln215, i9 %sub_ln1351

]]></Node>
<StgValue><ssdm name="add_ln1350"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit.i:12 %zext_ln538 = zext i9 %add_ln1350

]]></Node>
<StgValue><ssdm name="zext_ln538"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i:13 %xf_cv_icvSaturate8u_cv_addr = getelementptr i8 %xf_cv_icvSaturate8u_cv, i64, i64 %zext_ln538

]]></Node>
<StgValue><ssdm name="xf_cv_icvSaturate8u_cv_addr"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit.i:14 %xf_cv_icvSaturate8u_cv_load = load i10 %xf_cv_icvSaturate8u_cv_addr

]]></Node>
<StgValue><ssdm name="xf_cv_icvSaturate8u_cv_load"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit.i:26 %sub_ln1351_2 = sub i9 %zext_ln119, i9 %zext_ln215

]]></Node>
<StgValue><ssdm name="sub_ln1351_2"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit.i:27 %xor_ln1350 = xor i9 %sub_ln1351_2, i9

]]></Node>
<StgValue><ssdm name="xor_ln1350"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit.i:28 %zext_ln538_1 = zext i9 %xor_ln1350

]]></Node>
<StgValue><ssdm name="zext_ln538_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i:29 %xf_cv_icvSaturate8u_cv_addr_2 = getelementptr i8 %xf_cv_icvSaturate8u_cv, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="xf_cv_icvSaturate8u_cv_addr_2"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit.i:30 %xf_cv_icvSaturate8u_cv_load_2 = load i10 %xf_cv_icvSaturate8u_cv_addr_2

]]></Node>
<StgValue><ssdm name="xf_cv_icvSaturate8u_cv_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit.i:14 %xf_cv_icvSaturate8u_cv_load = load i10 %xf_cv_icvSaturate8u_cv_addr

]]></Node>
<StgValue><ssdm name="xf_cv_icvSaturate8u_cv_load"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit.i:15 %zext_ln141 = zext i8 %xf_cv_icvSaturate8u_cv_load

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit.i:16 %v_1 = add i9 %zext_ln119, i9 %zext_ln141

]]></Node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit.i:17 %zext_ln119_1 = zext i9 %v_1

]]></Node>
<StgValue><ssdm name="zext_ln119_1"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit.i:18 %zext_ln215_1 = zext i8 %p_Result_2_i

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit.i:19 %sub_ln1351_1 = sub i10 %zext_ln215_1, i10 %zext_ln119_1

]]></Node>
<StgValue><ssdm name="sub_ln1351_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit.i:20 %add_ln1350_1 = add i10, i10 %sub_ln1351_1

]]></Node>
<StgValue><ssdm name="add_ln1350_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit.i:21 %sext_ln538 = sext i10 %add_ln1350_1

]]></Node>
<StgValue><ssdm name="sext_ln538"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i:22 %xf_cv_icvSaturate8u_cv_addr_1 = getelementptr i8 %xf_cv_icvSaturate8u_cv, i64, i64 %sext_ln538

]]></Node>
<StgValue><ssdm name="xf_cv_icvSaturate8u_cv_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit.i:23 %xf_cv_icvSaturate8u_cv_load_1 = load i10 %xf_cv_icvSaturate8u_cv_addr_1

]]></Node>
<StgValue><ssdm name="xf_cv_icvSaturate8u_cv_load_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit.i:30 %xf_cv_icvSaturate8u_cv_load_2 = load i10 %xf_cv_icvSaturate8u_cv_addr_2

]]></Node>
<StgValue><ssdm name="xf_cv_icvSaturate8u_cv_load_2"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.loopexit.i:31 %sub_ln696 = sub i8 %v, i8 %xf_cv_icvSaturate8u_cv_load_2

]]></Node>
<StgValue><ssdm name="sub_ln696"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit.i:32 %zext_ln215_2 = zext i8 %sub_ln696

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit.i:33 %zext_ln1351 = zext i8 %p_Result_2_i

]]></Node>
<StgValue><ssdm name="zext_ln1351"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit.i:34 %sub_ln1351_3 = sub i9 %zext_ln215_2, i9 %zext_ln1351

]]></Node>
<StgValue><ssdm name="sub_ln1351_3"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit.i:35 %xor_ln1350_1 = xor i9 %sub_ln1351_3, i9

]]></Node>
<StgValue><ssdm name="xor_ln1350_1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit.i:36 %zext_ln538_2 = zext i9 %xor_ln1350_1

]]></Node>
<StgValue><ssdm name="zext_ln538_2"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i:37 %xf_cv_icvSaturate8u_cv_addr_3 = getelementptr i8 %xf_cv_icvSaturate8u_cv, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="xf_cv_icvSaturate8u_cv_addr_3"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit.i:38 %xf_cv_icvSaturate8u_cv_load_3 = load i10 %xf_cv_icvSaturate8u_cv_addr_3

]]></Node>
<StgValue><ssdm name="xf_cv_icvSaturate8u_cv_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit.i:23 %xf_cv_icvSaturate8u_cv_load_1 = load i10 %xf_cv_icvSaturate8u_cv_addr_1

]]></Node>
<StgValue><ssdm name="xf_cv_icvSaturate8u_cv_load_1"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit.i:24 %zext_ln142 = zext i8 %xf_cv_icvSaturate8u_cv_load_1

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit.i:25 %v_2 = add i10 %zext_ln142, i10 %zext_ln119_1

]]></Node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit.i:38 %xf_cv_icvSaturate8u_cv_load_3 = load i10 %xf_cv_icvSaturate8u_cv_addr_3

]]></Node>
<StgValue><ssdm name="xf_cv_icvSaturate8u_cv_load_3"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.loopexit.i:39 %add_ln216 = add i8 %v, i8 %xf_cv_icvSaturate8u_cv_load_1

]]></Node>
<StgValue><ssdm name="add_ln216"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.loopexit.i:40 %add_ln216_2 = add i8 %xf_cv_icvSaturate8u_cv_load, i8 %add_ln216

]]></Node>
<StgValue><ssdm name="add_ln216_2"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.loopexit.i:41 %sub_ln216 = sub i8 %xf_cv_icvSaturate8u_cv_load_3, i8 %sub_ln696

]]></Node>
<StgValue><ssdm name="sub_ln216"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.loopexit.i:42 %add_ln216_1 = add i8 %add_ln216_2, i8 %sub_ln216

]]></Node>
<StgValue><ssdm name="add_ln216_1"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit.i:43 %vr = icmp_eq  i10 %v_2, i10 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="vr"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit.i:45 %zext_ln874 = zext i8 %p_Result_1_i

]]></Node>
<StgValue><ssdm name="zext_ln874"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit.i:46 %vg = icmp_eq  i10 %v_2, i10 %zext_ln874

]]></Node>
<StgValue><ssdm name="vg"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit.i:48 %zext_ln150 = zext i10 %v_2

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i:49 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr = getelementptr i32 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv, i64, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit.i:50 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load = load i8 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr

]]></Node>
<StgValue><ssdm name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit.i:56 %sub_ln1351_4 = sub i9 %zext_ln215, i9 %zext_ln119

]]></Node>
<StgValue><ssdm name="sub_ln1351_4"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit.i:61 %sub_ln1351_5 = sub i9 %zext_ln119, i9 %zext_ln1351

]]></Node>
<StgValue><ssdm name="sub_ln1351_5"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit.i:62 %sext_ln151_1 = sext i9 %sub_ln1351_5

]]></Node>
<StgValue><ssdm name="sext_ln151_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
._crit_edge.loopexit.i:63 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln216_1, i1

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit.i:64 %zext_ln151 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.loopexit.i:65 %add_ln151 = add i11 %sext_ln151_1, i11 %zext_ln151

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit.i:70 %sub_ln1351_6 = sub i9 %zext_ln1351, i9 %zext_ln215

]]></Node>
<StgValue><ssdm name="sub_ln1351_6"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit.i:71 %sext_ln151_3 = sext i9 %sub_ln1351_6

]]></Node>
<StgValue><ssdm name="sext_ln151_3"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
._crit_edge.loopexit.i:72 %shl_ln151_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln216_1, i2

]]></Node>
<StgValue><ssdm name="shl_ln151_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit.i:73 %zext_ln151_1 = zext i10 %shl_ln151_1

]]></Node>
<StgValue><ssdm name="zext_ln151_1"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.loopexit.i:74 %add_ln151_1 = add i12 %sext_ln151_3, i12 %zext_ln151_1

]]></Node>
<StgValue><ssdm name="add_ln151_1"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit.i:82 %zext_ln538_3 = zext i8 %add_ln216_1

]]></Node>
<StgValue><ssdm name="zext_ln538_3"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i:83 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr = getelementptr i32 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv, i64, i64 %zext_ln538_3

]]></Node>
<StgValue><ssdm name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit.i:84 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load = load i8 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr

]]></Node>
<StgValue><ssdm name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="91" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge.loopexit.i:44 %select_ln122 = select i1 %vr, i9, i9

]]></Node>
<StgValue><ssdm name="select_ln122"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge.loopexit.i:47 %select_ln122_1 = select i1 %vg, i11, i11

]]></Node>
<StgValue><ssdm name="select_ln122_1"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit.i:50 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load = load i8 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr

]]></Node>
<StgValue><ssdm name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="20" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit.i:51 %zext_ln1350 = zext i8 %add_ln216_1

]]></Node>
<StgValue><ssdm name="zext_ln1350"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="20" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.i:52 %trunc_ln1349 = trunc i32 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load

]]></Node>
<StgValue><ssdm name="trunc_ln1349"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge.loopexit.i:53 %mul_ln1350 = mul i20 %zext_ln1350, i20 %trunc_ln1349

]]></Node>
<StgValue><ssdm name="mul_ln1350"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit.i:57 %and_ln1352 = and i9 %sub_ln1351_4, i9 %select_ln122

]]></Node>
<StgValue><ssdm name="and_ln1352"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit.i:58 %sext_ln151 = sext i9 %and_ln1352

]]></Node>
<StgValue><ssdm name="sext_ln151"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit.i:59 %xor_ln151 = xor i1 %vr, i1

]]></Node>
<StgValue><ssdm name="xor_ln151"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.loopexit.i:60 %select_ln1351 = select i1 %xor_ln151, i13, i13

]]></Node>
<StgValue><ssdm name="select_ln1351"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.loopexit.i:66 %and_ln151 = and i11 %add_ln151, i11 %select_ln122_1

]]></Node>
<StgValue><ssdm name="and_ln151"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="11">
<![CDATA[
._crit_edge.loopexit.i:67 %sext_ln151_2 = sext i11 %and_ln151

]]></Node>
<StgValue><ssdm name="sext_ln151_2"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit.i:68 %xor_ln151_1 = xor i1 %vg, i1

]]></Node>
<StgValue><ssdm name="xor_ln151_1"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.loopexit.i:69 %select_ln1351_1 = select i1 %xor_ln151_1, i12, i12

]]></Node>
<StgValue><ssdm name="select_ln1351_1"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.loopexit.i:75 %and_ln151_1 = and i12 %add_ln151_1, i12 %select_ln1351_1

]]></Node>
<StgValue><ssdm name="and_ln151_1"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.loopexit.i:76 %sext_ln151_4 = sext i12 %and_ln151_1

]]></Node>
<StgValue><ssdm name="sext_ln151_4"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.loopexit.i:77 %add_ln151_2 = add i13 %sext_ln151_2, i13 %sext_ln151_4

]]></Node>
<StgValue><ssdm name="add_ln151_2"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.loopexit.i:78 %and_ln151_2 = and i13 %add_ln151_2, i13 %select_ln1351

]]></Node>
<StgValue><ssdm name="and_ln151_2"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="13">
<![CDATA[
._crit_edge.loopexit.i:79 %sext_ln151_5 = sext i13 %and_ln151_2

]]></Node>
<StgValue><ssdm name="sext_ln151_5"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge.loopexit.i:80 %h = add i14 %sext_ln151, i14 %sext_ln151_5

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="30" op_0_bw="14">
<![CDATA[
._crit_edge.loopexit.i:81 %sext_ln152 = sext i14 %h

]]></Node>
<StgValue><ssdm name="sext_ln152"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit.i:84 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load = load i8 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr

]]></Node>
<StgValue><ssdm name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.i:85 %trunc_ln152 = trunc i32 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load

]]></Node>
<StgValue><ssdm name="trunc_ln152"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="30" op_0_bw="17">
<![CDATA[
._crit_edge.loopexit.i:86 %zext_ln152 = zext i17 %trunc_ln152

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit.i:87 %mul_ln152 = mul i30 %sext_ln152, i30 %zext_ln152

]]></Node>
<StgValue><ssdm name="mul_ln152"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="116" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge.loopexit.i:53 %mul_ln1350 = mul i20 %zext_ln1350, i20 %trunc_ln1349

]]></Node>
<StgValue><ssdm name="mul_ln1350"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit.i:87 %mul_ln152 = mul i30 %sext_ln152, i30 %zext_ln152

]]></Node>
<StgValue><ssdm name="mul_ln152"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="118" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge.loopexit.i:53 %mul_ln1350 = mul i20 %zext_ln1350, i20 %trunc_ln1349

]]></Node>
<StgValue><ssdm name="mul_ln1350"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge.loopexit.i:54 %add_ln1350_2 = add i20, i20 %mul_ln1350

]]></Node>
<StgValue><ssdm name="add_ln1350_2"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit.i:87 %mul_ln152 = mul i30 %sext_ln152, i30 %zext_ln152

]]></Node>
<StgValue><ssdm name="mul_ln152"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit.i:88 %add_ln152 = add i30, i30 %mul_ln152

]]></Node>
<StgValue><ssdm name="add_ln152"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.i:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_124_1_VITIS_LOOP_128_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.loopexit.i:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit.i:2 %specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln128"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.i:3 %specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge.loopexit.i:54 %add_ln1350_2 = add i20, i20 %mul_ln1350

]]></Node>
<StgValue><ssdm name="add_ln1350_2"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i:55 %op_assign_1 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln1350_2, i32, i32

]]></Node>
<StgValue><ssdm name="op_assign_1"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit.i:88 %add_ln152 = add i30, i30 %mul_ln152

]]></Node>
<StgValue><ssdm name="add_ln152"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i:89 %trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i30.i32.i32, i30 %add_ln152, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.i:90 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %add_ln152, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.loopexit.i:91 %select_ln153 = select i1 %tmp, i8, i8

]]></Node>
<StgValue><ssdm name="select_ln153"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.loopexit.i:92 %add_ln155 = add i8 %select_ln153, i8 %trunc_ln1

]]></Node>
<StgValue><ssdm name="add_ln155"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
._crit_edge.loopexit.i:93 %p_Result_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %add_ln216_2, i8 %op_assign_1, i8 %add_ln155

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
._crit_edge.loopexit.i:94 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %imgOutput0_414, i24 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.i:95 %br_ln0 = br void %bb.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0">
<![CDATA[
.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
