Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Z:/CS141/cs141_git/lab2/lab2/srl_mux_16to1_isim_beh.exe -prj Z:/CS141/cs141_git/lab2/lab2/srl_mux_16to1_beh.prj work.srl_mux_16to1 work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/srl_mux_2to1.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/srl_mux_4to1.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/srl_mux_16to1.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102136 KB
Fuse CPU Usage: 19530 ms
Compiling module srl_mux_2to1
Compiling module srl_mux_4to1
Compiling module srl_mux_16to1
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable Z:/CS141/cs141_git/lab2/lab2/srl_mux_16to1_isim_beh.exe
Fuse Memory Usage: 105704 KB
Fuse CPU Usage: 20577 ms
