{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 09:34:28 2013 " "Info: Processing started: Tue Nov 05 09:34:28 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shumaguan -c shumaguan " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shumaguan -c shumaguan" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shumaguan.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file shumaguan.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shumaguan " "Info: Found entity 1: shumaguan" {  } { { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "shumaguan " "Info: Elaborating entity \"shumaguan\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select6to1.vhd 2 1 " "Warning: Using design file select6to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select6to1-behave " "Info: Found design unit 1: select6to1-behave" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 select6to1 " "Info: Found entity 1: select6to1" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select6to1 select6to1:inst1 " "Info: Elaborating entity \"select6to1\" for hierarchy \"select6to1:inst1\"" {  } { { "shumaguan.bdf" "inst1" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -8 632 824 152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no6 select6to1.vhd(16) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(16): signal \"no6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no5 select6to1.vhd(17) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(17): signal \"no5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no4 select6to1.vhd(18) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(18): signal \"no4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no3 select6to1.vhd(19) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(19): signal \"no3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no2 select6to1.vhd(20) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(20): signal \"no2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no1 select6to1.vhd(21) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(21): signal \"no1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "count6.vhd 2 1 " "Warning: Using design file count6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count6-behave " "Info: Found design unit 1: count6-behave" {  } { { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count6 " "Info: Found entity 1: count6" {  } { { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count6 count6:inst2 " "Info: Elaborating entity \"count6\" for hierarchy \"count6:inst2\"" {  } { { "shumaguan.bdf" "inst2" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 160 408 576 256 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count count6.vhd(22) " "Warning (10492): VHDL Process Statement warning at count6.vhd(22): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dec7s.vhd 2 1 " "Warning: Using design file dec7s.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec7s-behave " "Info: Found design unit 1: dec7s-behave" {  } { { "dec7s.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/dec7s.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec7s " "Info: Found entity 1: dec7s" {  } { { "dec7s.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/dec7s.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7s dec7s:inst " "Info: Elaborating entity \"dec7s\" for hierarchy \"dec7s:inst\"" {  } { { "shumaguan.bdf" "inst" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -48 984 1136 48 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Info: Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 09:34:29 2013 " "Info: Processing ended: Tue Nov 05 09:34:29 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
