# Asynchoronous-FIFO-Design-and-Verification
Designed and implemented an asynchronous FIFO supporting dual clock domains for reliable cross- clock data transfer. -Implemented double-flip-flop synchronization to mitigate metastability across clock domain crossings
