{
  "module_name": "smu_v12_0.h",
  "hash_id": "3c7b581bcbd03f98f42dd9a990ad7ee2e9e281b29019ebddf1ff9a40fc26c1af",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/swsmu/inc/smu_v12_0.h",
  "human_readable_source": " \n#ifndef __SMU_V12_0_H__\n#define __SMU_V12_0_H__\n\n#include \"amdgpu_smu.h\"\n\n \n#define MP0_Public\t\t\t0x03800000\n#define MP0_SRAM\t\t\t0x03900000\n#define MP1_Public\t\t\t0x03b00000\n#define MP1_SRAM\t\t\t0x03c00004\n\n#if defined(SWSMU_CODE_LAYER_L2) || defined(SWSMU_CODE_LAYER_L3)\n\nint smu_v12_0_check_fw_status(struct smu_context *smu);\n\nint smu_v12_0_check_fw_version(struct smu_context *smu);\n\nint smu_v12_0_powergate_sdma(struct smu_context *smu, bool gate);\n\nint smu_v12_0_powergate_vcn(struct smu_context *smu, bool gate);\n\nint smu_v12_0_powergate_jpeg(struct smu_context *smu, bool gate);\n\nint smu_v12_0_set_gfx_cgpg(struct smu_context *smu, bool enable);\n\nuint32_t smu_v12_0_get_gfxoff_status(struct smu_context *smu);\n\nint smu_v12_0_gfx_off_control(struct smu_context *smu, bool enable);\n\nint smu_v12_0_fini_smc_tables(struct smu_context *smu);\n\nint smu_v12_0_set_default_dpm_tables(struct smu_context *smu);\n\nint smu_v12_0_mode2_reset(struct smu_context *smu);\n\nint smu_v12_0_set_soft_freq_limited_range(struct smu_context *smu, enum smu_clk_type clk_type,\n\t\t\t    uint32_t min, uint32_t max);\n\nint smu_v12_0_set_driver_table_location(struct smu_context *smu);\n\nint smu_v12_0_get_vbios_bootup_values(struct smu_context *smu);\n\n#endif\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}