#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1398060 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1355320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x135cc80 .functor NOT 1, L_0x13cd8a0, C4<0>, C4<0>, C4<0>;
L_0x13cd680 .functor XOR 2, L_0x13cd520, L_0x13cd5e0, C4<00>, C4<00>;
L_0x13cd790 .functor XOR 2, L_0x13cd680, L_0x13cd6f0, C4<00>, C4<00>;
v0x13c3dc0_0 .net *"_ivl_10", 1 0, L_0x13cd6f0;  1 drivers
v0x13c3ec0_0 .net *"_ivl_12", 1 0, L_0x13cd790;  1 drivers
v0x13c3fa0_0 .net *"_ivl_2", 1 0, L_0x13c70e0;  1 drivers
v0x13c4060_0 .net *"_ivl_4", 1 0, L_0x13cd520;  1 drivers
v0x13c4140_0 .net *"_ivl_6", 1 0, L_0x13cd5e0;  1 drivers
v0x13c4270_0 .net *"_ivl_8", 1 0, L_0x13cd680;  1 drivers
v0x13c4350_0 .net "a", 0 0, v0x13be180_0;  1 drivers
v0x13c43f0_0 .net "b", 0 0, v0x13be220_0;  1 drivers
v0x13c4490_0 .net "c", 0 0, v0x13be2c0_0;  1 drivers
v0x13c4530_0 .var "clk", 0 0;
v0x13c45d0_0 .net "d", 0 0, v0x13be400_0;  1 drivers
v0x13c4670_0 .net "out_pos_dut", 0 0, L_0x13cd3a0;  1 drivers
v0x13c4710_0 .net "out_pos_ref", 0 0, L_0x13c5c40;  1 drivers
v0x13c47b0_0 .net "out_sop_dut", 0 0, L_0x13c8fc0;  1 drivers
v0x13c4850_0 .net "out_sop_ref", 0 0, L_0x1399570;  1 drivers
v0x13c48f0_0 .var/2u "stats1", 223 0;
v0x13c4990_0 .var/2u "strobe", 0 0;
v0x13c4a30_0 .net "tb_match", 0 0, L_0x13cd8a0;  1 drivers
v0x13c4b00_0 .net "tb_mismatch", 0 0, L_0x135cc80;  1 drivers
v0x13c4ba0_0 .net "wavedrom_enable", 0 0, v0x13be6d0_0;  1 drivers
v0x13c4c70_0 .net "wavedrom_title", 511 0, v0x13be770_0;  1 drivers
L_0x13c70e0 .concat [ 1 1 0 0], L_0x13c5c40, L_0x1399570;
L_0x13cd520 .concat [ 1 1 0 0], L_0x13c5c40, L_0x1399570;
L_0x13cd5e0 .concat [ 1 1 0 0], L_0x13cd3a0, L_0x13c8fc0;
L_0x13cd6f0 .concat [ 1 1 0 0], L_0x13c5c40, L_0x1399570;
L_0x13cd8a0 .cmp/eeq 2, L_0x13c70e0, L_0x13cd790;
S_0x13599b0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1355320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x135d060 .functor AND 1, v0x13be2c0_0, v0x13be400_0, C4<1>, C4<1>;
L_0x135d440 .functor NOT 1, v0x13be180_0, C4<0>, C4<0>, C4<0>;
L_0x135d820 .functor NOT 1, v0x13be220_0, C4<0>, C4<0>, C4<0>;
L_0x135daa0 .functor AND 1, L_0x135d440, L_0x135d820, C4<1>, C4<1>;
L_0x1377320 .functor AND 1, L_0x135daa0, v0x13be2c0_0, C4<1>, C4<1>;
L_0x1399570 .functor OR 1, L_0x135d060, L_0x1377320, C4<0>, C4<0>;
L_0x13c50c0 .functor NOT 1, v0x13be220_0, C4<0>, C4<0>, C4<0>;
L_0x13c5130 .functor OR 1, L_0x13c50c0, v0x13be400_0, C4<0>, C4<0>;
L_0x13c5240 .functor AND 1, v0x13be2c0_0, L_0x13c5130, C4<1>, C4<1>;
L_0x13c5300 .functor NOT 1, v0x13be180_0, C4<0>, C4<0>, C4<0>;
L_0x13c53d0 .functor OR 1, L_0x13c5300, v0x13be220_0, C4<0>, C4<0>;
L_0x13c5440 .functor AND 1, L_0x13c5240, L_0x13c53d0, C4<1>, C4<1>;
L_0x13c55c0 .functor NOT 1, v0x13be220_0, C4<0>, C4<0>, C4<0>;
L_0x13c5630 .functor OR 1, L_0x13c55c0, v0x13be400_0, C4<0>, C4<0>;
L_0x13c5550 .functor AND 1, v0x13be2c0_0, L_0x13c5630, C4<1>, C4<1>;
L_0x13c57c0 .functor NOT 1, v0x13be180_0, C4<0>, C4<0>, C4<0>;
L_0x13c58c0 .functor OR 1, L_0x13c57c0, v0x13be400_0, C4<0>, C4<0>;
L_0x13c5980 .functor AND 1, L_0x13c5550, L_0x13c58c0, C4<1>, C4<1>;
L_0x13c5b30 .functor XNOR 1, L_0x13c5440, L_0x13c5980, C4<0>, C4<0>;
v0x135c5b0_0 .net *"_ivl_0", 0 0, L_0x135d060;  1 drivers
v0x135c9b0_0 .net *"_ivl_12", 0 0, L_0x13c50c0;  1 drivers
v0x135cd90_0 .net *"_ivl_14", 0 0, L_0x13c5130;  1 drivers
v0x135d170_0 .net *"_ivl_16", 0 0, L_0x13c5240;  1 drivers
v0x135d550_0 .net *"_ivl_18", 0 0, L_0x13c5300;  1 drivers
v0x135d930_0 .net *"_ivl_2", 0 0, L_0x135d440;  1 drivers
v0x135dbb0_0 .net *"_ivl_20", 0 0, L_0x13c53d0;  1 drivers
v0x13bc6f0_0 .net *"_ivl_24", 0 0, L_0x13c55c0;  1 drivers
v0x13bc7d0_0 .net *"_ivl_26", 0 0, L_0x13c5630;  1 drivers
v0x13bc8b0_0 .net *"_ivl_28", 0 0, L_0x13c5550;  1 drivers
v0x13bc990_0 .net *"_ivl_30", 0 0, L_0x13c57c0;  1 drivers
v0x13bca70_0 .net *"_ivl_32", 0 0, L_0x13c58c0;  1 drivers
v0x13bcb50_0 .net *"_ivl_36", 0 0, L_0x13c5b30;  1 drivers
L_0x7f4d1202c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13bcc10_0 .net *"_ivl_38", 0 0, L_0x7f4d1202c018;  1 drivers
v0x13bccf0_0 .net *"_ivl_4", 0 0, L_0x135d820;  1 drivers
v0x13bcdd0_0 .net *"_ivl_6", 0 0, L_0x135daa0;  1 drivers
v0x13bceb0_0 .net *"_ivl_8", 0 0, L_0x1377320;  1 drivers
v0x13bcf90_0 .net "a", 0 0, v0x13be180_0;  alias, 1 drivers
v0x13bd050_0 .net "b", 0 0, v0x13be220_0;  alias, 1 drivers
v0x13bd110_0 .net "c", 0 0, v0x13be2c0_0;  alias, 1 drivers
v0x13bd1d0_0 .net "d", 0 0, v0x13be400_0;  alias, 1 drivers
v0x13bd290_0 .net "out_pos", 0 0, L_0x13c5c40;  alias, 1 drivers
v0x13bd350_0 .net "out_sop", 0 0, L_0x1399570;  alias, 1 drivers
v0x13bd410_0 .net "pos0", 0 0, L_0x13c5440;  1 drivers
v0x13bd4d0_0 .net "pos1", 0 0, L_0x13c5980;  1 drivers
L_0x13c5c40 .functor MUXZ 1, L_0x7f4d1202c018, L_0x13c5440, L_0x13c5b30, C4<>;
S_0x13bd650 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1355320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x13be180_0 .var "a", 0 0;
v0x13be220_0 .var "b", 0 0;
v0x13be2c0_0 .var "c", 0 0;
v0x13be360_0 .net "clk", 0 0, v0x13c4530_0;  1 drivers
v0x13be400_0 .var "d", 0 0;
v0x13be4f0_0 .var/2u "fail", 0 0;
v0x13be590_0 .var/2u "fail1", 0 0;
v0x13be630_0 .net "tb_match", 0 0, L_0x13cd8a0;  alias, 1 drivers
v0x13be6d0_0 .var "wavedrom_enable", 0 0;
v0x13be770_0 .var "wavedrom_title", 511 0;
E_0x136acf0/0 .event negedge, v0x13be360_0;
E_0x136acf0/1 .event posedge, v0x13be360_0;
E_0x136acf0 .event/or E_0x136acf0/0, E_0x136acf0/1;
S_0x13bd980 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x13bd650;
 .timescale -12 -12;
v0x13bdbc0_0 .var/2s "i", 31 0;
E_0x136ab90 .event posedge, v0x13be360_0;
S_0x13bdcc0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x13bd650;
 .timescale -12 -12;
v0x13bdec0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13bdfa0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x13bd650;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13be950 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1355320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13c5df0 .functor NOT 1, v0x13be220_0, C4<0>, C4<0>, C4<0>;
L_0x13c5f90 .functor AND 1, v0x13be180_0, L_0x13c5df0, C4<1>, C4<1>;
L_0x13c6070 .functor NOT 1, v0x13be2c0_0, C4<0>, C4<0>, C4<0>;
L_0x13c61f0 .functor AND 1, L_0x13c5f90, L_0x13c6070, C4<1>, C4<1>;
L_0x13c6330 .functor NOT 1, v0x13be400_0, C4<0>, C4<0>, C4<0>;
L_0x13c64b0 .functor AND 1, L_0x13c61f0, L_0x13c6330, C4<1>, C4<1>;
L_0x13c6600 .functor NOT 1, v0x13be180_0, C4<0>, C4<0>, C4<0>;
L_0x13c6780 .functor AND 1, L_0x13c6600, v0x13be220_0, C4<1>, C4<1>;
L_0x13c6890 .functor NOT 1, v0x13be2c0_0, C4<0>, C4<0>, C4<0>;
L_0x13c6900 .functor AND 1, L_0x13c6780, L_0x13c6890, C4<1>, C4<1>;
L_0x13c6a70 .functor NOT 1, v0x13be400_0, C4<0>, C4<0>, C4<0>;
L_0x13c6ae0 .functor AND 1, L_0x13c6900, L_0x13c6a70, C4<1>, C4<1>;
L_0x13c6c10 .functor OR 1, L_0x13c64b0, L_0x13c6ae0, C4<0>, C4<0>;
L_0x13c6d20 .functor NOT 1, v0x13be180_0, C4<0>, C4<0>, C4<0>;
L_0x13c6ba0 .functor NOT 1, v0x13be220_0, C4<0>, C4<0>, C4<0>;
L_0x13c6e10 .functor AND 1, L_0x13c6d20, L_0x13c6ba0, C4<1>, C4<1>;
L_0x13c6fb0 .functor AND 1, L_0x13c6e10, v0x13be2c0_0, C4<1>, C4<1>;
L_0x13c7070 .functor NOT 1, v0x13be400_0, C4<0>, C4<0>, C4<0>;
L_0x13c7180 .functor AND 1, L_0x13c6fb0, L_0x13c7070, C4<1>, C4<1>;
L_0x13c7290 .functor OR 1, L_0x13c6c10, L_0x13c7180, C4<0>, C4<0>;
L_0x13c7450 .functor NOT 1, v0x13be180_0, C4<0>, C4<0>, C4<0>;
L_0x13c74c0 .functor NOT 1, v0x13be220_0, C4<0>, C4<0>, C4<0>;
L_0x13c75f0 .functor AND 1, L_0x13c7450, L_0x13c74c0, C4<1>, C4<1>;
L_0x13c7700 .functor NOT 1, v0x13be2c0_0, C4<0>, C4<0>, C4<0>;
L_0x13c7840 .functor AND 1, L_0x13c75f0, L_0x13c7700, C4<1>, C4<1>;
L_0x13c7950 .functor AND 1, L_0x13c7840, v0x13be400_0, C4<1>, C4<1>;
L_0x13c7af0 .functor OR 1, L_0x13c7290, L_0x13c7950, C4<0>, C4<0>;
L_0x13c7c00 .functor NOT 1, v0x13be180_0, C4<0>, C4<0>, C4<0>;
L_0x13c7d60 .functor NOT 1, v0x13be220_0, C4<0>, C4<0>, C4<0>;
L_0x13c7dd0 .functor AND 1, L_0x13c7c00, L_0x13c7d60, C4<1>, C4<1>;
L_0x13c7fe0 .functor NOT 1, v0x13be2c0_0, C4<0>, C4<0>, C4<0>;
L_0x13c8050 .functor AND 1, L_0x13c7dd0, L_0x13c7fe0, C4<1>, C4<1>;
L_0x13c8270 .functor NOT 1, v0x13be400_0, C4<0>, C4<0>, C4<0>;
L_0x13c82e0 .functor AND 1, L_0x13c8050, L_0x13c8270, C4<1>, C4<1>;
L_0x13c8510 .functor OR 1, L_0x13c7af0, L_0x13c82e0, C4<0>, C4<0>;
L_0x13c8620 .functor NOT 1, v0x13be180_0, C4<0>, C4<0>, C4<0>;
L_0x13c87c0 .functor AND 1, L_0x13c8620, v0x13be220_0, C4<1>, C4<1>;
L_0x13c8880 .functor AND 1, L_0x13c87c0, v0x13be2c0_0, C4<1>, C4<1>;
L_0x13c8690 .functor AND 1, L_0x13c8880, v0x13be400_0, C4<1>, C4<1>;
L_0x13c8750 .functor OR 1, L_0x13c8510, L_0x13c8690, C4<0>, C4<0>;
L_0x13c8c70 .functor AND 1, v0x13be180_0, v0x13be220_0, C4<1>, C4<1>;
L_0x13c8ce0 .functor AND 1, L_0x13c8c70, v0x13be2c0_0, C4<1>, C4<1>;
L_0x13c8f00 .functor AND 1, L_0x13c8ce0, v0x13be400_0, C4<1>, C4<1>;
L_0x13c8fc0 .functor OR 1, L_0x13c8750, L_0x13c8f00, C4<0>, C4<0>;
L_0x13c9290 .functor NOT 1, v0x13be180_0, C4<0>, C4<0>, C4<0>;
L_0x13c9300 .functor NOT 1, v0x13be220_0, C4<0>, C4<0>, C4<0>;
L_0x13c94f0 .functor OR 1, L_0x13c9290, L_0x13c9300, C4<0>, C4<0>;
L_0x13c9600 .functor NOT 1, v0x13be2c0_0, C4<0>, C4<0>, C4<0>;
L_0x13c9800 .functor OR 1, L_0x13c94f0, L_0x13c9600, C4<0>, C4<0>;
L_0x13c9910 .functor NOT 1, v0x13be400_0, C4<0>, C4<0>, C4<0>;
L_0x13c9b20 .functor OR 1, L_0x13c9800, L_0x13c9910, C4<0>, C4<0>;
L_0x13c9c30 .functor NOT 1, v0x13be220_0, C4<0>, C4<0>, C4<0>;
L_0x13c9e50 .functor OR 1, v0x13be180_0, L_0x13c9c30, C4<0>, C4<0>;
L_0x13c9f10 .functor NOT 1, v0x13be2c0_0, C4<0>, C4<0>, C4<0>;
L_0x13ca350 .functor OR 1, L_0x13c9e50, L_0x13c9f10, C4<0>, C4<0>;
L_0x13ca460 .functor NOT 1, v0x13be400_0, C4<0>, C4<0>, C4<0>;
L_0x13ca8b0 .functor OR 1, L_0x13ca350, L_0x13ca460, C4<0>, C4<0>;
L_0x13ca9c0 .functor NOT 1, v0x13be180_0, C4<0>, C4<0>, C4<0>;
L_0x13cae20 .functor OR 1, L_0x13ca9c0, v0x13be220_0, C4<0>, C4<0>;
L_0x13caee0 .functor NOT 1, v0x13be2c0_0, C4<0>, C4<0>, C4<0>;
L_0x13cb140 .functor OR 1, L_0x13cae20, L_0x13caee0, C4<0>, C4<0>;
L_0x13cb250 .functor NOT 1, v0x13be400_0, C4<0>, C4<0>, C4<0>;
L_0x13cb4c0 .functor OR 1, L_0x13cb140, L_0x13cb250, C4<0>, C4<0>;
L_0x13cb5d0 .functor NOT 1, v0x13be180_0, C4<0>, C4<0>, C4<0>;
L_0x13cb850 .functor NOT 1, v0x13be220_0, C4<0>, C4<0>, C4<0>;
L_0x13cb8c0 .functor OR 1, L_0x13cb5d0, L_0x13cb850, C4<0>, C4<0>;
L_0x13cbbf0 .functor OR 1, L_0x13cb8c0, v0x13be2c0_0, C4<0>, C4<0>;
L_0x13cbcb0 .functor NOT 1, v0x13be400_0, C4<0>, C4<0>, C4<0>;
L_0x13cbf50 .functor OR 1, L_0x13cbbf0, L_0x13cbcb0, C4<0>, C4<0>;
L_0x13cc060 .functor NOT 1, v0x13be180_0, C4<0>, C4<0>, C4<0>;
L_0x13cc310 .functor NOT 1, v0x13be220_0, C4<0>, C4<0>, C4<0>;
L_0x13cc380 .functor OR 1, L_0x13cc060, L_0x13cc310, C4<0>, C4<0>;
L_0x13cc6e0 .functor NOT 1, v0x13be2c0_0, C4<0>, C4<0>, C4<0>;
L_0x13cc750 .functor OR 1, L_0x13cc380, L_0x13cc6e0, C4<0>, C4<0>;
L_0x13ccac0 .functor OR 1, L_0x13cc750, v0x13be400_0, C4<0>, C4<0>;
L_0x13ccb80 .functor AND 1, L_0x13c9b20, L_0x13ca8b0, C4<1>, C4<1>;
L_0x13ccf00 .functor AND 1, L_0x13ccb80, L_0x13cb4c0, C4<1>, C4<1>;
L_0x13cd010 .functor AND 1, L_0x13ccf00, L_0x13cbf50, C4<1>, C4<1>;
L_0x13cd3a0 .functor AND 1, L_0x13cd010, L_0x13ccac0, C4<1>, C4<1>;
v0x13beb10_0 .net *"_ivl_0", 0 0, L_0x13c5df0;  1 drivers
v0x13bebf0_0 .net *"_ivl_10", 0 0, L_0x13c64b0;  1 drivers
v0x13becd0_0 .net *"_ivl_102", 0 0, L_0x13c9c30;  1 drivers
v0x13bedc0_0 .net *"_ivl_104", 0 0, L_0x13c9e50;  1 drivers
v0x13beea0_0 .net *"_ivl_106", 0 0, L_0x13c9f10;  1 drivers
v0x13befd0_0 .net *"_ivl_108", 0 0, L_0x13ca350;  1 drivers
v0x13bf0b0_0 .net *"_ivl_110", 0 0, L_0x13ca460;  1 drivers
v0x13bf190_0 .net *"_ivl_114", 0 0, L_0x13ca9c0;  1 drivers
v0x13bf270_0 .net *"_ivl_116", 0 0, L_0x13cae20;  1 drivers
v0x13bf3e0_0 .net *"_ivl_118", 0 0, L_0x13caee0;  1 drivers
v0x13bf4c0_0 .net *"_ivl_12", 0 0, L_0x13c6600;  1 drivers
v0x13bf5a0_0 .net *"_ivl_120", 0 0, L_0x13cb140;  1 drivers
v0x13bf680_0 .net *"_ivl_122", 0 0, L_0x13cb250;  1 drivers
v0x13bf760_0 .net *"_ivl_126", 0 0, L_0x13cb5d0;  1 drivers
v0x13bf840_0 .net *"_ivl_128", 0 0, L_0x13cb850;  1 drivers
v0x13bf920_0 .net *"_ivl_130", 0 0, L_0x13cb8c0;  1 drivers
v0x13bfa00_0 .net *"_ivl_132", 0 0, L_0x13cbbf0;  1 drivers
v0x13bfbf0_0 .net *"_ivl_134", 0 0, L_0x13cbcb0;  1 drivers
v0x13bfcd0_0 .net *"_ivl_138", 0 0, L_0x13cc060;  1 drivers
v0x13bfdb0_0 .net *"_ivl_14", 0 0, L_0x13c6780;  1 drivers
v0x13bfe90_0 .net *"_ivl_140", 0 0, L_0x13cc310;  1 drivers
v0x13bff70_0 .net *"_ivl_142", 0 0, L_0x13cc380;  1 drivers
v0x13c0050_0 .net *"_ivl_144", 0 0, L_0x13cc6e0;  1 drivers
v0x13c0130_0 .net *"_ivl_146", 0 0, L_0x13cc750;  1 drivers
v0x13c0210_0 .net *"_ivl_150", 0 0, L_0x13ccb80;  1 drivers
v0x13c02f0_0 .net *"_ivl_152", 0 0, L_0x13ccf00;  1 drivers
v0x13c03d0_0 .net *"_ivl_154", 0 0, L_0x13cd010;  1 drivers
v0x13c04b0_0 .net *"_ivl_16", 0 0, L_0x13c6890;  1 drivers
v0x13c0590_0 .net *"_ivl_18", 0 0, L_0x13c6900;  1 drivers
v0x13c0670_0 .net *"_ivl_2", 0 0, L_0x13c5f90;  1 drivers
v0x13c0750_0 .net *"_ivl_20", 0 0, L_0x13c6a70;  1 drivers
v0x13c0830_0 .net *"_ivl_22", 0 0, L_0x13c6ae0;  1 drivers
v0x13c0910_0 .net *"_ivl_24", 0 0, L_0x13c6c10;  1 drivers
v0x13c0c00_0 .net *"_ivl_26", 0 0, L_0x13c6d20;  1 drivers
v0x13c0ce0_0 .net *"_ivl_28", 0 0, L_0x13c6ba0;  1 drivers
v0x13c0dc0_0 .net *"_ivl_30", 0 0, L_0x13c6e10;  1 drivers
v0x13c0ea0_0 .net *"_ivl_32", 0 0, L_0x13c6fb0;  1 drivers
v0x13c0f80_0 .net *"_ivl_34", 0 0, L_0x13c7070;  1 drivers
v0x13c1060_0 .net *"_ivl_36", 0 0, L_0x13c7180;  1 drivers
v0x13c1140_0 .net *"_ivl_38", 0 0, L_0x13c7290;  1 drivers
v0x13c1220_0 .net *"_ivl_4", 0 0, L_0x13c6070;  1 drivers
v0x13c1300_0 .net *"_ivl_40", 0 0, L_0x13c7450;  1 drivers
v0x13c13e0_0 .net *"_ivl_42", 0 0, L_0x13c74c0;  1 drivers
v0x13c14c0_0 .net *"_ivl_44", 0 0, L_0x13c75f0;  1 drivers
v0x13c15a0_0 .net *"_ivl_46", 0 0, L_0x13c7700;  1 drivers
v0x13c1680_0 .net *"_ivl_48", 0 0, L_0x13c7840;  1 drivers
v0x13c1760_0 .net *"_ivl_50", 0 0, L_0x13c7950;  1 drivers
v0x13c1840_0 .net *"_ivl_52", 0 0, L_0x13c7af0;  1 drivers
v0x13c1920_0 .net *"_ivl_54", 0 0, L_0x13c7c00;  1 drivers
v0x13c1a00_0 .net *"_ivl_56", 0 0, L_0x13c7d60;  1 drivers
v0x13c1ae0_0 .net *"_ivl_58", 0 0, L_0x13c7dd0;  1 drivers
v0x13c1bc0_0 .net *"_ivl_6", 0 0, L_0x13c61f0;  1 drivers
v0x13c1ca0_0 .net *"_ivl_60", 0 0, L_0x13c7fe0;  1 drivers
v0x13c1d80_0 .net *"_ivl_62", 0 0, L_0x13c8050;  1 drivers
v0x13c1e60_0 .net *"_ivl_64", 0 0, L_0x13c8270;  1 drivers
v0x13c1f40_0 .net *"_ivl_66", 0 0, L_0x13c82e0;  1 drivers
v0x13c2020_0 .net *"_ivl_68", 0 0, L_0x13c8510;  1 drivers
v0x13c2100_0 .net *"_ivl_70", 0 0, L_0x13c8620;  1 drivers
v0x13c21e0_0 .net *"_ivl_72", 0 0, L_0x13c87c0;  1 drivers
v0x13c22c0_0 .net *"_ivl_74", 0 0, L_0x13c8880;  1 drivers
v0x13c23a0_0 .net *"_ivl_76", 0 0, L_0x13c8690;  1 drivers
v0x13c2480_0 .net *"_ivl_78", 0 0, L_0x13c8750;  1 drivers
v0x13c2560_0 .net *"_ivl_8", 0 0, L_0x13c6330;  1 drivers
v0x13c2640_0 .net *"_ivl_80", 0 0, L_0x13c8c70;  1 drivers
v0x13c2720_0 .net *"_ivl_82", 0 0, L_0x13c8ce0;  1 drivers
v0x13c2c10_0 .net *"_ivl_84", 0 0, L_0x13c8f00;  1 drivers
v0x13c2cf0_0 .net *"_ivl_88", 0 0, L_0x13c9290;  1 drivers
v0x13c2dd0_0 .net *"_ivl_90", 0 0, L_0x13c9300;  1 drivers
v0x13c2eb0_0 .net *"_ivl_92", 0 0, L_0x13c94f0;  1 drivers
v0x13c2f90_0 .net *"_ivl_94", 0 0, L_0x13c9600;  1 drivers
v0x13c3070_0 .net *"_ivl_96", 0 0, L_0x13c9800;  1 drivers
v0x13c3150_0 .net *"_ivl_98", 0 0, L_0x13c9910;  1 drivers
v0x13c3230_0 .net "a", 0 0, v0x13be180_0;  alias, 1 drivers
v0x13c32d0_0 .net "b", 0 0, v0x13be220_0;  alias, 1 drivers
v0x13c33c0_0 .net "c", 0 0, v0x13be2c0_0;  alias, 1 drivers
v0x13c34b0_0 .net "d", 0 0, v0x13be400_0;  alias, 1 drivers
v0x13c35a0_0 .net "out_pos", 0 0, L_0x13cd3a0;  alias, 1 drivers
v0x13c3660_0 .net "out_sop", 0 0, L_0x13c8fc0;  alias, 1 drivers
v0x13c3720_0 .net "term1", 0 0, L_0x13c9b20;  1 drivers
v0x13c37e0_0 .net "term2", 0 0, L_0x13ca8b0;  1 drivers
v0x13c38a0_0 .net "term3", 0 0, L_0x13cb4c0;  1 drivers
v0x13c3960_0 .net "term4", 0 0, L_0x13cbf50;  1 drivers
v0x13c3a20_0 .net "term5", 0 0, L_0x13ccac0;  1 drivers
S_0x13c3ba0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1355320;
 .timescale -12 -12;
E_0x13519f0 .event anyedge, v0x13c4990_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13c4990_0;
    %nor/r;
    %assign/vec4 v0x13c4990_0, 0;
    %wait E_0x13519f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13bd650;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13be4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13be590_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x13bd650;
T_4 ;
    %wait E_0x136acf0;
    %load/vec4 v0x13be630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13be4f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13bd650;
T_5 ;
    %wait E_0x136ab90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13be400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be220_0, 0;
    %assign/vec4 v0x13be180_0, 0;
    %wait E_0x136ab90;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13be400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be220_0, 0;
    %assign/vec4 v0x13be180_0, 0;
    %wait E_0x136ab90;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13be400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be220_0, 0;
    %assign/vec4 v0x13be180_0, 0;
    %wait E_0x136ab90;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13be400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be220_0, 0;
    %assign/vec4 v0x13be180_0, 0;
    %wait E_0x136ab90;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13be400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be220_0, 0;
    %assign/vec4 v0x13be180_0, 0;
    %wait E_0x136ab90;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13be400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be220_0, 0;
    %assign/vec4 v0x13be180_0, 0;
    %wait E_0x136ab90;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13be400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be220_0, 0;
    %assign/vec4 v0x13be180_0, 0;
    %wait E_0x136ab90;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13be400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be220_0, 0;
    %assign/vec4 v0x13be180_0, 0;
    %wait E_0x136ab90;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13be400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be220_0, 0;
    %assign/vec4 v0x13be180_0, 0;
    %wait E_0x136ab90;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13be400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be220_0, 0;
    %assign/vec4 v0x13be180_0, 0;
    %wait E_0x136ab90;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13be400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be220_0, 0;
    %assign/vec4 v0x13be180_0, 0;
    %wait E_0x136ab90;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13be400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be220_0, 0;
    %assign/vec4 v0x13be180_0, 0;
    %wait E_0x136ab90;
    %load/vec4 v0x13be4f0_0;
    %store/vec4 v0x13be590_0, 0, 1;
    %fork t_1, S_0x13bd980;
    %jmp t_0;
    .scope S_0x13bd980;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13bdbc0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x13bdbc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x136ab90;
    %load/vec4 v0x13bdbc0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13be400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be220_0, 0;
    %assign/vec4 v0x13be180_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13bdbc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x13bdbc0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x13bd650;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x136acf0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13be400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13be220_0, 0;
    %assign/vec4 v0x13be180_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x13be4f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x13be590_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1355320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c4530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c4990_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1355320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x13c4530_0;
    %inv;
    %store/vec4 v0x13c4530_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1355320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13be360_0, v0x13c4b00_0, v0x13c4350_0, v0x13c43f0_0, v0x13c4490_0, v0x13c45d0_0, v0x13c4850_0, v0x13c47b0_0, v0x13c4710_0, v0x13c4670_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1355320;
T_9 ;
    %load/vec4 v0x13c48f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x13c48f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13c48f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x13c48f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x13c48f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13c48f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x13c48f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13c48f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13c48f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13c48f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1355320;
T_10 ;
    %wait E_0x136acf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13c48f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c48f0_0, 4, 32;
    %load/vec4 v0x13c4a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13c48f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c48f0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13c48f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c48f0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x13c4850_0;
    %load/vec4 v0x13c4850_0;
    %load/vec4 v0x13c47b0_0;
    %xor;
    %load/vec4 v0x13c4850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x13c48f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c48f0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x13c48f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c48f0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x13c4710_0;
    %load/vec4 v0x13c4710_0;
    %load/vec4 v0x13c4670_0;
    %xor;
    %load/vec4 v0x13c4710_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x13c48f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c48f0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x13c48f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c48f0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response12/top_module.sv";
