INFO: [v++ 60-1548] Creating build summary session with primary output /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/s2mm.hlscompile_summary, at Sat Mar  1 11:15:13 2025
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm -config /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg -cmdlineconfig /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'fran' on host 'asus' (Linux_x86_64 version 6.8.0-52-generic) on Sat Mar 01 11:15:14 CET 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/fran/Documentos/progra/sys_fir/lab/s2mm'
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm 
INFO: [HLS 200-1510] Running: open_project /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/fran/Documentos/progra/sys_fir/fuentes/HLS/s2mm.cpp' at /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/fran/Documentos/progra/sys_fir/fuentes/HLS/s2mm.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=s2mm' at /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' at /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xcvc1902-vsva2197-2MP-e-S' at /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
INFO: [HLS 200-1465] Applying ini 'clock=8ns' at /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg(9)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' at /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg(10)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' at /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/config.cmdline
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 290.242 MB.
INFO: [HLS 200-10] Analyzing design file '/home/fran/Documentos/progra/sys_fir/fuentes/HLS/s2mm.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.99 seconds; current allocated memory: 292.285 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/s2mm.cpp:28:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_37_1'(/home/fran/Documentos/progra/sys_fir/fuentes/HLS/s2mm.cpp:37:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/s2mm.cpp:37:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.63 seconds. CPU system time: 0.29 seconds. Elapsed time: 6.69 seconds; current allocated memory: 294.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 294.285 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.555 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 316.516 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.516 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 's2mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 316.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 316.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/s_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/s_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/s_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/s_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 's2mm' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'mem', 'size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 's2mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 316.516 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 316.516 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 319.574 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for s2mm.
INFO: [VLOG 209-307] Generating Verilog RTL for s2mm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.17 seconds. CPU system time: 0.64 seconds. Elapsed time: 9.58 seconds; current allocated memory: 29.332 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 5.56 seconds. Total CPU system time: 0.8 seconds. Total elapsed time: 10.98 seconds; peak allocated memory: 319.574 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Mar  1 11:15:25 2025...
INFO: [v++ 60-791] Total elapsed time: 0h 0m 14s
