// Generated by CIRCT firtool-1.44.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module FutureCore(	// @[<stdin>:134:10]
  input         clock,	// @[<stdin>:135:11]
                reset,	// @[<stdin>:136:11]
  input  [31:0] io_instIn,	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:50:21]
  output [31:0] io_instAddrOut,	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:50:21]
                io_debug_pcInstAddr,	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:50:21]
  output [4:0]  io_debug_instDecRs1,	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:50:21]
                io_debug_instDecRs2,	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:50:21]
                io_debug_instDecRd,	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:50:21]
  output        io_debug_instDecWriteEnable,	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:50:21]
                io_debug_instDecIsImmidiate,	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:50:21]
                io_debug_instDecIsEbreak,	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:50:21]
  output [31:0] io_debug_regFileRs1Data,	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:50:21]
                io_debug_regFileRs2Data,	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:50:21]
                io_debug_immGenImmidiate,	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:50:21]
                io_debug_adderResult	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:50:21]
);

  wire [31:0] _adder_io_result;	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:56:25]
  wire [31:0] _immGen_io_immidiate;	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:54:25]
  wire [31:0] _regFile_io_rs1Data;	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:53:25]
  wire [31:0] _regFile_io_rs2Data;	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:53:25]
  wire [4:0]  _instDec_io_rs1;	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
  wire [4:0]  _instDec_io_rs2;	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
  wire [4:0]  _instDec_io_rd;	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
  wire        _instDec_io_writeEnable;	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
  wire        _instDec_io_isImmidiate;	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
  wire        _instDec_io_isEbreak;	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
  wire [31:0] _pc_io_instAddr;	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:51:25]
  ProgramCounter pc (	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:51:25]
    .clock       (clock),
    .reset       (reset),
    .io_instAddr (_pc_io_instAddr)
  );
  InstDecoder instDec (	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
    .io_inst        (io_instIn),
    .io_rs1         (_instDec_io_rs1),
    .io_rs2         (_instDec_io_rs2),
    .io_rd          (_instDec_io_rd),
    .io_writeEnable (_instDec_io_writeEnable),
    .io_isImmidiate (_instDec_io_isImmidiate),
    .io_isEbreak    (_instDec_io_isEbreak)
  );
  RegFile regFile (	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:53:25]
    .clock          (clock),
    .io_rs1Addr     (_instDec_io_rs1),	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
    .io_rs2Addr     (_instDec_io_rs2),	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
    .io_writeEnable (_instDec_io_writeEnable),	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
    .io_rdAddr      (_instDec_io_rd),	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
    .io_rdData      (_adder_io_result),	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:56:25]
    .io_rs1Data     (_regFile_io_rs1Data),
    .io_rs2Data     (_regFile_io_rs2Data)
  );
  ImmGenerator immGen (	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:54:25]
    .io_inst      (io_instIn),
    .io_immidiate (_immGen_io_immidiate)
  );
  EbreakCall ebreakDPI (	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:55:25]
    .clock    (clock),
    .reset    (reset),
    .isEbreak (_instDec_io_isEbreak)	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
  );
  Adder adder (	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:56:25]
    .io_operand1 (_regFile_io_rs1Data),	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:53:25]
    .io_operand2 (_instDec_io_isImmidiate ? _immGen_io_immidiate : _regFile_io_rs2Data),	// @[FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25, :53:25, :54:25, :71:27]
    .io_result   (_adder_io_result)
  );
  assign io_instAddrOut = _pc_io_instAddr;	// @[<stdin>:134:10, FutureCore/src/main/scala/futurecore/FutureCore.scala:51:25]
  assign io_debug_pcInstAddr = _pc_io_instAddr;	// @[<stdin>:134:10, FutureCore/src/main/scala/futurecore/FutureCore.scala:51:25]
  assign io_debug_instDecRs1 = _instDec_io_rs1;	// @[<stdin>:134:10, FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
  assign io_debug_instDecRs2 = _instDec_io_rs2;	// @[<stdin>:134:10, FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
  assign io_debug_instDecRd = _instDec_io_rd;	// @[<stdin>:134:10, FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
  assign io_debug_instDecWriteEnable = _instDec_io_writeEnable;	// @[<stdin>:134:10, FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
  assign io_debug_instDecIsImmidiate = _instDec_io_isImmidiate;	// @[<stdin>:134:10, FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
  assign io_debug_instDecIsEbreak = _instDec_io_isEbreak;	// @[<stdin>:134:10, FutureCore/src/main/scala/futurecore/FutureCore.scala:52:25]
  assign io_debug_regFileRs1Data = _regFile_io_rs1Data;	// @[<stdin>:134:10, FutureCore/src/main/scala/futurecore/FutureCore.scala:53:25]
  assign io_debug_regFileRs2Data = _regFile_io_rs2Data;	// @[<stdin>:134:10, FutureCore/src/main/scala/futurecore/FutureCore.scala:53:25]
  assign io_debug_immGenImmidiate = _immGen_io_immidiate;	// @[<stdin>:134:10, FutureCore/src/main/scala/futurecore/FutureCore.scala:54:25]
  assign io_debug_adderResult = _adder_io_result;	// @[<stdin>:134:10, FutureCore/src/main/scala/futurecore/FutureCore.scala:56:25]
endmodule

