184
1|Proceedings of the 47th Design Automation Conference, DAC 2010, Anaheim, California, USA, July 13-18, 2010.|Sachin S. Sapatnekar|n/a
2|EDA challenges and options: investing for the future.|Ruchir Puri,William H. Joyner,Raj Jammy,Ahmed Jerraya,Jan M. Rabaey,Walden C. Rhines,Leon Stok|3|3|0|0
3|Post-silicon validation challenges: how EDA and academia can help.|Jagannath Keshava,Nagib Hakim,Chinna Prudvi|44|43|0|0
4|Post-silicon is too late avoiding the $50 million paperweight starts with validated designs.|John Goodenough,Rob Aitken|14|14|0|0
5|Post-silicon validation opportunities, challenges and recent advances.|Subhasish Mitra,Sanjit A. Seshia,Nicola Nicolici|80|78|0|15
6|A mixed-mode vector-based dataflow approach for modeling and simulating LTE physical layer.|Chia-Jui Hsu,José Luis Pino,Fei-Jiang Hu|12|11|0|1
7|Abstraction of RTL IPs into embedded software.|Nicola Bombieri,Franco Fummi,Graziano Pravadelli|10|9|0|10
8|Online SystemC emulation acceleration.|Scott Sirowy,Chen Huang,Frank Vahid|6|6|2|1
9|LATA: a latency and throughput-aware packet processing system.|Jilong Kuang,Laxmi N. Bhuyan|5|5|0|1
10|A probabilistic and energy-efficient scheduling approach for online application in real-time systems.|Thorsten Zitterell,Christoph Scholl|7|7|0|0
11|Timing analysis of esterel programs on general-purpose multiprocessors.|Lei Ju,Bach Khoa Huynh,Abhik Roychoudhury,Samarjit Chakraborty|12|12|0|0
12|An effective GPU implementation of breadth-first search.|Lijuan Luo,Martin D. F. Wong,Wen-mei W. Hwu|125|122|0|2
13|Thermal monitoring of real processors: techniques for sensor allocation and full characterization.|Abdullah Nazma Nowroz,Ryan Cochran,Sherief Reda|50|50|1|6
14|Consistent runtime thermal prediction and control through workload phase detection.|Ryan Cochran,Sherief Reda|57|56|0|4
15|Adaptive and autonomous thermal tracking for high performance computing systems.|Yufu Zhang,Ankur Srivastava|32|32|0|6
16|Non-uniform clock mesh optimization with linear programming buffer insertion.|Matthew R. Guthaus,Gustavo Wilke,Ricardo Reis|26|26|0|6
17|Fast timing-model independent buffered clock-tree synthesis.|Xin-Wei Shih,Yao-Wen Chang|21|21|0|3
18|Clock tree synthesis under aggressive buffer insertion.|Ying-Yu Chen,Chen Dong,Deming Chen|12|11|0|0
19|Global routing and track assignment for flip-chip designs.|Xiaodong Liu,Yifan Zhang,Gary K. Yeap,Chunlei Chu,Jian Sun,Xuan Zeng|8|8|0|0
20|Bridging pre-silicon verification and post-silicon validation.|Amir Nahir,Avi Ziv,Rajesh Galivanche,Alan J. Hu,Miron Abramovici,Albert Camilleri,Bob Bentley,Harry Foster,Valeria Bertacco,Shakti Kapoor|26|25|0|1
21|Compilation and virtualization in the HiPEAC vision.|Christian Bertin,Christophe Guillon,Koen De Bosschere|8|8|1|0
22|Processor virtualization and split compilation for heterogeneous multicore embedded systems.|Albert Cohen,Erven Rohou|33|32|0|8
23|Fine-grained I/O access control based on Xen virtualization for 3G/4G mobile devices.|Sung-Min Lee,Sang-Bum Suh,Jong-Deok Choi|7|6|0|0
24|Device hypervisors.|Johan Fornaeus|11|11|0|0
25|A correlation-based design space exploration methodology for multi-processor systems-on-chip.|Giovanni Mariani,Aleksandar Brankovic,Gianluca Palermo,Jovana Jovic,Vittorio Zaccaria,Cristina Silvano|33|32|0|6
26|Cost-aware three-dimensional (3D) many-core multiprocessor design.|Jishen Zhao,Xiangyu Dong,Yuan Xie|26|24|0|7
27|Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms.|Chenjie Yu,Peter Petrov|21|19|0|1
28|Virtual prototyper (ViPro): an early design space exploration and optimization tool for SRAM designers.|Satyanand Nalam,Mudit Bhargava,Ken Mai,Benton H. Calhoun|9|9|1|0
29|Quantifying and coping with parametric variations in 3D-stacked microarchitectures.|Serkan Ozdemir,Yan Pan,Abhishek Das,Gokhan Memik,Gabriel H. Loh,Alok N. Choudhary|16|16|0|0
30|Cost-driven 3D integration with interconnect layers.|Xiaoxia Wu,Guangyu Sun,Xiangyu Dong,Reetuparna Das,Yuan Xie,Chita R. Das,Jian Li|12|12|0|2
31|A multilayer nanophotonic interconnection network for on-chip many-core communications.|Xiang Zhang,Ahmed Louri|32|31|0|2
32|Virtual channels vs. multiple physical networks: a comparative analysis.|Young-Jin Yoon,Nicola Concer,Michele Petracca,Luca P. Carloni|57|53|0|4
33|An efficient dynamically reconfigurable on-chip network architecture.|Mehdi Modarressi,Hamid Sarbazi-Azad,Arash Tavakkol|24|24|0|4
34|An AIG-Based QBF-solver using SAT for preprocessing.|Florian Pigorsch,Christoph Scholl|17|17|0|4
35|Analyzing k-step induction to compute invariants for SAT-based property checking.|Max Thalmaier,Minh D. Nguyen,Markus Wedler,Dominik Stoffel,Jörg Bormann,Wolfgang Kunz|6|6|1|0
36|Coverage in interpolation-based model checking.|Hana Chockler,Daniel Kroening,Mitra Purandare|8|7|0|2
37|An efficient algorithm to verify generalized false paths.|Olivier Coudert|11|11|0|0
38|A parallel integer programming approach to global routing.|Tai-Hsuan Wu,Azadeh Davoodi,Jeffrey T. Linderoth|39|39|0|5
39|Multi-threaded collision-aware global routing with bounded-length maze routing.|Wen-Hao Liu,Wei-Chun Kao,Yih-Lang Li,Kai-Yuan Chao|53|52|0|7
40|Two-sided single-detour untangling for bus routing.|Jin-Tai Yan,Zhi-Wei Chen|5|5|0|1
41|An optimal algorithm for finding disjoint rectangles and its application to PCB routing.|Hui Kong,Qiang Ma,Tan Yan,Martin D. F. Wong|20|20|0|7
42|Who solves the variability problem?|Nagaraj Ns,Juan C. Rey,Jamil Kawa,Robert C. Aitken,Christian Lütkemeyer,Vijay Pitchumani,Andrzej J. Strojwas,Steve Trimberger|0|0|0|0
43|Joint DAC/IWBDA special session engineering biology: fundamentals and applications.|Marc Riedel,Soha Hassoun,Ron Weiss,Pamela Silver,J. Christopher Anderson,Richard M. Murray|0|0|0|0
44|Gate-level characterization: foundations and hardware security applications.|Sheng Wei,Saro Meguerdichian,Miodrag Potkonjak|73|71|4|41
45|SCEMIT: a systemc error and mutation injection tool.|Peter Lisherness,Kwang-Ting (Tim) Cheng|27|27|2|3
46|Towards scalable system-level reliability analysis.|Michael Glaß,Martin Lukasiewycz,Christian Haubelt,Jürgen Teich|5|5|0|2
47|Quality metric evaluation of a physical unclonable function derived from an IC's power distribution system.|Ryan Helinski,Dhruva Acharyya,Jim Plusquellic|7|6|1|2
48|Theoretical analysis of gate level information flow tracking.|Jason Oberg,Wei Hu,Ali Irturk,Mohit Tiwari,Timothy Sherwood,Ryan Kastner|17|16|0|6
49|Exploiting finite precision information to guide data-flow mapping.|David Novo,Min Li,Robert Fasthuber,Praveen Raghavan,Francky Catthoor|6|6|0|4
50|Robust design methods for hardware accelerators for iterative algorithms in scientific computing.|Adam B. Kinsman,Nicola Nicolici|5|5|0|1
51|New model-driven design and generation of multi-facet arbiters part I: from the design model to the architecture model.|Jer-Min Jou,Sih-Sian Wu,Yun-Lung Lee,Cheng Chou,Yuan-Long Jeang|2|2|0|1
52|Bayesian virtual probe: minimizing variation characterization cost for nanoscale IC technologies via Bayesian inference.|Wangyang Zhang,Xin Li,Rob A. Rutenbar|26|26|2|10
53|Speedpath analysis under parametric timing models.|Luís Guerra e Silva,Joel R. Phillips,L. Miguel Silveira|1|1|0|0
54|Post-silicon diagnosis of segments of failing speedpaths due to manufacturing variations.|Lin Xie,Azadeh Davoodi,Kewal K. Saluja|22|22|0|2
55|Pulsed-latch aware placement for timing-integrity optimization.|Yi-Lin Chuang,Sangmin Kim,Youngsoo Shin,Yao-Wen Chang|17|17|1|6
56|History-based VLSI legalization using network flow.|Minsik Cho,Haoxing Ren,Hua Xiang,Ruchir Puri|11|11|0|1
57|Performance-driven analog placement considering boundary constraint.|Cheng-Wu Lin,Jai-Ming Lin,Chun-Po Huang,Soon-Jyh Chang|9|9|0|2
58|3-D stacked die: now or future?|Samta Bansal,Juan C. Rey,Andrew Yang,Myung-Soo Jang,L. C. Lu,Philippe Magarshack,Pol Marchal,Riko Radojcic|n/a
59|Networks on Chips: from research to products.|Giovanni De Micheli,Ciprian Seiculescu,Srinivasan Murali,Luca Benini,Federico Angiolini,Antonio Pullini|33|32|0|1
60|The aethereal network on chip after ten years: goals, evolution, lessons, and future.|Kees Goossens,Andreas Hansson|119|119|0|38
61|The evolution of SOC interconnect and how NOC fits within it.|Bruce Mathewson|13|13|0|0
62|Automatic multithreaded pipeline synthesis from transactional datapath specifications.|Eriko Nurvitadhi,James C. Hoe,Shih-Lien Lu,Timothy Kam|7|7|0|2
63|On the costs and benefits of stochasticity in stream processing.|Raj R. Nadakuditi,Igor L. Markov|1|1|0|0
64|Performance yield-driven task allocation and scheduling for MPSoCs under process variation.|Lin Huang,Qiang Xu|14|14|0|0
65|Worst-case response time analysis of resource access models in multi-core systems.|Andreas Schranzhofer,Rodolfo Pellizzoni,Jian-Jia Chen,Lothar Thiele,Marco Caccamo|29|28|0|2
66|A new IP lookup cache for high performance IP routers.|Guangdeng Liao,Heeyeol Yu,Laxmi N. Bhuyan|8|8|0|1
67|Instruction cache locking using temporal reuse profile.|Yun Liang,Tulika Mitra|34|34|0|5
68|Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation.|Jingtong Hu,Chun Jason Xue,Wei-Che Tseng,Yi He,Meikang Qiu,Edwin Hsing-Mean Sha|85|84|7|28
69|SCUD: a fast single-pass L1 cache simulation approach for embedded processors with round-robin replacement policy.|Mohammad Shihabul Haque,Jorgen Peddersen,Andhi Janapsatya,Sri Parameswaran|12|12|0|3
70|Fully X-tolerant, very high scan compression.|Peter Wohl,John A. Waicukauski,Frederic Neuveux,Emil Gizdarski|25|25|1|7
71|BLoG: post-silicon bug localization in processors using bug localization graphs.|Sung-Boem Park,Anne Bracy,Hong Wang,Subhasish Mitra|31|31|0|9
72|Classification rule learning using subgroup discovery of cross-domain attributes responsible for design-silicon mismatch.|Nicholas Callegari,Dragoljub Gagi Drmanac,Li-C. Wang,Magdy S. Abadir|7|7|0|2
73|Efficient fault simulation on many-core processors.|Michael A. Kochte,Marcel Schaal,Hans-Joachim Wunderlich,Christian G. Zoellin|32|31|0|8
74|Representative path selection for post-silicon timing prediction under variability.|Lin Xie,Azadeh Davoodi|28|28|0|5
75|QuickYield: an efficient global-search based parametric yield estimation with performance constraints.|Fang Gong,Hao Yu,Yiyu Shi,Daesoo Kim,Junyan Ren,Lei He|24|24|0|8
76|Double patterning lithography aware gridless detailed routing with innovative conflict graph.|Yen-Hung Lin,Yih-Lang Li|20|20|0|2
77|Frequency domain decomposition of layouts for double dipole lithography.|Kanak Agarwal|6|6|0|0
78|Compact modeling and robust layout optimization for contacts in deep sub-wavelength lithography.|Yongchan Ban,David Z. Pan|9|9|0|6
79|Does IC design have a future in the clouds?|Andreas Kuehlmann,Raul Camposano,James Colgan,John Chilton,Samuel George,Rean Griffith,Paul Leventis,Deepak Singh|3|3|0|0
80|Automated compact dynamical modeling: an enabling tool for analog designers.|Bradley N. Bond,Luca Daniel|5|4|0|0
81|Model-based functional verification.|Kenneth S. Kundert,Henry Chang|3|3|0|0
82|Fortifying analog models with equivalence checking and coverage analysis.|Mark Horowitz,Metha Jeeradit,Frances Lau,Sabrina Liao,ByongChan Lim,James Mao|15|14|0|2
83|Automated modeling and emulation of interconnect designs for many-core chip multiprocessors.|Colin J. Ihrig,Rami G. Melhem,Alex K. Jones|4|4|0|1
84|Trace-driven optimization of networks-on-chip configurations.|Andrew B. Kahng,Bill Lin,Kambiz Samadi,Rohit Sunkam Ramanujam|14|14|0|1
85|ACES: application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip.|Jason Cong,Chunyue Liu,Glenn Reinman|19|19|0|3
86|NTPT: on the end-to-end traffic prediction in the on-chip networks.|Yoshi Shih-Chieh Huang,Kaven Chun-Kai Chou,Chung-Ta King,Shau-Yin Tseng|13|13|0|2
87|Application-aware NoC design for efficient SDRAM access.|Wooyoung Jang,David Z. Pan|17|16|0|5
88|Embedded memory binding in FPGAs.|Kaveh Elizeh,Nicola Nicolici|1|1|0|0
89|RAMP gold: an FPGA-based architecture simulator for multiprocessors.|Zhangxi Tan,Andrew Waterman,Rimas Avizienis,Yunsup Lee,Henry Cook,David A. Patterson,Krste Asanovic|79|77|0|8
90|Rewiring for robustness.|Manu Jose,Yu Hu,Rupak Majumdar,Lei He|16|15|0|9
91|Efficient tail estimation for massive correlated log-normal sums: with applications in statistical leakage analysis.|Mingzhi Gao,Zuochang Ye,Yan Wang,Zhiping Yu|2|2|0|1
92|A linear algorithm for full-chip statistical leakage power analysis considering weak spatial correlation.|Ruijing Shen,Sheldon X.-D. Tan,Jinjun Xiong|15|15|0|7
93|Synthesis and implementation of active mode power gating circuits.|Jun Seomun,Insup Shin,Youngsoo Shin|10|10|2|2
94|Leakage-aware dynamic scheduling for real-time adaptive applications on multiprocessor systems.|Heng Yu,Bharadwaj Veeravalli,Yajun Ha|11|11|0|2
95|BooM: a decision procedure for boolean matching with abstraction and dynamic learning.|Chih-Fan Lai,Jie-Hong R. Jiang,Kuo-Hua Wang|6|6|0|2
96|Node addition and removal in the presence of don't cares.|Yung-Chih Chen,Chun-Yao Wang|13|13|0|7
97|ECR: a low complexity generalized error cancellation rewiring scheme.|Xiaoqing Yang,Tak-Kei Lam,Yu-Liang Wu|10|10|0|7
98|LUT-based FPGA technology mapping for reliability.|Jason Cong,Kirill Minkovich|12|12|0|0
99|What's cool for the future of ultra low power designs?|Nagaraj Ns,John Byler,Koorosh Nazifi,Venugopal Puvvada,Toshiyuki Saito,Alan Gibbons,S. Balajee|3|3|0|0
100|Verification for fault tolerance of the IBM system z microprocessor.|Brian W. Thompto,Bodo Hoppe|1|1|0|0
101|Formal modeling and reasoning for reliability analysis.|Natasa Miskov-Zivanov,Diana Marculescu|10|10|0|0
102|Using introspective software-based testing for post-silicon debug and repair.|Kypros Constantinides,Todd M. Austin|4|4|0|0
103|Xetal-Pro: an ultra-low energy and high throughput SIMD processor.|Yifan He,Yu Pu,Richard P. Kleihorst,Zhenyu Ye,Anteneh A. Abbo,Sebastian M. Londono,Henk Corporaal|26|26|0|11
104|A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms.|Yiannis Iosifidis,Arindam Mallik,Stylianos Mamagkakis,Eddy de Greef,Alexandros Bartzas,Dimitrios Soudris,Francky Catthoor|11|10|0|2
105|Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency.|Vinay K. Chippa,Debabrata Mohapatra,Anand Raghunathan,Kaushik Roy,Srimat T. Chakradhar|87|85|0|18
106|Parallel program performance modeling for runtime optimization of multi-algorithm circuit simulation.|Xiaoji Ye,Peng Li|8|8|0|4
107|Separatrices in high-dimensional state space: system-theoretical tangent computation and application to SRAM dynamic stability analysis.|Yong Zhang,Peng Li,Garng M. Huang|14|14|0|3
108|A robust periodic arnoldi shooting algorithm for efficient analysis of large-scale RF/MM ICs.|Xuexin Liu,Hao Yu,Sheldon X.-D. Tan|4|4|0|4
109|Distributed task migration for thermal management in many-core systems.|Yang Ge,Parth Malani,Qinru Qiu|72|71|0|4
110|Thermal aware task sequencing on embedded processors.|Sushu Zhang,Karam S. Chatha|33|32|0|1
111|A framework for optimizing thermoelectric active cooling systems.|Jieyi Long,Seda Ogrenci Memik|13|13|0|1
112|Eyecharts: constructive benchmarking of gate sizing heuristics.|Puneet Gupta,Andrew B. Kahng,Amarnath Kasibhatla,Puneet Sharma|10|9|0|6
113|Detecting tangled logic structures in VLSI netlists.|Tanuj Jindal,Charles J. Alpert,Jiang Hu,Zhuo Li,Gi-Joon Nam,Charles B. Winn|8|8|0|1
114|Lattice-based computation of Boolean functions.|Mustafa Altun,Marc D. Riedel|6|5|0|4
115|A novel optimal single constant multiplication algorithm.|Jason Thong,Nicola Nicolici|8|8|0|1
116|Education panel: designing the always connected car of the future.|Arkadeb Ghosal,Paolo Giusto,Alberto L. Sangiovanni-Vincentelli,Joseph D'Ambrosio,Ed Nuckolls,Harald Wilhelm,Jim Tung,Markus Kuhl,Peter van Staa|2|2|0|0
117|Find your flow: increasing flow experience by designing "human" embedded systems.|Chen-Ling Chou,Anca M. Miron,Radu Marculescu|2|2|0|1
118|Electronic design automation for social networks.|Andrew DeOrio,Valeria Bertacco|1|1|0|1
119|Real time emulations: foundation and applications.|Azalia Mirhoseini,Yousra Alkabani,Farinaz Koushanfar|0|0|0|0
120|Network on chip design and optimization using specialized influence models.|Cristinel Ababei|3|3|0|0
121|Circuit modeling for practical many-core architecture design exploration.|Dean Truong,Bevan M. Baas|1|1|0|0
122|Hierarchical hybrid power supply networks.|Farinaz Koushanfar|23|23|0|4
123|Detachable nano-carbon chip with ultra low power.|Shinobu Fujita,Shinichi Yasuda,Daesung Lee,Xiangyu Chen,Deji Akinwande,H.-S. Philip Wong|1|1|0|0
124|Synthesis of trustable ICs using untrusted CAD tools.|Miodrag Potkonjak|22|21|3|7
125|Synchronization of washing operations with droplet routing for cross-contamination avoidance in digital microfluidic biochips.|Yang Zhao,Krishnendu Chakrabarty|21|20|0|7
126|Cross-contamination aware design methodology for pin-constrained digital microfluidic biochips.|Cliff Chiung-Yu Lin,Yao-Wen Chang|50|47|0|0
127|Reducing the number of lines in reversible circuits.|Robert Wille,Mathias Soeken,Rolf Drechsler|36|36|0|15
128|Synthesis of the optimal 4-bit reversible circuits.|Oleg Golubitsky,Sean M. Falconer,Dmitri Maslov|33|31|0|0
129|Crosstalk noise and bit error rate analysis for optical network-on-chip.|Yiyuan Xie,Mahdi Nikdast,Jiang Xu,Wei Zhang,Qi Li,Xiaowen Wu,Yaoyao Ye,Xuan Wang,Weichen Liu|45|43|0|21
130|Parallel multigrid preconditioning on graphics processing units (GPUs) for robust power grid analysis.|Zhuo Feng,Zhiyu Zeng|49|48|0|10
131|Stochastic dominant singular vectors method for variation-aware extraction.|Tarek A. El-Moselhy,Luca Daniel|18|17|0|5
132|Closed-form modeling of layout-dependent mechanical stress.|Vivek Joshi,Valeriy Sukharev,Andres Torres,Kanak Agarwal,Dennis Sylvester,David Blaauw|5|5|0|1
133|Generating parametric models from tabulated data.|Sanda Lefteriu,Jan Mohring|2|2|0|0
134|MFTI: matrix-format tangential interpolation for modeling multi-port systems.|Yuanzhe Wang,Chi-Un Lei,Grantham K. H. Pang,Ngai Wong|21|21|0|5
135|A universal state-of-charge algorithm for batteries.|Bingjun Xiao,Yiyu Shi,Lei He|27|27|0|1
136|A complete design-flow for the generation of ultra low-power WSN node architectures based on micro-tasking.|Muhammad Adeel Pasha,Steven Derrien,Olivier Sentieys|29|29|0|9
137|Stacking SRAM banks for ultra low power standby mode operation.|Adam C. Cabe,Zhenyu Qi,Mircea R. Stan|12|10|1|1
138|PreDVS: preemptive dynamic voltage scaling for real-time systems using approximation scheme.|Weixun Wang,Prabhat Mishra|31|31|0|11
139|In-situ characterization and extraction of SRAM variability.|Srivatsan Chellappa,Jia Ni,Xiaoyin Yao,Nathan D. Hindman,Jyothi Velamala,Min Chen,Yu Cao,Lawrence T. Clark|6|6|1|3
140|A holistic approach for statistical SRAM analysis.|Paul Zuber,Petr Dobrovolný,Miguel Miranda|9|9|5|1
141|Clock tree synthesis with pre-bond testability for 3D stacked IC designs.|Tak-Yung Kim,Taewhan Kim|27|26|1|5
142|An efficient phase detector connection structure for the skew synchronization system.|Yu-Chien Kao,Hsuan-Ming Chou,Kun-Ting Tsai,Shih-Chieh Chang|4|4|0|4
143|What will make your next design experience a much better one?|Thomas Harms,Juan-Antonio Caraballo,Reynold D'Sa,Ruud A. Haring,Derek Urbaniak,Guntram Wolski,James You|0|0|0|0
144|Cyber-physical systems: the next computing revolution.|Ragunathan Rajkumar,Insup Lee,Lui Sha,John A. Stankovic|436|421|0|3
145|CPS foundations.|Edward A. Lee|118|114|0|3
146|Medical cyber physical systems.|Insup Lee,Oleg Sokolsky|80|80|0|0
147|Cyber-physical energy systems: focus on smart buildings.|Jan Kleissl,Yuvraj Agarwal|50|46|0|3
148|Scalable specification mining for verification and diagnosis.|Wenchao Li,Alessandro Forin,Sanjit A. Seshia|54|54|3|13
149|Distributed time, conservative parallel logic simulation on GPUs.|Bo D. Wang,Yuhao Zhu,Yangdong Deng|17|17|0|5
150|An efficient test vector generation for checking analog/mixed-signal functional models.|ByongChan Lim,Jaeha Kim,Mark A. Horowitz|11|10|0|6
151|Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent.|Aritra Hazra,Srobona Mitra,Pallab Dasgupta,Ajit Pal,Debabrata Bagchi,Kaustav Guha|14|14|0|3
152|Efficient simulation of oscillatory combinational loops.|Morteza Fayyazi,Laurent Kirsch|1|1|0|0
153|Transistor sizing of custom high-performance digital circuits with parametric yield considerations.|Daniel K. Beece,Jinjun Xiong,Chandu Visweswariah,Vladimir Zolotov,Yifang Liu|12|12|0|2
154|RDE-based transistor-level gate simulation for statistical static timing analysis.|Qin Tang,Amir Zjajo,Michel Berkelaar,Nick van der Meijs|18|18|0|12
155|Efficient smart monte carlo based SSTA on graphics processing units with improved resource utilization.|Vineeth Veetil,Yung-Hsu Chang,Dennis Sylvester,David Blaauw|5|5|0|1
156|Static timing analysis for flexible TFT circuits.|Chao-Hsuan Hsu,Chester Liu,En-Hua Ma,James Chien-Mo Li|6|6|0|2
157|TSV stress aware timing analysis with applications to 3D-IC layout optimization.|Jae-Seok Yang,Krit Athikulwongse,Young-Joon Lee,Sung Kyu Lim,David Z. Pan|105|104|1|6
158|A system for online power prediction in virtualized environments using Gaussian mixture models.|Gaurav Dhiman,Kresimir Mihic,Tajana Rosing|63|61|0|2
159|Performance and power modeling in a multi-programmed multi-core environment.|Xi Chen,Chi Xu,Robert P. Dick,Zhuoqing Morley Mao|35|32|0|1
160|Reliability aware power management for dual-processor real-time embedded systems.|Ranjani Sridharan,Rabi N. Mahapatra|13|13|1|0
161|Recovery-driven design: a power minimization methodology for error-tolerant processor modules.|Andrew B. Kahng,Seokhyeong Kang,Rakesh Kumar,John Sartori|43|42|0|21
162|Tradeoff analysis and optimization of power delivery networks with on-chip voltage regulation.|Zhiyu Zeng,Xiaoji Ye,Zhuo Feng,Peng Li|41|41|0|13
163|An efficient dual algorithm for vectorless power grid verification under linear current constraints.|Xuanxing Xiong,Jia Wang|19|19|0|6
164|Parallel hierarchical cross entropy optimization for on-chip decap budgeting.|Xueqian Zhao,Yonghe Guo,Zhuo Feng,Shiyan Hu|3|3|0|2
165|SRAM-based NBTI/PBTI sensor system design.|Zhenyu Qi,Jiajing Wang,Adam C. Cabe,Stuart N. Wooters,Travis N. Blalock,Benton H. Calhoun,Mircea R. Stan|21|21|1|1
166|A statistical simulation method for reliability analysis of SRAM core-cells.|Renan Alves Fonseca,Luigi Dilillo,Alberto Bosio,Patrick Girard,Serge Pravossoudovitch,Arnaud Virazel,Nabil Badereddine|8|8|0|0
167|What input-language is the best choice for high level synthesis (HLS)?|Daniel Gajski,Todd M. Austin,Steve Svoboda|8|8|0|0
168|Stochastic computation.|Naresh R. Shanbhag,Rami A. Abdallah,Rakesh Kumar,Douglas L. Jones|n/a
169|Best-effort computing: re-thinking parallel software and hardware.|Srimat T. Chakradhar,Anand Raghunathan|54|52|0|21
170|Hardware that produces bounded rather than exact results.|Melvin A. Breuer|26|26|0|0
171|Impact of process variations on emerging memristor.|Dimin Niu,Yiran Chen,Cong Xu,Yuan Xie|51|49|0|9
172|Reconfigurable multi-function logic based on graphene P-N junctions.|Sansiri Tanachutiwat,Ji Ung Lee,Wei Wang,Chun Yung Sung|40|39|0|1
173|Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement.|Jie Zhang,Shashikanth Bobba,Nishant Patil,Albert Lin,H.-S. Philip Wong,Giovanni De Micheli,Subhasish Mitra|39|39|0|10
174|Design and analysis of compact ultra energy-efficient logic gates using laterally-actuated double-electrode NEMS.|Hamed F. Dadgour,Muhammad M. Hussain,Casey Smith,Kaustav Banerjee|29|22|0|13
175|Toward efficient large-scale performance modeling of integrated circuits via multi-mode/multi-corner sparse regression.|Wangyang Zhang,Tsung-Hao Chen,Ming Yuan Ting,Xin Li|8|8|1|5
176|Behavior-level yield enhancement approach for large-scaled analog circuits.|Chin-Cheng Kuo,Yen-Lung Chen,I-Ching Tsai,Li-Yu Chan,Chien-Nan Jimmy Liu|0|0|0|0
177|Generation of yield-embedded Pareto-front for simultaneous optimization of yield and performances.|Yu Liu,Masato Yoshioka,Katsumi Homma,Toshiyuki Shibuya,Yuzi Kanazawa|5|5|1|1
178|Pareto sampling: choosing the right weights by derivative pursuit.|Amith Singhee,Pamela Castalino|4|4|1|1
179|An error tolerance scheme for 3D CMOS imagers.|Hsiu-Ming Chang,Jiun-Lang Huang,Ding-Ming Kwai,Kwang-Ting (Tim) Cheng,Cheng-Wen Wu|15|15|0|4
180|Fast identification of operating current for toggle MRAM by spiral search.|Sheng-Hung Wang,Ching-Yi Chen,Cheng-Wen Wu|1|1|0|1
181|Exploiting reconfigurability for low-cost in-situ test and monitoring of digital PLLs.|Leyi Yin,Peng Li|2|2|0|2
182|Smart phone power.|Johnny John,Chris Riddle|3|3|0|0
183|What's smart about the smart grid?|Ian A. Hiskens|18|17|0|0
184|On-die power grids: the missing link.|Eli Chiprout|5|5|0|0
