// Seed: 2938462835
module module_0 (
    input wire id_0
    , id_2
);
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    input  logic id_2,
    input  tri   id_3,
    output wand  id_4
);
  wire id_6, id_7;
  id_8 :
  assert property (@* id_2) begin
    begin
      begin
        id_9(.id_0(1), .id_1(id_6), .id_2(1), .id_3(id_2), .id_4(1), .id_5(id_8), .id_6(1),
             .id_7(1));
        id_7 = 1;
        begin
          #1 begin
            #1 $display("");
            if (+1) begin
              id_8 <= id_3 & id_0;
            end
          end
        end
      end
    end
  end
  assign id_1 = 1;
  always id_10;
  module_0(
      id_0
  );
  wire id_11;
  wire id_12;
endmodule
