// Seed: 4100828754
module module_0 (
    output uwire id_0,
    output wor id_1,
    input wor id_2#(
        .id_16(1'd0),
        .id_17(1 == 1)
    ),
    input supply0 id_3,
    output uwire id_4,
    input tri id_5,
    input tri id_6,
    input uwire id_7,
    input uwire id_8,
    input tri id_9,
    input wand id_10,
    input wire id_11,
    input wor id_12,
    input supply0 id_13,
    output uwire id_14
);
endmodule
module module_1 #(
    parameter id_1 = 32'd51
) (
    output wor id_0,
    output wor _id_1#(
        .id_22(1 + 1),
        .id_23(1)
    ),
    output wire id_2,
    input wor id_3,
    input wand id_4,
    input wand id_5,
    input tri0 id_6,
    input tri id_7,
    output tri id_8,
    input wor id_9,
    output supply0 id_10,
    output supply1 id_11,
    output tri1 id_12,
    output tri1 id_13,
    input tri1 id_14,
    input tri0 id_15,
    output uwire id_16,
    input tri0 id_17
    , id_24,
    input tri1 id_18,
    input wand id_19,
    input supply0 id_20
);
  logic [-1 : id_1] id_25;
  ;
  module_0 modCall_1 (
      id_2,
      id_13,
      id_14,
      id_14,
      id_13,
      id_17,
      id_19,
      id_15,
      id_5,
      id_9,
      id_20,
      id_9,
      id_4,
      id_17,
      id_10
  );
  assign id_11 = id_18;
  assign id_24 = -1;
endmodule
