 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 03:19:07 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[8]/CK (DFFR_X1)                            0.0000     0.0000 r
  weight_reg[8]/QN (DFFR_X1)                            0.4061     0.4061 f
  U710/ZN (INV_X4)                                      0.1967     0.6028 r
  U709/ZN (XNOR2_X2)                                    0.3430     0.9458 r
  U665/ZN (XNOR2_X2)                                    0.3184     1.2642 r
  U664/ZN (XNOR2_X2)                                    0.3322     1.5964 r
  U1247/ZN (INV_X4)                                     0.0548     1.6512 f
  U708/ZN (NAND4_X2)                                    0.2124     1.8636 r
  U707/ZN (NAND2_X2)                                    0.0756     1.9392 f
  U704/ZN (NAND2_X2)                                    0.0932     2.0324 r
  U703/ZN (NAND2_X2)                                    0.0591     2.0915 f
  U1251/ZN (NAND2_X2)                                   0.0805     2.1720 r
  dut_sram_write_data_reg[4]/D (DFF_X2)                 0.0000     2.1720 r
  data arrival time                                                2.1720

  clock clk (rise edge)                                 2.4100     2.4100
  clock network delay (ideal)                           0.0000     2.4100
  clock uncertainty                                    -0.0500     2.3600
  dut_sram_write_data_reg[4]/CK (DFF_X2)                0.0000     2.3600 r
  library setup time                                   -0.1846     2.1754
  data required time                                               2.1754
  --------------------------------------------------------------------------
  data required time                                               2.1754
  data arrival time                                               -2.1720
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0033


1
