

================================================================
== Vitis HLS Report for 'mod_exp'
================================================================
* Date:           Mon Dec  2 13:39:02 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.487 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|      598|  60.000 ns|  5.980 us|    6|  598|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_42_1   |        5|      596|    5 ~ 37|          -|          -|  1 ~ 16|        no|
        | + VITIS_LOOP_13_1  |        1|       16|         1|          -|          -|  1 ~ 16|        no|
        | + VITIS_LOOP_13_1  |        1|       16|         1|          -|          -|  1 ~ 16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    443|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    213|    -|
|Register         |        -|    -|     268|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     268|    656|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln186_1_fu_397_p2      |         +|   0|  0|  23|          16|          16|
    |add_ln186_fu_272_p2        |         +|   0|  0|  23|          16|          16|
    |i_6_fu_247_p2              |         +|   0|  0|  13|           5|           1|
    |i_7_fu_372_p2              |         +|   0|  0|  13|           5|           1|
    |i_8_fu_231_p2              |         +|   0|  0|  13|           5|           1|
    |ret_V_2_fu_386_p2          |         +|   0|  0|  24|          17|          17|
    |ret_V_fu_261_p2            |         +|   0|  0|  24|          17|          17|
    |sub_ln186_2_fu_403_p2      |         -|   0|  0|  23|          16|          16|
    |sub_ln186_fu_278_p2        |         -|   0|  0|  23|          16|          16|
    |t_V_13_fu_453_p2           |         -|   0|  0|  23|          16|          16|
    |t_V_7_fu_328_p2            |         -|   0|  0|  23|          16|          16|
    |and_ln1031_1_fu_412_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln1031_fu_287_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1019_1_fu_480_p2    |      icmp|   0|  0|  12|          15|           1|
    |icmp_ln1019_2_fu_500_p2    |      icmp|   0|  0|  12|          15|           1|
    |icmp_ln1019_fu_355_p2      |      icmp|   0|  0|  12|          15|           1|
    |icmp_ln1031_1_fu_392_p2    |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1031_fu_267_p2      |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1035_1_fu_442_p2    |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1035_fu_317_p2      |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln13_1_fu_366_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln13_fu_241_p2        |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln42_fu_225_p2        |      icmp|   0|  0|  10|           5|           6|
    |m_V_fu_426_p3              |    select|   0|  0|  16|           1|          16|
    |select_ln1031_1_fu_418_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln1031_fu_293_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln13_fu_301_p3      |    select|   0|  0|  16|           1|          16|
    |t_V_10_fu_333_p3           |    select|   0|  0|  16|           1|          16|
    |t_V_14_fu_458_p3           |    select|   0|  0|  16|           1|          16|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 443|         281|         320|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |a_V_fu_56                       |   9|          2|   16|         32|
    |ap_NS_fsm                       |  37|          7|    1|          7|
    |ap_phi_mux_m_V_1_phi_fu_183_p4  |   9|          2|   16|         32|
    |ap_return                       |   9|          2|   16|         32|
    |ap_sig_allocacmp_a_V_load       |   9|          2|   16|         32|
    |conv3_i3_fu_48                  |   9|          2|   16|         32|
    |empty_15_reg_78                 |   9|          2|   16|         32|
    |empty_16_reg_90                 |   9|          2|   16|         32|
    |empty_18_reg_129                |   9|          2|   16|         32|
    |empty_19_reg_141                |   9|          2|   16|         32|
    |grp_load_fu_189_p1              |  14|          3|   16|         48|
    |i_1_reg_99                      |   9|          2|    5|         10|
    |i_3_reg_150                     |   9|          2|    5|         10|
    |i_fu_44                         |   9|          2|    5|         10|
    |m_V_1_reg_180                   |   9|          2|   16|         32|
    |p_0_0_0274_ph_reg_119           |   9|          2|   16|         32|
    |p_lcssa1_reg_170                |   9|          2|   16|         32|
    |t_V_1_fu_52                     |   9|          2|   16|         32|
    |t_V_5_reg_161                   |   9|          2|   16|         32|
    |t_V_reg_110                     |   9|          2|   16|         32|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 213|         46|  272|        565|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |a_V_fu_56              |  16|   0|   16|          0|
    |a_V_load_reg_613       |  16|   0|   16|          0|
    |ap_CS_fsm              |   6|   0|    6|          0|
    |ap_return_preg         |  16|   0|   16|          0|
    |conv3_i3_fu_48         |  16|   0|   16|          0|
    |empty_15_reg_78        |  16|   0|   16|          0|
    |empty_16_reg_90        |  16|   0|   16|          0|
    |empty_18_reg_129       |  16|   0|   16|          0|
    |empty_19_reg_141       |  16|   0|   16|          0|
    |i_1_reg_99             |   5|   0|    5|          0|
    |i_3_reg_150            |   5|   0|    5|          0|
    |i_8_reg_577            |   5|   0|    5|          0|
    |i_fu_44                |   5|   0|    5|          0|
    |icmp_ln42_reg_573      |   1|   0|    1|          0|
    |m_V_1_reg_180          |  16|   0|   16|          0|
    |p_0_0_0274_ph_reg_119  |  16|   0|   16|          0|
    |p_lcssa1_reg_170       |  16|   0|   16|          0|
    |t_V_1_fu_52            |  16|   0|   16|          0|
    |t_V_5_reg_161          |  16|   0|   16|          0|
    |t_V_reg_110            |  16|   0|   16|          0|
    |trunc_ln11_reg_582     |   1|   0|    1|          0|
    |zext_ln42_reg_556      |  16|   0|   17|          1|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 268|   0|  269|          1|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|       mod_exp|  return value|
|y          |   in|   16|     ap_none|             y|        scalar|
|d          |   in|   16|     ap_none|             d|        scalar|
|N          |   in|   16|     ap_none|             N|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 4 3 
3 --> 4 3 
4 --> 5 
5 --> 6 5 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv3_i3 = alloca i32 1"   --->   Operation 8 'alloca' 'conv3_i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%t_V_1 = alloca i32 1"   --->   Operation 9 'alloca' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_V = alloca i32 1"   --->   Operation 10 'alloca' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%N_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %N" [rsa.cpp:8]   --->   Operation 11 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%d_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %d" [rsa.cpp:8]   --->   Operation 12 'read' 'd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y" [rsa.cpp:8]   --->   Operation 13 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i16 %N_read" [rsa.cpp:42]   --->   Operation 14 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln42 = store i16 1, i16 %a_V" [rsa.cpp:42]   --->   Operation 15 'store' 'store_ln42' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln42 = store i16 %y_read, i16 %t_V_1" [rsa.cpp:42]   --->   Operation 16 'store' 'store_ln42' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln42 = store i16 %d_read, i16 %conv3_i3" [rsa.cpp:42]   --->   Operation 17 'store' 'store_ln42' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln42 = store i5 0, i5 %i" [rsa.cpp:42]   --->   Operation 18 'store' 'store_ln42' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body" [rsa.cpp:42]   --->   Operation 19 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.95>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_5 = load i5 %i" [rsa.cpp:42]   --->   Operation 20 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%t_V_11 = load i16 %t_V_1"   --->   Operation 21 'load' 't_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%a_V_1 = load i16 %a_V"   --->   Operation 22 'load' 'a_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.36ns)   --->   "%icmp_ln42 = icmp_eq  i5 %i_5, i5 16" [rsa.cpp:42]   --->   Operation 23 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.78ns)   --->   "%i_8 = add i5 %i_5, i5 1" [rsa.cpp:42]   --->   Operation 25 'add' 'i_8' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.body.split, void %for.end" [rsa.cpp:42]   --->   Operation 26 'br' 'br_ln42' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%conv3_i3_load = load i16 %conv3_i3" [rsa.cpp:11]   --->   Operation 27 'load' 'conv3_i3_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8"   --->   Operation 28 'specloopname' 'specloopname_ln1633' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i16 %conv3_i3_load" [rsa.cpp:11]   --->   Operation 29 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %trunc_ln11, void %if.end, void %for.body.i.preheader" [rsa.cpp:43]   --->   Operation 30 'br' 'br_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%br_ln13 = br void %for.body.i" [rsa.cpp:13]   --->   Operation 31 'br' 'br_ln13' <Predicate = (!icmp_ln42 & trunc_ln11)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.48>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_15 = phi i16 %select_ln13, void %for.inc.i, i16 0, void %for.body.i.preheader" [rsa.cpp:13]   --->   Operation 32 'phi' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_16 = phi i16 %zext_ln1669, void %for.inc.i, i16 %a_V_1, void %for.body.i.preheader"   --->   Operation 33 'phi' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i_1 = phi i5 %i_6, void %for.inc.i, i5 0, void %for.body.i.preheader"   --->   Operation 34 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%t_V = phi i16 %t_V_10, void %for.inc.i, i16 %t_V_11, void %for.body.i.preheader"   --->   Operation 35 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.36ns)   --->   "%icmp_ln13 = icmp_eq  i5 %i_1, i5 16" [rsa.cpp:13]   --->   Operation 36 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8"   --->   Operation 37 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.78ns)   --->   "%i_6 = add i5 %i_1, i5 1" [rsa.cpp:13]   --->   Operation 38 'add' 'i_6' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.body.i.split_ifconv, void %if.end.loopexit" [rsa.cpp:13]   --->   Operation 39 'br' 'br_ln13' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 40 'specloopname' 'specloopname_ln1633' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i16 %empty_15"   --->   Operation 41 'zext' 'zext_ln1495' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1495_1 = zext i16 %t_V"   --->   Operation 42 'zext' 'zext_ln1495_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.07ns)   --->   "%ret_V = add i17 %zext_ln1495_1, i17 %zext_ln1495"   --->   Operation 43 'add' 'ret_V' <Predicate = (!icmp_ln13)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.43ns)   --->   "%icmp_ln1031 = icmp_ult  i17 %ret_V, i17 %zext_ln42"   --->   Operation 44 'icmp' 'icmp_ln1031' <Predicate = (!icmp_ln13)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (2.07ns)   --->   "%add_ln186 = add i16 %t_V, i16 %empty_15"   --->   Operation 45 'add' 'add_ln186' <Predicate = (!icmp_ln13)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (2.07ns)   --->   "%sub_ln186 = sub i16 %add_ln186, i16 %N_read"   --->   Operation 46 'sub' 'sub_ln186' <Predicate = (!icmp_ln13)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i16 %empty_16" [rsa.cpp:13]   --->   Operation 47 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%and_ln1031 = and i1 %trunc_ln13, i1 %icmp_ln1031"   --->   Operation 48 'and' 'and_ln1031' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%select_ln1031 = select i1 %and_ln1031, i16 %add_ln186, i16 %sub_ln186"   --->   Operation 49 'select' 'select_ln1031' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %trunc_ln13, i16 %select_ln1031, i16 %empty_15" [rsa.cpp:13]   --->   Operation 50 'select' 'select_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%ret_V_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %t_V, i1 0"   --->   Operation 51 'bitconcatenate' 'ret_V_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.43ns)   --->   "%icmp_ln1035 = icmp_ugt  i17 %ret_V_1, i17 %zext_ln42"   --->   Operation 52 'icmp' 'icmp_ln1035' <Predicate = (!icmp_ln13)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%t_V_6 = shl i16 %t_V, i16 1"   --->   Operation 53 'shl' 't_V_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.07ns)   --->   "%t_V_7 = sub i16 %t_V_6, i16 %N_read"   --->   Operation 54 'sub' 't_V_7' <Predicate = (!icmp_ln13)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.80ns)   --->   "%t_V_10 = select i1 %icmp_ln1035, i16 %t_V_7, i16 %t_V_6" [rsa.cpp:25]   --->   Operation 55 'select' 't_V_10' <Predicate = (!icmp_ln13)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%r_V = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %empty_16, i32 1, i32 15"   --->   Operation 56 'partselect' 'r_V' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1669 = zext i15 %r_V"   --->   Operation 57 'zext' 'zext_ln1669' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.31ns)   --->   "%icmp_ln1019 = icmp_eq  i15 %r_V, i15 0"   --->   Operation 58 'icmp' 'icmp_ln1019' <Predicate = (!icmp_ln13)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln32 = br i1 %icmp_ln1019, void %for.inc.i, void %if.end.loopexit" [rsa.cpp:32]   --->   Operation 59 'br' 'br_ln32' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.body.i" [rsa.cpp:13]   --->   Operation 60 'br' 'br_ln13' <Predicate = (!icmp_ln13 & !icmp_ln1019)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_0_0_0274_ph = phi i16 %empty_15, void %for.body.i, i16 %select_ln13, void %for.body.i.split_ifconv" [rsa.cpp:13]   --->   Operation 61 'phi' 'p_0_0_0274_ph' <Predicate = (trunc_ln11)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln13 = store i16 %p_0_0_0274_ph, i16 %a_V" [rsa.cpp:13]   --->   Operation 62 'store' 'store_ln13' <Predicate = (trunc_ln11)> <Delay = 1.58>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 63 'br' 'br_ln0' <Predicate = (trunc_ln11)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%a_V_load = load i16 %a_V"   --->   Operation 64 'load' 'a_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln13 = br void %for.body.i22" [rsa.cpp:13]   --->   Operation 65 'br' 'br_ln13' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.48>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_18 = phi i16 0, void %if.end, i16 %m_V, void %for.inc.i63"   --->   Operation 66 'phi' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%empty_19 = phi i16 %t_V_11, void %if.end, i16 %zext_ln1669_1, void %for.inc.i63"   --->   Operation 67 'phi' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%i_3 = phi i5 0, void %if.end, i5 %i_7, void %for.inc.i63"   --->   Operation 68 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%t_V_5 = phi i16 %t_V_11, void %if.end, i16 %t_V_14, void %for.inc.i63"   --->   Operation 69 'phi' 't_V_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.36ns)   --->   "%icmp_ln13_1 = icmp_eq  i5 %i_3, i5 16" [rsa.cpp:13]   --->   Operation 70 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8"   --->   Operation 71 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.78ns)   --->   "%i_7 = add i5 %i_3, i5 1" [rsa.cpp:13]   --->   Operation 72 'add' 'i_7' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (1.58ns)   --->   "%br_ln13 = br i1 %icmp_ln13_1, void %for.body.i22.split_ifconv, void %_Z11mod_product7ap_uintILi16EES0_S0_.exit64" [rsa.cpp:13]   --->   Operation 73 'br' 'br_ln13' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 74 'specloopname' 'specloopname_ln1633' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1495_2 = zext i16 %empty_18"   --->   Operation 75 'zext' 'zext_ln1495_2' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1495_3 = zext i16 %t_V_5"   --->   Operation 76 'zext' 'zext_ln1495_3' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.07ns)   --->   "%ret_V_2 = add i17 %zext_ln1495_3, i17 %zext_ln1495_2"   --->   Operation 77 'add' 'ret_V_2' <Predicate = (!icmp_ln13_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (2.43ns)   --->   "%icmp_ln1031_1 = icmp_ult  i17 %ret_V_2, i17 %zext_ln42"   --->   Operation 78 'icmp' 'icmp_ln1031_1' <Predicate = (!icmp_ln13_1)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (2.07ns)   --->   "%add_ln186_1 = add i16 %t_V_5, i16 %empty_18"   --->   Operation 79 'add' 'add_ln186_1' <Predicate = (!icmp_ln13_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (2.07ns)   --->   "%sub_ln186_2 = sub i16 %add_ln186_1, i16 %N_read"   --->   Operation 80 'sub' 'sub_ln186_2' <Predicate = (!icmp_ln13_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i16 %empty_19" [rsa.cpp:13]   --->   Operation 81 'trunc' 'trunc_ln13_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node m_V)   --->   "%and_ln1031_1 = and i1 %trunc_ln13_1, i1 %icmp_ln1031_1"   --->   Operation 82 'and' 'and_ln1031_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node m_V)   --->   "%select_ln1031_1 = select i1 %and_ln1031_1, i16 %add_ln186_1, i16 %sub_ln186_2"   --->   Operation 83 'select' 'select_ln1031_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%m_V = select i1 %trunc_ln13_1, i16 %select_ln1031_1, i16 %empty_18" [rsa.cpp:13]   --->   Operation 84 'select' 'm_V' <Predicate = (!icmp_ln13_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%ret_V_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %t_V_5, i1 0"   --->   Operation 85 'bitconcatenate' 'ret_V_3' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (2.43ns)   --->   "%icmp_ln1035_1 = icmp_ugt  i17 %ret_V_3, i17 %zext_ln42"   --->   Operation 86 'icmp' 'icmp_ln1035_1' <Predicate = (!icmp_ln13_1)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%t_V_12 = shl i16 %t_V_5, i16 1"   --->   Operation 87 'shl' 't_V_12' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (2.07ns)   --->   "%t_V_13 = sub i16 %t_V_12, i16 %N_read"   --->   Operation 88 'sub' 't_V_13' <Predicate = (!icmp_ln13_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.80ns)   --->   "%t_V_14 = select i1 %icmp_ln1035_1, i16 %t_V_13, i16 %t_V_12" [rsa.cpp:25]   --->   Operation 89 'select' 't_V_14' <Predicate = (!icmp_ln13_1)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%r_V_1 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %empty_19, i32 1, i32 15"   --->   Operation 90 'partselect' 'r_V_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1669_1 = zext i15 %r_V_1"   --->   Operation 91 'zext' 'zext_ln1669_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (2.31ns)   --->   "%icmp_ln1019_1 = icmp_eq  i15 %r_V_1, i15 0"   --->   Operation 92 'icmp' 'icmp_ln1019_1' <Predicate = (!icmp_ln13_1)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.58ns)   --->   "%br_ln32 = br i1 %icmp_ln1019_1, void %for.inc.i63, void %_Z11mod_product7ap_uintILi16EES0_S0_.exit64" [rsa.cpp:32]   --->   Operation 93 'br' 'br_ln32' <Predicate = (!icmp_ln13_1)> <Delay = 1.58>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.body.i22" [rsa.cpp:13]   --->   Operation 94 'br' 'br_ln13' <Predicate = (!icmp_ln13_1 & !icmp_ln1019_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.90>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%p_lcssa1 = phi i16 %empty_18, void %for.body.i22, i16 %m_V, void %for.body.i22.split_ifconv"   --->   Operation 95 'phi' 'p_lcssa1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%conv3_i3_load_1 = load i16 %conv3_i3"   --->   Operation 96 'load' 'conv3_i3_load_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%r_V_2 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %conv3_i3_load_1, i32 1, i32 15"   --->   Operation 97 'partselect' 'r_V_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1669_2 = zext i15 %r_V_2"   --->   Operation 98 'zext' 'zext_ln1669_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (2.31ns)   --->   "%icmp_ln1019_2 = icmp_eq  i15 %r_V_2, i15 0"   --->   Operation 99 'icmp' 'icmp_ln1019_2' <Predicate = (!icmp_ln42)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.58ns)   --->   "%br_ln49 = br i1 %icmp_ln1019_2, void %for.inc, void %for.end" [rsa.cpp:49]   --->   Operation 100 'br' 'br_ln49' <Predicate = (!icmp_ln42)> <Delay = 1.58>
ST_6 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln42 = store i16 %p_lcssa1, i16 %t_V_1" [rsa.cpp:42]   --->   Operation 101 'store' 'store_ln42' <Predicate = (!icmp_ln42 & !icmp_ln1019_2)> <Delay = 1.58>
ST_6 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln42 = store i16 %zext_ln1669_2, i16 %conv3_i3" [rsa.cpp:42]   --->   Operation 102 'store' 'store_ln42' <Predicate = (!icmp_ln42 & !icmp_ln1019_2)> <Delay = 1.58>
ST_6 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln42 = store i5 %i_8, i5 %i" [rsa.cpp:42]   --->   Operation 103 'store' 'store_ln42' <Predicate = (!icmp_ln42 & !icmp_ln1019_2)> <Delay = 1.58>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body" [rsa.cpp:42]   --->   Operation 104 'br' 'br_ln42' <Predicate = (!icmp_ln42 & !icmp_ln1019_2)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%m_V_1 = phi i16 %a_V_1, void %for.body, i16 %a_V_load, void %_Z11mod_product7ap_uintILi16EES0_S0_.exit64"   --->   Operation 105 'phi' 'm_V_1' <Predicate = (icmp_ln1019_2) | (icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln54 = ret i16 %m_V_1" [rsa.cpp:54]   --->   Operation 106 'ret' 'ret_ln54' <Predicate = (icmp_ln1019_2) | (icmp_ln42)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 0111111]
conv3_i3            (alloca           ) [ 0111111]
t_V_1               (alloca           ) [ 0111111]
a_V                 (alloca           ) [ 0111111]
N_read              (read             ) [ 0011111]
d_read              (read             ) [ 0000000]
y_read              (read             ) [ 0000000]
zext_ln42           (zext             ) [ 0011111]
store_ln42          (store            ) [ 0000000]
store_ln42          (store            ) [ 0000000]
store_ln42          (store            ) [ 0000000]
store_ln42          (store            ) [ 0000000]
br_ln42             (br               ) [ 0000000]
i_5                 (load             ) [ 0000000]
t_V_11              (load             ) [ 0011111]
a_V_1               (load             ) [ 0011111]
icmp_ln42           (icmp             ) [ 0011111]
empty               (speclooptripcount) [ 0000000]
i_8                 (add              ) [ 0001111]
br_ln42             (br               ) [ 0011111]
conv3_i3_load       (load             ) [ 0000000]
specloopname_ln1633 (specloopname     ) [ 0000000]
trunc_ln11          (trunc            ) [ 0011111]
br_ln43             (br               ) [ 0000000]
br_ln13             (br               ) [ 0011111]
empty_15            (phi              ) [ 0001100]
empty_16            (phi              ) [ 0001000]
i_1                 (phi              ) [ 0001000]
t_V                 (phi              ) [ 0001000]
icmp_ln13           (icmp             ) [ 0011111]
empty_17            (speclooptripcount) [ 0000000]
i_6                 (add              ) [ 0011111]
br_ln13             (br               ) [ 0011111]
specloopname_ln1633 (specloopname     ) [ 0000000]
zext_ln1495         (zext             ) [ 0000000]
zext_ln1495_1       (zext             ) [ 0000000]
ret_V               (add              ) [ 0000000]
icmp_ln1031         (icmp             ) [ 0000000]
add_ln186           (add              ) [ 0000000]
sub_ln186           (sub              ) [ 0000000]
trunc_ln13          (trunc            ) [ 0000000]
and_ln1031          (and              ) [ 0000000]
select_ln1031       (select           ) [ 0000000]
select_ln13         (select           ) [ 0011111]
ret_V_1             (bitconcatenate   ) [ 0000000]
icmp_ln1035         (icmp             ) [ 0000000]
t_V_6               (shl              ) [ 0000000]
t_V_7               (sub              ) [ 0000000]
t_V_10              (select           ) [ 0011111]
r_V                 (partselect       ) [ 0000000]
zext_ln1669         (zext             ) [ 0011111]
icmp_ln1019         (icmp             ) [ 0011111]
br_ln32             (br               ) [ 0011111]
br_ln13             (br               ) [ 0011111]
p_0_0_0274_ph       (phi              ) [ 0000100]
store_ln13          (store            ) [ 0000000]
br_ln0              (br               ) [ 0000000]
a_V_load            (load             ) [ 0010011]
br_ln13             (br               ) [ 0011111]
empty_18            (phi              ) [ 0010011]
empty_19            (phi              ) [ 0000010]
i_3                 (phi              ) [ 0000010]
t_V_5               (phi              ) [ 0000010]
icmp_ln13_1         (icmp             ) [ 0011111]
empty_20            (speclooptripcount) [ 0000000]
i_7                 (add              ) [ 0011111]
br_ln13             (br               ) [ 0011111]
specloopname_ln1633 (specloopname     ) [ 0000000]
zext_ln1495_2       (zext             ) [ 0000000]
zext_ln1495_3       (zext             ) [ 0000000]
ret_V_2             (add              ) [ 0000000]
icmp_ln1031_1       (icmp             ) [ 0000000]
add_ln186_1         (add              ) [ 0000000]
sub_ln186_2         (sub              ) [ 0000000]
trunc_ln13_1        (trunc            ) [ 0000000]
and_ln1031_1        (and              ) [ 0000000]
select_ln1031_1     (select           ) [ 0000000]
m_V                 (select           ) [ 0011111]
ret_V_3             (bitconcatenate   ) [ 0000000]
icmp_ln1035_1       (icmp             ) [ 0000000]
t_V_12              (shl              ) [ 0000000]
t_V_13              (sub              ) [ 0000000]
t_V_14              (select           ) [ 0011111]
r_V_1               (partselect       ) [ 0000000]
zext_ln1669_1       (zext             ) [ 0011111]
icmp_ln1019_1       (icmp             ) [ 0011111]
br_ln32             (br               ) [ 0011111]
br_ln13             (br               ) [ 0011111]
p_lcssa1            (phi              ) [ 0000001]
conv3_i3_load_1     (load             ) [ 0000000]
r_V_2               (partselect       ) [ 0000000]
zext_ln1669_2       (zext             ) [ 0000000]
icmp_ln1019_2       (icmp             ) [ 0011111]
br_ln49             (br               ) [ 0000000]
store_ln42          (store            ) [ 0000000]
store_ln42          (store            ) [ 0000000]
store_ln42          (store            ) [ 0000000]
br_ln42             (br               ) [ 0000000]
m_V_1               (phi              ) [ 0000001]
ret_ln54            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="N">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="conv3_i3_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_i3/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="t_V_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="a_V_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="N_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="d_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="y_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="78" class="1005" name="empty_15_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="1"/>
<pin id="80" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty_15 (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="empty_15_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="1" slack="1"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_15/3 "/>
</bind>
</comp>

<comp id="90" class="1005" name="empty_16_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="92" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_16 (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="empty_16_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="15" slack="0"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="16" slack="1"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_16/3 "/>
</bind>
</comp>

<comp id="99" class="1005" name="i_1_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="1"/>
<pin id="101" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_1_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="0"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="1" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="110" class="1005" name="t_V_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="112" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="t_V_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="119" class="1005" name="p_0_0_0274_ph_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="121" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_0274_ph (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_0_0_0274_ph_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="16" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0274_ph/4 "/>
</bind>
</comp>

<comp id="129" class="1005" name="empty_18_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="1"/>
<pin id="131" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty_18 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="empty_18_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="16" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_18/5 "/>
</bind>
</comp>

<comp id="141" class="1005" name="empty_19_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="143" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_19 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="empty_19_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="15" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_19/5 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_3_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="1"/>
<pin id="152" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_3_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="161" class="1005" name="t_V_5_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="163" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="t_V_5_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="16" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_5/5 "/>
</bind>
</comp>

<comp id="170" class="1005" name="p_lcssa1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="172" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_lcssa1 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_lcssa1_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="16" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_lcssa1/6 "/>
</bind>
</comp>

<comp id="180" class="1005" name="m_V_1_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="182" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="m_V_1 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="m_V_1_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="4"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="16" slack="2"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_V_1/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="1"/>
<pin id="191" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V_1/2 a_V_load/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="1"/>
<pin id="194" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv3_i3_load/2 conv3_i3_load_1/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln42_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln42_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln42_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln42_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln42_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="i_5_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="1"/>
<pin id="221" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="t_V_11_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="1"/>
<pin id="224" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_11/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln42_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="5" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_8_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln11_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln13_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="0" index="1" bw="5" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_6_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln1495_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln1495_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495_1/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="ret_V_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="0"/>
<pin id="264" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln1031_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="17" slack="0"/>
<pin id="269" dir="0" index="1" bw="17" slack="2"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1031/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln186_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sub_ln186_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="2"/>
<pin id="281" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln186/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln13_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="and_ln1031_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1031/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln1031_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="16" slack="0"/>
<pin id="296" dir="0" index="2" bw="16" slack="0"/>
<pin id="297" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1031/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln13_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="0"/>
<pin id="304" dir="0" index="2" bw="16" slack="0"/>
<pin id="305" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="ret_V_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="17" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_1/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln1035_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="17" slack="0"/>
<pin id="319" dir="0" index="1" bw="17" slack="2"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="t_V_6_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t_V_6/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="t_V_7_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="2"/>
<pin id="331" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_V_7/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="t_V_10_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="16" slack="0"/>
<pin id="336" dir="0" index="2" bw="16" slack="0"/>
<pin id="337" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_10/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="r_V_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="15" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="0"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="0" index="3" bw="5" slack="0"/>
<pin id="346" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln1669_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="15" slack="0"/>
<pin id="353" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln1019_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="15" slack="0"/>
<pin id="357" dir="0" index="1" bw="15" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln13_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="16" slack="3"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln13_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="0" index="1" bw="5" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="i_7_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln1495_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495_2/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln1495_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495_3/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="ret_V_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln1031_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="17" slack="0"/>
<pin id="394" dir="0" index="1" bw="17" slack="4"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1031_1/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln186_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="0"/>
<pin id="400" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_1/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sub_ln186_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="16" slack="4"/>
<pin id="406" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln186_2/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln13_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_1/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="and_ln1031_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1031_1/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="select_ln1031_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="0"/>
<pin id="421" dir="0" index="2" bw="16" slack="0"/>
<pin id="422" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1031_1/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="m_V_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="0" index="2" bw="16" slack="0"/>
<pin id="430" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_V/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="ret_V_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="17" slack="0"/>
<pin id="436" dir="0" index="1" bw="16" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_3/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln1035_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="17" slack="0"/>
<pin id="444" dir="0" index="1" bw="17" slack="4"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035_1/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="t_V_12_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t_V_12/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="t_V_13_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="4"/>
<pin id="456" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_V_13/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="t_V_14_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="0" index="2" bw="16" slack="0"/>
<pin id="462" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_14/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="r_V_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="15" slack="0"/>
<pin id="468" dir="0" index="1" bw="16" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="0" index="3" bw="5" slack="0"/>
<pin id="471" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_1/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln1669_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="15" slack="0"/>
<pin id="478" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669_1/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln1019_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="15" slack="0"/>
<pin id="482" dir="0" index="1" bw="15" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_1/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="r_V_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="15" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="0" index="3" bw="5" slack="0"/>
<pin id="491" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_2/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln1669_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="15" slack="0"/>
<pin id="498" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669_2/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln1019_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="15" slack="0"/>
<pin id="502" dir="0" index="1" bw="15" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_2/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln42_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="5"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln42_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="15" slack="0"/>
<pin id="513" dir="0" index="1" bw="16" slack="5"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln42_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="4"/>
<pin id="518" dir="0" index="1" bw="5" slack="5"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/6 "/>
</bind>
</comp>

<comp id="520" class="1005" name="i_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="0"/>
<pin id="522" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="527" class="1005" name="conv3_i3_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="conv3_i3 "/>
</bind>
</comp>

<comp id="534" class="1005" name="t_V_1_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="0"/>
<pin id="536" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="541" class="1005" name="a_V_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="0"/>
<pin id="543" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="548" class="1005" name="N_read_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="2"/>
<pin id="550" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="556" class="1005" name="zext_ln42_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="17" slack="2"/>
<pin id="558" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln42 "/>
</bind>
</comp>

<comp id="567" class="1005" name="a_V_1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="1"/>
<pin id="569" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_V_1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="icmp_ln42_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="4"/>
<pin id="575" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="577" class="1005" name="i_8_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="4"/>
<pin id="579" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="582" class="1005" name="trunc_ln11_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="2"/>
<pin id="584" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln11 "/>
</bind>
</comp>

<comp id="589" class="1005" name="i_6_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="0"/>
<pin id="591" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="594" class="1005" name="select_ln13_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="600" class="1005" name="t_V_10_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="t_V_10 "/>
</bind>
</comp>

<comp id="605" class="1005" name="zext_ln1669_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="0"/>
<pin id="607" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1669 "/>
</bind>
</comp>

<comp id="613" class="1005" name="a_V_load_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="16" slack="2"/>
<pin id="615" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="a_V_load "/>
</bind>
</comp>

<comp id="621" class="1005" name="i_7_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="0"/>
<pin id="623" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="626" class="1005" name="m_V_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="0"/>
<pin id="628" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="m_V "/>
</bind>
</comp>

<comp id="632" class="1005" name="t_V_14_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="0"/>
<pin id="634" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="t_V_14 "/>
</bind>
</comp>

<comp id="637" class="1005" name="zext_ln1669_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1669_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="89"><net_src comp="82" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="128"><net_src comp="78" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="179"><net_src comp="129" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="198"><net_src comp="60" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="72" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="66" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="219" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="192" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="103" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="14" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="103" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="82" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="113" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="253" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="113" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="82" pin="4"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="93" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="267" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="272" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="278" pin="2"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="283" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="293" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="82" pin="4"/><net_sink comp="301" pin=2"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="113" pin="4"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="36" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="113" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="10" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="317" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="322" pin="2"/><net_sink comp="333" pin=2"/></net>

<net id="347"><net_src comp="38" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="93" pin="4"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="6" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="354"><net_src comp="341" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="341" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="42" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="122" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="154" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="14" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="154" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="24" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="133" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="164" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="378" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="164" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="133" pin="4"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="144" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="392" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="397" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="403" pin="2"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="408" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="418" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="133" pin="4"/><net_sink comp="426" pin=2"/></net>

<net id="439"><net_src comp="34" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="164" pin="4"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="36" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="164" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="10" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="442" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="453" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="447" pin="2"/><net_sink comp="458" pin=2"/></net>

<net id="472"><net_src comp="38" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="144" pin="4"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="6" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="40" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="479"><net_src comp="466" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="466" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="42" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="38" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="192" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="6" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="40" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="499"><net_src comp="486" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="486" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="42" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="173" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="496" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="523"><net_src comp="44" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="526"><net_src comp="520" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="530"><net_src comp="48" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="533"><net_src comp="527" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="537"><net_src comp="52" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="540"><net_src comp="534" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="544"><net_src comp="56" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="547"><net_src comp="541" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="551"><net_src comp="60" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="554"><net_src comp="548" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="555"><net_src comp="548" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="559"><net_src comp="195" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="562"><net_src comp="556" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="563"><net_src comp="556" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="570"><net_src comp="189" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="576"><net_src comp="225" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="231" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="585"><net_src comp="237" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="247" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="597"><net_src comp="301" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="603"><net_src comp="333" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="608"><net_src comp="351" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="616"><net_src comp="189" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="624"><net_src comp="372" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="629"><net_src comp="426" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="635"><net_src comp="458" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="640"><net_src comp="476" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="144" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mod_exp : y | {1 }
	Port: mod_exp : d | {1 }
	Port: mod_exp : N | {1 }
  - Chain level:
	State 1
		store_ln42 : 1
		store_ln42 : 1
	State 2
		icmp_ln42 : 1
		i_8 : 1
		br_ln42 : 2
		trunc_ln11 : 1
		br_ln43 : 2
	State 3
		icmp_ln13 : 1
		i_6 : 1
		br_ln13 : 2
		zext_ln1495 : 1
		zext_ln1495_1 : 1
		ret_V : 2
		icmp_ln1031 : 3
		add_ln186 : 1
		sub_ln186 : 2
		trunc_ln13 : 1
		and_ln1031 : 4
		select_ln1031 : 4
		select_ln13 : 5
		ret_V_1 : 1
		icmp_ln1035 : 2
		t_V_6 : 1
		t_V_7 : 1
		t_V_10 : 2
		r_V : 1
		zext_ln1669 : 2
		icmp_ln1019 : 2
		br_ln32 : 3
	State 4
		store_ln13 : 1
	State 5
		icmp_ln13_1 : 1
		i_7 : 1
		br_ln13 : 2
		zext_ln1495_2 : 1
		zext_ln1495_3 : 1
		ret_V_2 : 2
		icmp_ln1031_1 : 3
		add_ln186_1 : 1
		sub_ln186_2 : 2
		trunc_ln13_1 : 1
		and_ln1031_1 : 4
		select_ln1031_1 : 4
		m_V : 5
		ret_V_3 : 1
		icmp_ln1035_1 : 2
		t_V_12 : 1
		t_V_13 : 1
		t_V_14 : 2
		r_V_1 : 1
		zext_ln1669_1 : 2
		icmp_ln1019_1 : 2
		br_ln32 : 3
	State 6
		r_V_2 : 1
		zext_ln1669_2 : 2
		icmp_ln1019_2 : 2
		br_ln49 : 3
		store_ln42 : 1
		store_ln42 : 3
		m_V_1 : 4
		ret_ln54 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |       i_8_fu_231       |    0    |    13   |
|          |       i_6_fu_247       |    0    |    13   |
|          |      ret_V_fu_261      |    0    |    23   |
|    add   |    add_ln186_fu_272    |    0    |    23   |
|          |       i_7_fu_372       |    0    |    13   |
|          |     ret_V_2_fu_386     |    0    |    23   |
|          |   add_ln186_1_fu_397   |    0    |    23   |
|----------|------------------------|---------|---------|
|          |    icmp_ln42_fu_225    |    0    |    9    |
|          |    icmp_ln13_fu_241    |    0    |    9    |
|          |   icmp_ln1031_fu_267   |    0    |    13   |
|          |   icmp_ln1035_fu_317   |    0    |    13   |
|   icmp   |   icmp_ln1019_fu_355   |    0    |    12   |
|          |   icmp_ln13_1_fu_366   |    0    |    9    |
|          |  icmp_ln1031_1_fu_392  |    0    |    13   |
|          |  icmp_ln1035_1_fu_442  |    0    |    13   |
|          |  icmp_ln1019_1_fu_480  |    0    |    12   |
|          |  icmp_ln1019_2_fu_500  |    0    |    12   |
|----------|------------------------|---------|---------|
|          |  select_ln1031_fu_293  |    0    |    16   |
|          |   select_ln13_fu_301   |    0    |    16   |
|  select  |      t_V_10_fu_333     |    0    |    16   |
|          | select_ln1031_1_fu_418 |    0    |    16   |
|          |       m_V_fu_426       |    0    |    16   |
|          |      t_V_14_fu_458     |    0    |    16   |
|----------|------------------------|---------|---------|
|          |    sub_ln186_fu_278    |    0    |    23   |
|    sub   |      t_V_7_fu_328      |    0    |    23   |
|          |   sub_ln186_2_fu_403   |    0    |    23   |
|          |      t_V_13_fu_453     |    0    |    23   |
|----------|------------------------|---------|---------|
|    and   |    and_ln1031_fu_287   |    0    |    2    |
|          |   and_ln1031_1_fu_412  |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    N_read_read_fu_60   |    0    |    0    |
|   read   |    d_read_read_fu_66   |    0    |    0    |
|          |    y_read_read_fu_72   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln42_fu_195    |    0    |    0    |
|          |   zext_ln1495_fu_253   |    0    |    0    |
|          |  zext_ln1495_1_fu_257  |    0    |    0    |
|   zext   |   zext_ln1669_fu_351   |    0    |    0    |
|          |  zext_ln1495_2_fu_378  |    0    |    0    |
|          |  zext_ln1495_3_fu_382  |    0    |    0    |
|          |  zext_ln1669_1_fu_476  |    0    |    0    |
|          |  zext_ln1669_2_fu_496  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    trunc_ln11_fu_237   |    0    |    0    |
|   trunc  |    trunc_ln13_fu_283   |    0    |    0    |
|          |   trunc_ln13_1_fu_408  |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|     ret_V_1_fu_309     |    0    |    0    |
|          |     ret_V_3_fu_434     |    0    |    0    |
|----------|------------------------|---------|---------|
|    shl   |      t_V_6_fu_322      |    0    |    0    |
|          |      t_V_12_fu_447     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       r_V_fu_341       |    0    |    0    |
|partselect|      r_V_1_fu_466      |    0    |    0    |
|          |      r_V_2_fu_486      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   438   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    N_read_reg_548   |   16   |
|    a_V_1_reg_567    |   16   |
|   a_V_load_reg_613  |   16   |
|     a_V_reg_541     |   16   |
|   conv3_i3_reg_527  |   16   |
|   empty_15_reg_78   |   16   |
|   empty_16_reg_90   |   16   |
|   empty_18_reg_129  |   16   |
|   empty_19_reg_141  |   16   |
|      i_1_reg_99     |    5   |
|     i_3_reg_150     |    5   |
|     i_6_reg_589     |    5   |
|     i_7_reg_621     |    5   |
|     i_8_reg_577     |    5   |
|      i_reg_520      |    5   |
|  icmp_ln42_reg_573  |    1   |
|    m_V_1_reg_180    |   16   |
|     m_V_reg_626     |   16   |
|p_0_0_0274_ph_reg_119|   16   |
|   p_lcssa1_reg_170  |   16   |
| select_ln13_reg_594 |   16   |
|    t_V_10_reg_600   |   16   |
|    t_V_14_reg_632   |   16   |
|    t_V_1_reg_534    |   16   |
|    t_V_5_reg_161    |   16   |
|     t_V_reg_110     |   16   |
|  trunc_ln11_reg_582 |    1   |
|zext_ln1669_1_reg_637|   16   |
| zext_ln1669_reg_605 |   16   |
|  zext_ln42_reg_556  |   17   |
+---------------------+--------+
|        Total        |   385  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  empty_15_reg_78 |  p0  |   2  |  16  |   32   ||    9    |
| empty_18_reg_129 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   438  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   385  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   385  |   456  |
+-----------+--------+--------+--------+
