
Web_MMS_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000129c8  08000184  08000184  00010184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013d8  08012b4c  08012b4c  00022b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013f24  08013f24  000303d8  2**0
                  CONTENTS
  4 .ARM          00000008  08013f24  08013f24  00023f24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013f2c  08013f2c  000303d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013f2c  08013f2c  00023f2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013f30  08013f30  00023f30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003d8  20000000  08013f34  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007814  200003d8  0801430c  000303d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000804  20007bec  0801430c  00037bec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000303d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003d277  00000000  00000000  00030401  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007cae  00000000  00000000  0006d678  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002470  00000000  00000000  00075328  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002108  00000000  00000000  00077798  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00033c9d  00000000  00000000  000798a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002dcd9  00000000  00000000  000ad53d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f2f21  00000000  00000000  000db216  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001ce137  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009f80  00000000  00000000  001ce1b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	; (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	200003d8 	.word	0x200003d8
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08012b34 	.word	0x08012b34

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	; (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	; (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	200003dc 	.word	0x200003dc
 80001c0:	08012b34 	.word	0x08012b34

080001c4 <strlen>:
 80001c4:	4603      	mov	r3, r0
 80001c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ca:	2a00      	cmp	r2, #0
 80001cc:	d1fb      	bne.n	80001c6 <strlen+0x2>
 80001ce:	1a18      	subs	r0, r3, r0
 80001d0:	3801      	subs	r0, #1
 80001d2:	4770      	bx	lr

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b974 	b.w	80004d4 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	468c      	mov	ip, r1
 800020a:	4604      	mov	r4, r0
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	2b00      	cmp	r3, #0
 8000210:	d14b      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000212:	428a      	cmp	r2, r1
 8000214:	4615      	mov	r5, r2
 8000216:	d967      	bls.n	80002e8 <__udivmoddi4+0xe4>
 8000218:	fab2 f282 	clz	r2, r2
 800021c:	b14a      	cbz	r2, 8000232 <__udivmoddi4+0x2e>
 800021e:	f1c2 0720 	rsb	r7, r2, #32
 8000222:	fa01 f302 	lsl.w	r3, r1, r2
 8000226:	fa20 f707 	lsr.w	r7, r0, r7
 800022a:	4095      	lsls	r5, r2
 800022c:	ea47 0c03 	orr.w	ip, r7, r3
 8000230:	4094      	lsls	r4, r2
 8000232:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000236:	fbbc f7fe 	udiv	r7, ip, lr
 800023a:	fa1f f885 	uxth.w	r8, r5
 800023e:	fb0e c317 	mls	r3, lr, r7, ip
 8000242:	fb07 f908 	mul.w	r9, r7, r8
 8000246:	0c21      	lsrs	r1, r4, #16
 8000248:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800024c:	4599      	cmp	r9, r3
 800024e:	d909      	bls.n	8000264 <__udivmoddi4+0x60>
 8000250:	18eb      	adds	r3, r5, r3
 8000252:	f107 31ff 	add.w	r1, r7, #4294967295
 8000256:	f080 811c 	bcs.w	8000492 <__udivmoddi4+0x28e>
 800025a:	4599      	cmp	r9, r3
 800025c:	f240 8119 	bls.w	8000492 <__udivmoddi4+0x28e>
 8000260:	3f02      	subs	r7, #2
 8000262:	442b      	add	r3, r5
 8000264:	eba3 0309 	sub.w	r3, r3, r9
 8000268:	fbb3 f0fe 	udiv	r0, r3, lr
 800026c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000270:	fb00 f108 	mul.w	r1, r0, r8
 8000274:	b2a4      	uxth	r4, r4
 8000276:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800027a:	42a1      	cmp	r1, r4
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x8e>
 800027e:	192c      	adds	r4, r5, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295
 8000284:	f080 8107 	bcs.w	8000496 <__udivmoddi4+0x292>
 8000288:	42a1      	cmp	r1, r4
 800028a:	f240 8104 	bls.w	8000496 <__udivmoddi4+0x292>
 800028e:	3802      	subs	r0, #2
 8000290:	442c      	add	r4, r5
 8000292:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000296:	2700      	movs	r7, #0
 8000298:	1a64      	subs	r4, r4, r1
 800029a:	b11e      	cbz	r6, 80002a4 <__udivmoddi4+0xa0>
 800029c:	2300      	movs	r3, #0
 800029e:	40d4      	lsrs	r4, r2
 80002a0:	e9c6 4300 	strd	r4, r3, [r6]
 80002a4:	4639      	mov	r1, r7
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xbe>
 80002ae:	2e00      	cmp	r6, #0
 80002b0:	f000 80ec 	beq.w	800048c <__udivmoddi4+0x288>
 80002b4:	2700      	movs	r7, #0
 80002b6:	e9c6 0100 	strd	r0, r1, [r6]
 80002ba:	4638      	mov	r0, r7
 80002bc:	4639      	mov	r1, r7
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f783 	clz	r7, r3
 80002c6:	2f00      	cmp	r7, #0
 80002c8:	d148      	bne.n	800035c <__udivmoddi4+0x158>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd0>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80fb 	bhi.w	80004ca <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469c      	mov	ip, r3
 80002de:	2e00      	cmp	r6, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa0>
 80002e2:	e9c6 4c00 	strd	r4, ip, [r6]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa0>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xe8>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 808f 	bne.w	8000414 <__udivmoddi4+0x210>
 80002f6:	2701      	movs	r7, #1
 80002f8:	1b49      	subs	r1, r1, r5
 80002fa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80002fe:	fa1f f985 	uxth.w	r9, r5
 8000302:	fbb1 fef8 	udiv	lr, r1, r8
 8000306:	fb08 111e 	mls	r1, r8, lr, r1
 800030a:	fb09 f00e 	mul.w	r0, r9, lr
 800030e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000312:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000316:	4298      	cmp	r0, r3
 8000318:	d907      	bls.n	800032a <__udivmoddi4+0x126>
 800031a:	18eb      	adds	r3, r5, r3
 800031c:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x124>
 8000322:	4298      	cmp	r0, r3
 8000324:	f200 80cd 	bhi.w	80004c2 <__udivmoddi4+0x2be>
 8000328:	468e      	mov	lr, r1
 800032a:	1a1b      	subs	r3, r3, r0
 800032c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000330:	fb08 3310 	mls	r3, r8, r0, r3
 8000334:	fb09 f900 	mul.w	r9, r9, r0
 8000338:	b2a4      	uxth	r4, r4
 800033a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800033e:	45a1      	cmp	r9, r4
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x14e>
 8000342:	192c      	adds	r4, r5, r4
 8000344:	f100 33ff 	add.w	r3, r0, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x14c>
 800034a:	45a1      	cmp	r9, r4
 800034c:	f200 80b6 	bhi.w	80004bc <__udivmoddi4+0x2b8>
 8000350:	4618      	mov	r0, r3
 8000352:	eba4 0409 	sub.w	r4, r4, r9
 8000356:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800035a:	e79e      	b.n	800029a <__udivmoddi4+0x96>
 800035c:	f1c7 0520 	rsb	r5, r7, #32
 8000360:	40bb      	lsls	r3, r7
 8000362:	fa22 fc05 	lsr.w	ip, r2, r5
 8000366:	ea4c 0c03 	orr.w	ip, ip, r3
 800036a:	fa21 f405 	lsr.w	r4, r1, r5
 800036e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000372:	fbb4 f9fe 	udiv	r9, r4, lr
 8000376:	fa1f f88c 	uxth.w	r8, ip
 800037a:	fb0e 4419 	mls	r4, lr, r9, r4
 800037e:	fa20 f305 	lsr.w	r3, r0, r5
 8000382:	40b9      	lsls	r1, r7
 8000384:	fb09 fa08 	mul.w	sl, r9, r8
 8000388:	4319      	orrs	r1, r3
 800038a:	0c0b      	lsrs	r3, r1, #16
 800038c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000390:	45a2      	cmp	sl, r4
 8000392:	fa02 f207 	lsl.w	r2, r2, r7
 8000396:	fa00 f307 	lsl.w	r3, r0, r7
 800039a:	d90b      	bls.n	80003b4 <__udivmoddi4+0x1b0>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a4:	f080 8088 	bcs.w	80004b8 <__udivmoddi4+0x2b4>
 80003a8:	45a2      	cmp	sl, r4
 80003aa:	f240 8085 	bls.w	80004b8 <__udivmoddi4+0x2b4>
 80003ae:	f1a9 0902 	sub.w	r9, r9, #2
 80003b2:	4464      	add	r4, ip
 80003b4:	eba4 040a 	sub.w	r4, r4, sl
 80003b8:	fbb4 f0fe 	udiv	r0, r4, lr
 80003bc:	fb0e 4410 	mls	r4, lr, r0, r4
 80003c0:	fb00 fa08 	mul.w	sl, r0, r8
 80003c4:	b289      	uxth	r1, r1
 80003c6:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d908      	bls.n	80003e0 <__udivmoddi4+0x1dc>
 80003ce:	eb1c 0404 	adds.w	r4, ip, r4
 80003d2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003d6:	d26b      	bcs.n	80004b0 <__udivmoddi4+0x2ac>
 80003d8:	45a2      	cmp	sl, r4
 80003da:	d969      	bls.n	80004b0 <__udivmoddi4+0x2ac>
 80003dc:	3802      	subs	r0, #2
 80003de:	4464      	add	r4, ip
 80003e0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003e4:	fba0 8902 	umull	r8, r9, r0, r2
 80003e8:	eba4 040a 	sub.w	r4, r4, sl
 80003ec:	454c      	cmp	r4, r9
 80003ee:	4641      	mov	r1, r8
 80003f0:	46ce      	mov	lr, r9
 80003f2:	d354      	bcc.n	800049e <__udivmoddi4+0x29a>
 80003f4:	d051      	beq.n	800049a <__udivmoddi4+0x296>
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	d069      	beq.n	80004ce <__udivmoddi4+0x2ca>
 80003fa:	1a5a      	subs	r2, r3, r1
 80003fc:	eb64 040e 	sbc.w	r4, r4, lr
 8000400:	fa04 f505 	lsl.w	r5, r4, r5
 8000404:	fa22 f307 	lsr.w	r3, r2, r7
 8000408:	40fc      	lsrs	r4, r7
 800040a:	431d      	orrs	r5, r3
 800040c:	e9c6 5400 	strd	r5, r4, [r6]
 8000410:	2700      	movs	r7, #0
 8000412:	e747      	b.n	80002a4 <__udivmoddi4+0xa0>
 8000414:	4095      	lsls	r5, r2
 8000416:	f1c2 0320 	rsb	r3, r2, #32
 800041a:	fa21 f003 	lsr.w	r0, r1, r3
 800041e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000422:	fbb0 f7f8 	udiv	r7, r0, r8
 8000426:	fa1f f985 	uxth.w	r9, r5
 800042a:	fb08 0017 	mls	r0, r8, r7, r0
 800042e:	fa24 f303 	lsr.w	r3, r4, r3
 8000432:	4091      	lsls	r1, r2
 8000434:	fb07 fc09 	mul.w	ip, r7, r9
 8000438:	430b      	orrs	r3, r1
 800043a:	0c19      	lsrs	r1, r3, #16
 800043c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000440:	458c      	cmp	ip, r1
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d907      	bls.n	8000458 <__udivmoddi4+0x254>
 8000448:	1869      	adds	r1, r5, r1
 800044a:	f107 30ff 	add.w	r0, r7, #4294967295
 800044e:	d231      	bcs.n	80004b4 <__udivmoddi4+0x2b0>
 8000450:	458c      	cmp	ip, r1
 8000452:	d92f      	bls.n	80004b4 <__udivmoddi4+0x2b0>
 8000454:	3f02      	subs	r7, #2
 8000456:	4429      	add	r1, r5
 8000458:	eba1 010c 	sub.w	r1, r1, ip
 800045c:	fbb1 f0f8 	udiv	r0, r1, r8
 8000460:	fb08 1c10 	mls	ip, r8, r0, r1
 8000464:	fb00 fe09 	mul.w	lr, r0, r9
 8000468:	b299      	uxth	r1, r3
 800046a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046e:	458e      	cmp	lr, r1
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x27e>
 8000472:	1869      	adds	r1, r5, r1
 8000474:	f100 33ff 	add.w	r3, r0, #4294967295
 8000478:	d218      	bcs.n	80004ac <__udivmoddi4+0x2a8>
 800047a:	458e      	cmp	lr, r1
 800047c:	d916      	bls.n	80004ac <__udivmoddi4+0x2a8>
 800047e:	3802      	subs	r0, #2
 8000480:	4429      	add	r1, r5
 8000482:	eba1 010e 	sub.w	r1, r1, lr
 8000486:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800048a:	e73a      	b.n	8000302 <__udivmoddi4+0xfe>
 800048c:	4637      	mov	r7, r6
 800048e:	4630      	mov	r0, r6
 8000490:	e708      	b.n	80002a4 <__udivmoddi4+0xa0>
 8000492:	460f      	mov	r7, r1
 8000494:	e6e6      	b.n	8000264 <__udivmoddi4+0x60>
 8000496:	4618      	mov	r0, r3
 8000498:	e6fb      	b.n	8000292 <__udivmoddi4+0x8e>
 800049a:	4543      	cmp	r3, r8
 800049c:	d2ab      	bcs.n	80003f6 <__udivmoddi4+0x1f2>
 800049e:	ebb8 0102 	subs.w	r1, r8, r2
 80004a2:	eb69 020c 	sbc.w	r2, r9, ip
 80004a6:	3801      	subs	r0, #1
 80004a8:	4696      	mov	lr, r2
 80004aa:	e7a4      	b.n	80003f6 <__udivmoddi4+0x1f2>
 80004ac:	4618      	mov	r0, r3
 80004ae:	e7e8      	b.n	8000482 <__udivmoddi4+0x27e>
 80004b0:	4608      	mov	r0, r1
 80004b2:	e795      	b.n	80003e0 <__udivmoddi4+0x1dc>
 80004b4:	4607      	mov	r7, r0
 80004b6:	e7cf      	b.n	8000458 <__udivmoddi4+0x254>
 80004b8:	4681      	mov	r9, r0
 80004ba:	e77b      	b.n	80003b4 <__udivmoddi4+0x1b0>
 80004bc:	3802      	subs	r0, #2
 80004be:	442c      	add	r4, r5
 80004c0:	e747      	b.n	8000352 <__udivmoddi4+0x14e>
 80004c2:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c6:	442b      	add	r3, r5
 80004c8:	e72f      	b.n	800032a <__udivmoddi4+0x126>
 80004ca:	4638      	mov	r0, r7
 80004cc:	e707      	b.n	80002de <__udivmoddi4+0xda>
 80004ce:	4637      	mov	r7, r6
 80004d0:	e6e8      	b.n	80002a4 <__udivmoddi4+0xa0>
 80004d2:	bf00      	nop

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80004dc:	4b04      	ldr	r3, [pc, #16]	; (80004f0 <__NVIC_GetPriorityGrouping+0x18>)
 80004de:	68db      	ldr	r3, [r3, #12]
 80004e0:	0a1b      	lsrs	r3, r3, #8
 80004e2:	f003 0307 	and.w	r3, r3, #7
}
 80004e6:	4618      	mov	r0, r3
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bc80      	pop	{r7}
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop
 80004f0:	e000ed00 	.word	0xe000ed00

080004f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000502:	2b00      	cmp	r3, #0
 8000504:	db0b      	blt.n	800051e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000506:	79fb      	ldrb	r3, [r7, #7]
 8000508:	f003 021f 	and.w	r2, r3, #31
 800050c:	4906      	ldr	r1, [pc, #24]	; (8000528 <__NVIC_EnableIRQ+0x34>)
 800050e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000512:	095b      	lsrs	r3, r3, #5
 8000514:	2001      	movs	r0, #1
 8000516:	fa00 f202 	lsl.w	r2, r0, r2
 800051a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800051e:	bf00      	nop
 8000520:	370c      	adds	r7, #12
 8000522:	46bd      	mov	sp, r7
 8000524:	bc80      	pop	{r7}
 8000526:	4770      	bx	lr
 8000528:	e000e100 	.word	0xe000e100

0800052c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800052c:	b480      	push	{r7}
 800052e:	b083      	sub	sp, #12
 8000530:	af00      	add	r7, sp, #0
 8000532:	4603      	mov	r3, r0
 8000534:	6039      	str	r1, [r7, #0]
 8000536:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800053c:	2b00      	cmp	r3, #0
 800053e:	db0a      	blt.n	8000556 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	b2da      	uxtb	r2, r3
 8000544:	490c      	ldr	r1, [pc, #48]	; (8000578 <__NVIC_SetPriority+0x4c>)
 8000546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800054a:	0112      	lsls	r2, r2, #4
 800054c:	b2d2      	uxtb	r2, r2
 800054e:	440b      	add	r3, r1
 8000550:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000554:	e00a      	b.n	800056c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000556:	683b      	ldr	r3, [r7, #0]
 8000558:	b2da      	uxtb	r2, r3
 800055a:	4908      	ldr	r1, [pc, #32]	; (800057c <__NVIC_SetPriority+0x50>)
 800055c:	79fb      	ldrb	r3, [r7, #7]
 800055e:	f003 030f 	and.w	r3, r3, #15
 8000562:	3b04      	subs	r3, #4
 8000564:	0112      	lsls	r2, r2, #4
 8000566:	b2d2      	uxtb	r2, r2
 8000568:	440b      	add	r3, r1
 800056a:	761a      	strb	r2, [r3, #24]
}
 800056c:	bf00      	nop
 800056e:	370c      	adds	r7, #12
 8000570:	46bd      	mov	sp, r7
 8000572:	bc80      	pop	{r7}
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	e000e100 	.word	0xe000e100
 800057c:	e000ed00 	.word	0xe000ed00

08000580 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000580:	b480      	push	{r7}
 8000582:	b089      	sub	sp, #36	; 0x24
 8000584:	af00      	add	r7, sp, #0
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	f003 0307 	and.w	r3, r3, #7
 8000592:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000594:	69fb      	ldr	r3, [r7, #28]
 8000596:	f1c3 0307 	rsb	r3, r3, #7
 800059a:	2b04      	cmp	r3, #4
 800059c:	bf28      	it	cs
 800059e:	2304      	movcs	r3, #4
 80005a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005a2:	69fb      	ldr	r3, [r7, #28]
 80005a4:	3304      	adds	r3, #4
 80005a6:	2b06      	cmp	r3, #6
 80005a8:	d902      	bls.n	80005b0 <NVIC_EncodePriority+0x30>
 80005aa:	69fb      	ldr	r3, [r7, #28]
 80005ac:	3b03      	subs	r3, #3
 80005ae:	e000      	b.n	80005b2 <NVIC_EncodePriority+0x32>
 80005b0:	2300      	movs	r3, #0
 80005b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005b4:	f04f 32ff 	mov.w	r2, #4294967295
 80005b8:	69bb      	ldr	r3, [r7, #24]
 80005ba:	fa02 f303 	lsl.w	r3, r2, r3
 80005be:	43da      	mvns	r2, r3
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	401a      	ands	r2, r3
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005c8:	f04f 31ff 	mov.w	r1, #4294967295
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	fa01 f303 	lsl.w	r3, r1, r3
 80005d2:	43d9      	mvns	r1, r3
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005d8:	4313      	orrs	r3, r2
         );
}
 80005da:	4618      	mov	r0, r3
 80005dc:	3724      	adds	r7, #36	; 0x24
 80005de:	46bd      	mov	sp, r7
 80005e0:	bc80      	pop	{r7}
 80005e2:	4770      	bx	lr

080005e4 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	f043 0201 	orr.w	r2, r3, #1
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	601a      	str	r2, [r3, #0]
}
 80005f8:	bf00      	nop
 80005fa:	370c      	adds	r7, #12
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bc80      	pop	{r7}
 8000600:	4770      	bx	lr

08000602 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000602:	b480      	push	{r7}
 8000604:	b083      	sub	sp, #12
 8000606:	af00      	add	r7, sp, #0
 8000608:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	601a      	str	r2, [r3, #0]
}
 8000616:	bf00      	nop
 8000618:	370c      	adds	r7, #12
 800061a:	46bd      	mov	sp, r7
 800061c:	bc80      	pop	{r7}
 800061e:	4770      	bx	lr

08000620 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	689b      	ldr	r3, [r3, #8]
 800062e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000632:	f023 0307 	bic.w	r3, r3, #7
 8000636:	683a      	ldr	r2, [r7, #0]
 8000638:	431a      	orrs	r2, r3
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	609a      	str	r2, [r3, #8]
}
 800063e:	bf00      	nop
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	bc80      	pop	{r7}
 8000646:	4770      	bx	lr

08000648 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000648:	b480      	push	{r7}
 800064a:	b083      	sub	sp, #12
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	685b      	ldr	r3, [r3, #4]
 8000656:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	431a      	orrs	r2, r3
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	605a      	str	r2, [r3, #4]
}
 8000662:	bf00      	nop
 8000664:	370c      	adds	r7, #12
 8000666:	46bd      	mov	sp, r7
 8000668:	bc80      	pop	{r7}
 800066a:	4770      	bx	lr

0800066c <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	689b      	ldr	r3, [r3, #8]
 8000678:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	609a      	str	r2, [r3, #8]
}
 8000680:	bf00      	nop
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	bc80      	pop	{r7}
 8000688:	4770      	bx	lr

0800068a <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800068a:	b480      	push	{r7}
 800068c:	b083      	sub	sp, #12
 800068e:	af00      	add	r7, sp, #0
 8000690:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	f06f 0201 	mvn.w	r2, #1
 8000698:	611a      	str	r2, [r3, #16]
}
 800069a:	bf00      	nop
 800069c:	370c      	adds	r7, #12
 800069e:	46bd      	mov	sp, r7
 80006a0:	bc80      	pop	{r7}
 80006a2:	4770      	bx	lr

080006a4 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b083      	sub	sp, #12
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	68db      	ldr	r3, [r3, #12]
 80006b0:	f043 0201 	orr.w	r2, r3, #1
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	60da      	str	r2, [r3, #12]
}
 80006b8:	bf00      	nop
 80006ba:	370c      	adds	r7, #12
 80006bc:	46bd      	mov	sp, r7
 80006be:	bc80      	pop	{r7}
 80006c0:	4770      	bx	lr
	...

080006c4 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b085      	sub	sp, #20
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80006cc:	4b08      	ldr	r3, [pc, #32]	; (80006f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80006ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006d0:	4907      	ldr	r1, [pc, #28]	; (80006f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	4313      	orrs	r3, r2
 80006d6:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80006d8:	4b05      	ldr	r3, [pc, #20]	; (80006f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80006da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4013      	ands	r3, r2
 80006e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80006e2:	68fb      	ldr	r3, [r7, #12]
}
 80006e4:	bf00      	nop
 80006e6:	3714      	adds	r7, #20
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bc80      	pop	{r7}
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	40023800 	.word	0x40023800

080006f4 <HAL_GPIO_EXTI_Callback>:
			adcValue[1], adcValue[2], adcValue[3]);
	CDC_Transmit_FS(buf, strlen(buf));
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{ // Strobe CHK
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin & STROBE0_Pin)
 80006fe:	88fb      	ldrh	r3, [r7, #6]
 8000700:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000704:	2b00      	cmp	r3, #0
 8000706:	d006      	beq.n	8000716 <HAL_GPIO_EXTI_Callback+0x22>
	{
		stb0 = 1;
 8000708:	4b14      	ldr	r3, [pc, #80]	; (800075c <HAL_GPIO_EXTI_Callback+0x68>)
 800070a:	2201      	movs	r2, #1
 800070c:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800070e:	2101      	movs	r1, #1
 8000710:	4813      	ldr	r0, [pc, #76]	; (8000760 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000712:	f003 fd84 	bl	800421e <HAL_GPIO_TogglePin>
	}
	if (GPIO_Pin & STROBE1_Pin)
 8000716:	88fb      	ldrh	r3, [r7, #6]
 8000718:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800071c:	2b00      	cmp	r3, #0
 800071e:	d006      	beq.n	800072e <HAL_GPIO_EXTI_Callback+0x3a>
	{
		stb1 = 1;
 8000720:	4b10      	ldr	r3, [pc, #64]	; (8000764 <HAL_GPIO_EXTI_Callback+0x70>)
 8000722:	2201      	movs	r2, #1
 8000724:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000726:	2180      	movs	r1, #128	; 0x80
 8000728:	480d      	ldr	r0, [pc, #52]	; (8000760 <HAL_GPIO_EXTI_Callback+0x6c>)
 800072a:	f003 fd78 	bl	800421e <HAL_GPIO_TogglePin>
	}
	if (GPIO_Pin == STROBE_CHK_Pin)
 800072e:	88fb      	ldrh	r3, [r7, #6]
 8000730:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000734:	d10d      	bne.n	8000752 <HAL_GPIO_EXTI_Callback+0x5e>
	{
		stb_all = 1;
 8000736:	4b0c      	ldr	r3, [pc, #48]	; (8000768 <HAL_GPIO_EXTI_Callback+0x74>)
 8000738:	2201      	movs	r2, #1
 800073a:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800073c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000740:	4807      	ldr	r0, [pc, #28]	; (8000760 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000742:	f003 fd6c 	bl	800421e <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, SET);
 8000746:	2201      	movs	r2, #1
 8000748:	f44f 7100 	mov.w	r1, #512	; 0x200
 800074c:	4807      	ldr	r0, [pc, #28]	; (800076c <HAL_GPIO_EXTI_Callback+0x78>)
 800074e:	f003 fd4e 	bl	80041ee <HAL_GPIO_WritePin>
	}
}
 8000752:	bf00      	nop
 8000754:	3708      	adds	r7, #8
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	200003fc 	.word	0x200003fc
 8000760:	40020400 	.word	0x40020400
 8000764:	200003fd 	.word	0x200003fd
 8000768:	200003fe 	.word	0x200003fe
 800076c:	40021000 	.word	0x40021000

08000770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000776:	f001 f981 	bl	8001a7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800077a:	f000 f8fd 	bl	8000978 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800077e:	f000 fb23 	bl	8000dc8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000782:	f000 fad3 	bl	8000d2c <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000786:	f000 faa7 	bl	8000cd8 <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 800078a:	f010 f9d7 	bl	8010b3c <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 800078e:	f000 fa0b 	bl	8000ba8 <MX_TIM3_Init>
  MX_ADC1_Init();
 8000792:	f000 f939 	bl	8000a08 <MX_ADC1_Init>
  MX_SDIO_SD_Init();
 8000796:	f000 f9b1 	bl	8000afc <MX_SDIO_SD_Init>
  MX_TIM8_Init();
 800079a:	f000 fa45 	bl	8000c28 <MX_TIM8_Init>
  MX_FATFS_Init();
 800079e:	f009 fd6d 	bl	800a27c <MX_FATFS_Init>
  MX_LWIP_Init();
 80007a2:	f009 fe55 	bl	800a450 <MX_LWIP_Init>
  MX_SPI2_Init();
 80007a6:	f000 f9c9 	bl	8000b3c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM3);
 80007aa:	485f      	ldr	r0, [pc, #380]	; (8000928 <main+0x1b8>)
 80007ac:	f7ff ff7a 	bl	80006a4 <LL_TIM_EnableIT_UPDATE>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_1);
 80007b0:	2100      	movs	r1, #0
 80007b2:	485e      	ldr	r0, [pc, #376]	; (800092c <main+0x1bc>)
 80007b4:	f007 f961 	bl	8007a7a <HAL_TIM_Encoder_Start>
	udp_echoserver_init();
 80007b8:	f001 f8e0 	bl	800197c <udp_echoserver_init>
	int temp = 0;
 80007bc:	2300      	movs	r3, #0
 80007be:	607b      	str	r3, [r7, #4]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	UFlag = 0;
 80007c0:	4b5b      	ldr	r3, [pc, #364]	; (8000930 <main+0x1c0>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	701a      	strb	r2, [r3, #0]
	bFlag = 0;
 80007c6:	4b5b      	ldr	r3, [pc, #364]	; (8000934 <main+0x1c4>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	701a      	strb	r2, [r3, #0]

    /* USER CODE BEGIN 3 */

		//udp_sendto_if(pcb, p, dst_ip, dst_port, netif)
		//udp_recv(pcb, recv, recv_arg)
		MX_LWIP_Process();
 80007cc:	f009 ff72 	bl	800a6b4 <MX_LWIP_Process>
		if (udp_data == 'i')
 80007d0:	4b59      	ldr	r3, [pc, #356]	; (8000938 <main+0x1c8>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	2b69      	cmp	r3, #105	; 0x69
 80007d6:	d10a      	bne.n	80007ee <main+0x7e>
		{
			udp_data = 0;
 80007d8:	4b57      	ldr	r3, [pc, #348]	; (8000938 <main+0x1c8>)
 80007da:	2200      	movs	r2, #0
 80007dc:	701a      	strb	r2, [r3, #0]
			udpIntput = 1;
 80007de:	4b57      	ldr	r3, [pc, #348]	; (800093c <main+0x1cc>)
 80007e0:	2201      	movs	r2, #1
 80007e2:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "INPUT MODE Activated\r\n", 22);
 80007e4:	2116      	movs	r1, #22
 80007e6:	4856      	ldr	r0, [pc, #344]	; (8000940 <main+0x1d0>)
 80007e8:	f010 fbac 	bl	8010f44 <CDC_Transmit_FS>
 80007ec:	e009      	b.n	8000802 <main+0x92>
		}
		else if (udp_data == 's')
 80007ee:	4b52      	ldr	r3, [pc, #328]	; (8000938 <main+0x1c8>)
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	2b73      	cmp	r3, #115	; 0x73
 80007f4:	d105      	bne.n	8000802 <main+0x92>
		{
			udp_data = 0;
 80007f6:	4b50      	ldr	r3, [pc, #320]	; (8000938 <main+0x1c8>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	701a      	strb	r2, [r3, #0]
			udpIntput = 0;
 80007fc:	4b4f      	ldr	r3, [pc, #316]	; (800093c <main+0x1cc>)
 80007fe:	2200      	movs	r2, #0
 8000800:	701a      	strb	r2, [r3, #0]
			//CDC_Transmit_FS((uint8_t*) "INPUT MODE STOP\r\n", 17);
			//CDC_Transmit_FS(encoderTargetCount, 10);
		}
		if (udp_flag)
 8000802:	4b50      	ldr	r3, [pc, #320]	; (8000944 <main+0x1d4>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d008      	beq.n	800081c <main+0xac>
		{
			encoderTargetCount = atoi(&udp_data);
 800080a:	484b      	ldr	r0, [pc, #300]	; (8000938 <main+0x1c8>)
 800080c:	f010 ffda 	bl	80117c4 <atoi>
 8000810:	4602      	mov	r2, r0
 8000812:	4b4d      	ldr	r3, [pc, #308]	; (8000948 <main+0x1d8>)
 8000814:	601a      	str	r2, [r3, #0]
			udp_flag = 0;
 8000816:	4b4b      	ldr	r3, [pc, #300]	; (8000944 <main+0x1d4>)
 8000818:	2200      	movs	r2, #0
 800081a:	701a      	strb	r2, [r3, #0]
		}

		// Status View
		if (UFlag == 1)
 800081c:	4b44      	ldr	r3, [pc, #272]	; (8000930 <main+0x1c0>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b01      	cmp	r3, #1
 8000822:	d118      	bne.n	8000856 <main+0xe6>
		{
			CDC_Transmit_FS((uint8_t*) "Input EncoderTargetCount\r\n", 26);
 8000824:	211a      	movs	r1, #26
 8000826:	4849      	ldr	r0, [pc, #292]	; (800094c <main+0x1dc>)
 8000828:	f010 fb8c 	bl	8010f44 <CDC_Transmit_FS>
			while (!EnterFlag)
 800082c:	bf00      	nop
 800082e:	4b48      	ldr	r3, [pc, #288]	; (8000950 <main+0x1e0>)
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0fb      	beq.n	800082e <main+0xbe>
			{
			}
			EnterFlag = 0;
 8000836:	4b46      	ldr	r3, [pc, #280]	; (8000950 <main+0x1e0>)
 8000838:	2200      	movs	r2, #0
 800083a:	701a      	strb	r2, [r3, #0]
			encoderTargetCount = atoi(URxbuf);
 800083c:	4845      	ldr	r0, [pc, #276]	; (8000954 <main+0x1e4>)
 800083e:	f010 ffc1 	bl	80117c4 <atoi>
 8000842:	4602      	mov	r2, r0
 8000844:	4b40      	ldr	r3, [pc, #256]	; (8000948 <main+0x1d8>)
 8000846:	601a      	str	r2, [r3, #0]
			UFlag = 0;
 8000848:	4b39      	ldr	r3, [pc, #228]	; (8000930 <main+0x1c0>)
 800084a:	2200      	movs	r2, #0
 800084c:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 800084e:	4b39      	ldr	r3, [pc, #228]	; (8000934 <main+0x1c4>)
 8000850:	2200      	movs	r2, #0
 8000852:	701a      	strb	r2, [r3, #0]
 8000854:	e01e      	b.n	8000894 <main+0x124>
		}
		else if (UFlag == 2)
 8000856:	4b36      	ldr	r3, [pc, #216]	; (8000930 <main+0x1c0>)
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	2b02      	cmp	r3, #2
 800085c:	d11a      	bne.n	8000894 <main+0x124>
		{
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 800085e:	4b3a      	ldr	r3, [pc, #232]	; (8000948 <main+0x1d8>)
 8000860:	681a      	ldr	r2, [r3, #0]
					"Auto triggering= %s\r\n", encoderTargetCount,
					(bFlag == true) ? ("Started\r\n") : ("Disabled\r\n"));
 8000862:	4b34      	ldr	r3, [pc, #208]	; (8000934 <main+0x1c4>)
 8000864:	781b      	ldrb	r3, [r3, #0]
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <main+0xfe>
 800086a:	4b3b      	ldr	r3, [pc, #236]	; (8000958 <main+0x1e8>)
 800086c:	e000      	b.n	8000870 <main+0x100>
 800086e:	4b3b      	ldr	r3, [pc, #236]	; (800095c <main+0x1ec>)
 8000870:	493b      	ldr	r1, [pc, #236]	; (8000960 <main+0x1f0>)
 8000872:	483c      	ldr	r0, [pc, #240]	; (8000964 <main+0x1f4>)
 8000874:	f011 f8ce 	bl	8011a14 <siprintf>
			CDC_Transmit_FS(UTxbuf, strlen(UTxbuf));
 8000878:	483a      	ldr	r0, [pc, #232]	; (8000964 <main+0x1f4>)
 800087a:	f7ff fca3 	bl	80001c4 <strlen>
 800087e:	4603      	mov	r3, r0
 8000880:	4619      	mov	r1, r3
 8000882:	4838      	ldr	r0, [pc, #224]	; (8000964 <main+0x1f4>)
 8000884:	f010 fb5e 	bl	8010f44 <CDC_Transmit_FS>
			UFlag = 0;
 8000888:	4b29      	ldr	r3, [pc, #164]	; (8000930 <main+0x1c0>)
 800088a:	2200      	movs	r2, #0
 800088c:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 800088e:	4b29      	ldr	r3, [pc, #164]	; (8000934 <main+0x1c4>)
 8000890:	2200      	movs	r2, #0
 8000892:	701a      	strb	r2, [r3, #0]
		}

		// ENCODER Counting
		if ((A_PLS_CNT % 2) == 1)
 8000894:	4b34      	ldr	r3, [pc, #208]	; (8000968 <main+0x1f8>)
 8000896:	f9b3 3000 	ldrsh.w	r3, [r3]
 800089a:	2b00      	cmp	r3, #0
 800089c:	f003 0301 	and.w	r3, r3, #1
 80008a0:	bfb8      	it	lt
 80008a2:	425b      	neglt	r3, r3
 80008a4:	b21b      	sxth	r3, r3
 80008a6:	2b01      	cmp	r3, #1
 80008a8:	d105      	bne.n	80008b6 <main+0x146>
		{
			HAL_GPIO_WritePin(ENCODER_Z_GPIO_Port, ENCODER_A_Pin, SET);
 80008aa:	2201      	movs	r2, #1
 80008ac:	2140      	movs	r1, #64	; 0x40
 80008ae:	482f      	ldr	r0, [pc, #188]	; (800096c <main+0x1fc>)
 80008b0:	f003 fc9d 	bl	80041ee <HAL_GPIO_WritePin>
 80008b4:	e004      	b.n	80008c0 <main+0x150>
		}
		else
		{
			HAL_GPIO_WritePin(ENCODER_Z_GPIO_Port, ENCODER_A_Pin, RESET);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2140      	movs	r1, #64	; 0x40
 80008ba:	482c      	ldr	r0, [pc, #176]	; (800096c <main+0x1fc>)
 80008bc:	f003 fc97 	bl	80041ee <HAL_GPIO_WritePin>
		}

		// AUTO MODE
		if (bFlag == 1)
 80008c0:	4b1c      	ldr	r3, [pc, #112]	; (8000934 <main+0x1c4>)
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d081      	beq.n	80007cc <main+0x5c>
		{
			A_PLS_CNT = TIM8->CNT;
 80008c8:	4b29      	ldr	r3, [pc, #164]	; (8000970 <main+0x200>)
 80008ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008cc:	b21a      	sxth	r2, r3
 80008ce:	4b26      	ldr	r3, [pc, #152]	; (8000968 <main+0x1f8>)
 80008d0:	801a      	strh	r2, [r3, #0]

			if (A_PLS_CNT >= encoderTargetCount)
 80008d2:	4b25      	ldr	r3, [pc, #148]	; (8000968 <main+0x1f8>)
 80008d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008d8:	461a      	mov	r2, r3
 80008da:	4b1b      	ldr	r3, [pc, #108]	; (8000948 <main+0x1d8>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	429a      	cmp	r2, r3
 80008e0:	db14      	blt.n	800090c <main+0x19c>
			{
				TIM8->CNT = 0;
 80008e2:	4b23      	ldr	r3, [pc, #140]	; (8000970 <main+0x200>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	625a      	str	r2, [r3, #36]	; 0x24
				HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 80008e8:	2201      	movs	r2, #1
 80008ea:	2110      	movs	r1, #16
 80008ec:	481f      	ldr	r0, [pc, #124]	; (800096c <main+0x1fc>)
 80008ee:	f003 fc7e 	bl	80041ee <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 80008f2:	2200      	movs	r2, #0
 80008f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008f8:	481e      	ldr	r0, [pc, #120]	; (8000974 <main+0x204>)
 80008fa:	f003 fc78 	bl	80041ee <HAL_GPIO_WritePin>
				LL_TIM_ClearFlag_UPDATE(TIM3);
 80008fe:	480a      	ldr	r0, [pc, #40]	; (8000928 <main+0x1b8>)
 8000900:	f7ff fec3 	bl	800068a <LL_TIM_ClearFlag_UPDATE>
				LL_TIM_EnableCounter(TIM3);
 8000904:	4808      	ldr	r0, [pc, #32]	; (8000928 <main+0x1b8>)
 8000906:	f7ff fe6d 	bl	80005e4 <LL_TIM_EnableCounter>
 800090a:	e75f      	b.n	80007cc <main+0x5c>
			}
			else if (A_PLS_CNT <= 0)	//else if (flag == 1)
 800090c:	4b16      	ldr	r3, [pc, #88]	; (8000968 <main+0x1f8>)
 800090e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000912:	2b00      	cmp	r3, #0
 8000914:	f73f af5a 	bgt.w	80007cc <main+0x5c>
			{
				A_PLS_CNT = 0;
 8000918:	4b13      	ldr	r3, [pc, #76]	; (8000968 <main+0x1f8>)
 800091a:	2200      	movs	r2, #0
 800091c:	801a      	strh	r2, [r3, #0]
				//B_PLS_CNT = 0;
				TIM8->CNT = 0;
 800091e:	4b14      	ldr	r3, [pc, #80]	; (8000970 <main+0x200>)
 8000920:	2200      	movs	r2, #0
 8000922:	625a      	str	r2, [r3, #36]	; 0x24
		MX_LWIP_Process();
 8000924:	e752      	b.n	80007cc <main+0x5c>
 8000926:	bf00      	nop
 8000928:	40000400 	.word	0x40000400
 800092c:	200006c8 	.word	0x200006c8
 8000930:	200003fa 	.word	0x200003fa
 8000934:	200003f4 	.word	0x200003f4
 8000938:	20000a29 	.word	0x20000a29
 800093c:	200003ff 	.word	0x200003ff
 8000940:	08012b70 	.word	0x08012b70
 8000944:	20000a28 	.word	0x20000a28
 8000948:	20000000 	.word	0x20000000
 800094c:	08012b88 	.word	0x08012b88
 8000950:	200003fb 	.word	0x200003fb
 8000954:	200072c8 	.word	0x200072c8
 8000958:	08012ba4 	.word	0x08012ba4
 800095c:	08012bb0 	.word	0x08012bb0
 8000960:	08012bbc 	.word	0x08012bbc
 8000964:	20000548 	.word	0x20000548
 8000968:	200003f6 	.word	0x200003f6
 800096c:	40021800 	.word	0x40021800
 8000970:	40010400 	.word	0x40010400
 8000974:	40021000 	.word	0x40021000

08000978 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b092      	sub	sp, #72	; 0x48
 800097c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800097e:	f107 0318 	add.w	r3, r7, #24
 8000982:	2230      	movs	r2, #48	; 0x30
 8000984:	2100      	movs	r1, #0
 8000986:	4618      	mov	r0, r3
 8000988:	f010 ff6e 	bl	8011868 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800098c:	1d3b      	adds	r3, r7, #4
 800098e:	2200      	movs	r2, #0
 8000990:	601a      	str	r2, [r3, #0]
 8000992:	605a      	str	r2, [r3, #4]
 8000994:	609a      	str	r2, [r3, #8]
 8000996:	60da      	str	r2, [r3, #12]
 8000998:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800099a:	2302      	movs	r3, #2
 800099c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800099e:	2301      	movs	r3, #1
 80009a0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009a2:	2310      	movs	r3, #16
 80009a4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009a6:	2302      	movs	r3, #2
 80009a8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009aa:	2300      	movs	r3, #0
 80009ac:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 13;
 80009ae:	230d      	movs	r3, #13
 80009b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 195;
 80009b2:	23c3      	movs	r3, #195	; 0xc3
 80009b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009b6:	2302      	movs	r3, #2
 80009b8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80009ba:	2305      	movs	r3, #5
 80009bc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009be:	f107 0318 	add.w	r3, r7, #24
 80009c2:	4618      	mov	r0, r3
 80009c4:	f004 fdb8 	bl	8005538 <HAL_RCC_OscConfig>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80009ce:	f000 fb15 	bl	8000ffc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009d2:	230f      	movs	r3, #15
 80009d4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009d6:	2302      	movs	r3, #2
 80009d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009da:	2300      	movs	r3, #0
 80009dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009de:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80009e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009e8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80009ea:	1d3b      	adds	r3, r7, #4
 80009ec:	2103      	movs	r1, #3
 80009ee:	4618      	mov	r0, r3
 80009f0:	f005 f80c 	bl	8005a0c <HAL_RCC_ClockConfig>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <SystemClock_Config+0x86>
  {
    Error_Handler();
 80009fa:	f000 faff 	bl	8000ffc <Error_Handler>
  }
}
 80009fe:	bf00      	nop
 8000a00:	3748      	adds	r7, #72	; 0x48
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
	...

08000a08 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a0e:	463b      	mov	r3, r7
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
 8000a16:	609a      	str	r2, [r3, #8]
 8000a18:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000a1a:	4b35      	ldr	r3, [pc, #212]	; (8000af0 <MX_ADC1_Init+0xe8>)
 8000a1c:	4a35      	ldr	r2, [pc, #212]	; (8000af4 <MX_ADC1_Init+0xec>)
 8000a1e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000a20:	4b33      	ldr	r3, [pc, #204]	; (8000af0 <MX_ADC1_Init+0xe8>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8000a26:	4b32      	ldr	r3, [pc, #200]	; (8000af0 <MX_ADC1_Init+0xe8>)
 8000a28:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000a2c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000a2e:	4b30      	ldr	r3, [pc, #192]	; (8000af0 <MX_ADC1_Init+0xe8>)
 8000a30:	2201      	movs	r2, #1
 8000a32:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a34:	4b2e      	ldr	r3, [pc, #184]	; (8000af0 <MX_ADC1_Init+0xe8>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a3a:	4b2d      	ldr	r3, [pc, #180]	; (8000af0 <MX_ADC1_Init+0xe8>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	621a      	str	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a40:	4b2b      	ldr	r3, [pc, #172]	; (8000af0 <MX_ADC1_Init+0xe8>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a46:	4b2a      	ldr	r3, [pc, #168]	; (8000af0 <MX_ADC1_Init+0xe8>)
 8000a48:	4a2b      	ldr	r2, [pc, #172]	; (8000af8 <MX_ADC1_Init+0xf0>)
 8000a4a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a4c:	4b28      	ldr	r3, [pc, #160]	; (8000af0 <MX_ADC1_Init+0xe8>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8000a52:	4b27      	ldr	r3, [pc, #156]	; (8000af0 <MX_ADC1_Init+0xe8>)
 8000a54:	2204      	movs	r2, #4
 8000a56:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a58:	4b25      	ldr	r3, [pc, #148]	; (8000af0 <MX_ADC1_Init+0xe8>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a5e:	4b24      	ldr	r3, [pc, #144]	; (8000af0 <MX_ADC1_Init+0xe8>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a64:	4822      	ldr	r0, [pc, #136]	; (8000af0 <MX_ADC1_Init+0xe8>)
 8000a66:	f001 f899 	bl	8001b9c <HAL_ADC_Init>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000a70:	f000 fac4 	bl	8000ffc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000a74:	2303      	movs	r3, #3
 8000a76:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a80:	463b      	mov	r3, r7
 8000a82:	4619      	mov	r1, r3
 8000a84:	481a      	ldr	r0, [pc, #104]	; (8000af0 <MX_ADC1_Init+0xe8>)
 8000a86:	f001 fa29 	bl	8001edc <HAL_ADC_ConfigChannel>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000a90:	f000 fab4 	bl	8000ffc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000a94:	2304      	movs	r3, #4
 8000a96:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a9c:	463b      	mov	r3, r7
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4813      	ldr	r0, [pc, #76]	; (8000af0 <MX_ADC1_Init+0xe8>)
 8000aa2:	f001 fa1b 	bl	8001edc <HAL_ADC_ConfigChannel>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8000aac:	f000 faa6 	bl	8000ffc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000ab0:	2305      	movs	r3, #5
 8000ab2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000ab4:	2303      	movs	r3, #3
 8000ab6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ab8:	463b      	mov	r3, r7
 8000aba:	4619      	mov	r1, r3
 8000abc:	480c      	ldr	r0, [pc, #48]	; (8000af0 <MX_ADC1_Init+0xe8>)
 8000abe:	f001 fa0d 	bl	8001edc <HAL_ADC_ConfigChannel>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8000ac8:	f000 fa98 	bl	8000ffc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000acc:	2306      	movs	r3, #6
 8000ace:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000ad0:	2304      	movs	r3, #4
 8000ad2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ad4:	463b      	mov	r3, r7
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4805      	ldr	r0, [pc, #20]	; (8000af0 <MX_ADC1_Init+0xe8>)
 8000ada:	f001 f9ff 	bl	8001edc <HAL_ADC_ConfigChannel>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000ae4:	f000 fa8a 	bl	8000ffc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ae8:	bf00      	nop
 8000aea:	3710      	adds	r7, #16
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	200007a8 	.word	0x200007a8
 8000af4:	40012000 	.word	0x40012000
 8000af8:	0f000001 	.word	0x0f000001

08000afc <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000b00:	4b0c      	ldr	r3, [pc, #48]	; (8000b34 <MX_SDIO_SD_Init+0x38>)
 8000b02:	4a0d      	ldr	r2, [pc, #52]	; (8000b38 <MX_SDIO_SD_Init+0x3c>)
 8000b04:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000b06:	4b0b      	ldr	r3, [pc, #44]	; (8000b34 <MX_SDIO_SD_Init+0x38>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000b0c:	4b09      	ldr	r3, [pc, #36]	; (8000b34 <MX_SDIO_SD_Init+0x38>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000b12:	4b08      	ldr	r3, [pc, #32]	; (8000b34 <MX_SDIO_SD_Init+0x38>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000b18:	4b06      	ldr	r3, [pc, #24]	; (8000b34 <MX_SDIO_SD_Init+0x38>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000b1e:	4b05      	ldr	r3, [pc, #20]	; (8000b34 <MX_SDIO_SD_Init+0x38>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 1;
 8000b24:	4b03      	ldr	r3, [pc, #12]	; (8000b34 <MX_SDIO_SD_Init+0x38>)
 8000b26:	2201      	movs	r2, #1
 8000b28:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000b2a:	bf00      	nop
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bc80      	pop	{r7}
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	200008b0 	.word	0x200008b0
 8000b38:	40012c00 	.word	0x40012c00

08000b3c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000b40:	4b17      	ldr	r3, [pc, #92]	; (8000ba0 <MX_SPI2_Init+0x64>)
 8000b42:	4a18      	ldr	r2, [pc, #96]	; (8000ba4 <MX_SPI2_Init+0x68>)
 8000b44:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000b46:	4b16      	ldr	r3, [pc, #88]	; (8000ba0 <MX_SPI2_Init+0x64>)
 8000b48:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b4c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000b4e:	4b14      	ldr	r3, [pc, #80]	; (8000ba0 <MX_SPI2_Init+0x64>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b54:	4b12      	ldr	r3, [pc, #72]	; (8000ba0 <MX_SPI2_Init+0x64>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b5a:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <MX_SPI2_Init+0x64>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b60:	4b0f      	ldr	r3, [pc, #60]	; (8000ba0 <MX_SPI2_Init+0x64>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000b66:	4b0e      	ldr	r3, [pc, #56]	; (8000ba0 <MX_SPI2_Init+0x64>)
 8000b68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b6c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <MX_SPI2_Init+0x64>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b74:	4b0a      	ldr	r3, [pc, #40]	; (8000ba0 <MX_SPI2_Init+0x64>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b7a:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <MX_SPI2_Init+0x64>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b80:	4b07      	ldr	r3, [pc, #28]	; (8000ba0 <MX_SPI2_Init+0x64>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000b86:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <MX_SPI2_Init+0x64>)
 8000b88:	220a      	movs	r2, #10
 8000b8a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b8c:	4804      	ldr	r0, [pc, #16]	; (8000ba0 <MX_SPI2_Init+0x64>)
 8000b8e:	f006 fd61 	bl	8007654 <HAL_SPI_Init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000b98:	f000 fa30 	bl	8000ffc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000b9c:	bf00      	nop
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	20000670 	.word	0x20000670
 8000ba4:	40003800 	.word	0x40003800

08000ba8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000bae:	1d3b      	adds	r3, r7, #4
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	605a      	str	r2, [r3, #4]
 8000bb6:	609a      	str	r2, [r3, #8]
 8000bb8:	60da      	str	r2, [r3, #12]
 8000bba:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8000bbc:	2002      	movs	r0, #2
 8000bbe:	f7ff fd81 	bl	80006c4 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000bc2:	f7ff fc89 	bl	80004d8 <__NVIC_GetPriorityGrouping>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2200      	movs	r2, #0
 8000bca:	2100      	movs	r1, #0
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f7ff fcd7 	bl	8000580 <NVIC_EncodePriority>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	201d      	movs	r0, #29
 8000bd8:	f7ff fca8 	bl	800052c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 8000bdc:	201d      	movs	r0, #29
 8000bde:	f7ff fc89 	bl	80004f4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 5999;
 8000be2:	f241 736f 	movw	r3, #5999	; 0x176f
 8000be6:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000be8:	2300      	movs	r3, #0
 8000bea:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 44;
 8000bec:	232c      	movs	r3, #44	; 0x2c
 8000bee:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8000bf4:	1d3b      	adds	r3, r7, #4
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	480a      	ldr	r0, [pc, #40]	; (8000c24 <MX_TIM3_Init+0x7c>)
 8000bfa:	f007 ffef 	bl	8008bdc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8000bfe:	4809      	ldr	r0, [pc, #36]	; (8000c24 <MX_TIM3_Init+0x7c>)
 8000c00:	f7ff fcff 	bl	8000602 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8000c04:	2100      	movs	r1, #0
 8000c06:	4807      	ldr	r0, [pc, #28]	; (8000c24 <MX_TIM3_Init+0x7c>)
 8000c08:	f7ff fd0a 	bl	8000620 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	4805      	ldr	r0, [pc, #20]	; (8000c24 <MX_TIM3_Init+0x7c>)
 8000c10:	f7ff fd1a 	bl	8000648 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8000c14:	4803      	ldr	r0, [pc, #12]	; (8000c24 <MX_TIM3_Init+0x7c>)
 8000c16:	f7ff fd29 	bl	800066c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000c1a:	bf00      	nop
 8000c1c:	3718      	adds	r7, #24
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	40000400 	.word	0x40000400

08000c28 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b08c      	sub	sp, #48	; 0x30
 8000c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000c2e:	f107 030c 	add.w	r3, r7, #12
 8000c32:	2224      	movs	r2, #36	; 0x24
 8000c34:	2100      	movs	r1, #0
 8000c36:	4618      	mov	r0, r3
 8000c38:	f010 fe16 	bl	8011868 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c3c:	1d3b      	adds	r3, r7, #4
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000c44:	4b22      	ldr	r3, [pc, #136]	; (8000cd0 <MX_TIM8_Init+0xa8>)
 8000c46:	4a23      	ldr	r2, [pc, #140]	; (8000cd4 <MX_TIM8_Init+0xac>)
 8000c48:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000c4a:	4b21      	ldr	r3, [pc, #132]	; (8000cd0 <MX_TIM8_Init+0xa8>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c50:	4b1f      	ldr	r3, [pc, #124]	; (8000cd0 <MX_TIM8_Init+0xa8>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8000c56:	4b1e      	ldr	r3, [pc, #120]	; (8000cd0 <MX_TIM8_Init+0xa8>)
 8000c58:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c5c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c5e:	4b1c      	ldr	r3, [pc, #112]	; (8000cd0 <MX_TIM8_Init+0xa8>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000c64:	4b1a      	ldr	r3, [pc, #104]	; (8000cd0 <MX_TIM8_Init+0xa8>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c6a:	4b19      	ldr	r3, [pc, #100]	; (8000cd0 <MX_TIM8_Init+0xa8>)
 8000c6c:	2280      	movs	r2, #128	; 0x80
 8000c6e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000c70:	2301      	movs	r3, #1
 8000c72:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000c74:	2300      	movs	r3, #0
 8000c76:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000c80:	2300      	movs	r3, #0
 8000c82:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000c84:	2300      	movs	r3, #0
 8000c86:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000c90:	2300      	movs	r3, #0
 8000c92:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8000c94:	f107 030c 	add.w	r3, r7, #12
 8000c98:	4619      	mov	r1, r3
 8000c9a:	480d      	ldr	r0, [pc, #52]	; (8000cd0 <MX_TIM8_Init+0xa8>)
 8000c9c:	f006 fe5b 	bl	8007956 <HAL_TIM_Encoder_Init>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8000ca6:	f000 f9a9 	bl	8000ffc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000caa:	2300      	movs	r3, #0
 8000cac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000cb2:	1d3b      	adds	r3, r7, #4
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4806      	ldr	r0, [pc, #24]	; (8000cd0 <MX_TIM8_Init+0xa8>)
 8000cb8:	f006 ffd8 	bl	8007c6c <HAL_TIMEx_MasterConfigSynchronization>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8000cc2:	f000 f99b 	bl	8000ffc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8000cc6:	bf00      	nop
 8000cc8:	3730      	adds	r7, #48	; 0x30
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	200006c8 	.word	0x200006c8
 8000cd4:	40010400 	.word	0x40010400

08000cd8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000cdc:	4b11      	ldr	r3, [pc, #68]	; (8000d24 <MX_USART3_UART_Init+0x4c>)
 8000cde:	4a12      	ldr	r2, [pc, #72]	; (8000d28 <MX_USART3_UART_Init+0x50>)
 8000ce0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000ce2:	4b10      	ldr	r3, [pc, #64]	; (8000d24 <MX_USART3_UART_Init+0x4c>)
 8000ce4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ce8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000cea:	4b0e      	ldr	r3, [pc, #56]	; (8000d24 <MX_USART3_UART_Init+0x4c>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000cf0:	4b0c      	ldr	r3, [pc, #48]	; (8000d24 <MX_USART3_UART_Init+0x4c>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000cf6:	4b0b      	ldr	r3, [pc, #44]	; (8000d24 <MX_USART3_UART_Init+0x4c>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000cfc:	4b09      	ldr	r3, [pc, #36]	; (8000d24 <MX_USART3_UART_Init+0x4c>)
 8000cfe:	220c      	movs	r2, #12
 8000d00:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d02:	4b08      	ldr	r3, [pc, #32]	; (8000d24 <MX_USART3_UART_Init+0x4c>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d08:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <MX_USART3_UART_Init+0x4c>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d0e:	4805      	ldr	r0, [pc, #20]	; (8000d24 <MX_USART3_UART_Init+0x4c>)
 8000d10:	f006 fff0 	bl	8007cf4 <HAL_UART_Init>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000d1a:	f000 f96f 	bl	8000ffc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	20000708 	.word	0x20000708
 8000d28:	40004800 	.word	0x40004800

08000d2c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	607b      	str	r3, [r7, #4]
 8000d36:	4b23      	ldr	r3, [pc, #140]	; (8000dc4 <MX_DMA_Init+0x98>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3a:	4a22      	ldr	r2, [pc, #136]	; (8000dc4 <MX_DMA_Init+0x98>)
 8000d3c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d40:	6313      	str	r3, [r2, #48]	; 0x30
 8000d42:	4b20      	ldr	r3, [pc, #128]	; (8000dc4 <MX_DMA_Init+0x98>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d4a:	607b      	str	r3, [r7, #4]
 8000d4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	603b      	str	r3, [r7, #0]
 8000d52:	4b1c      	ldr	r3, [pc, #112]	; (8000dc4 <MX_DMA_Init+0x98>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d56:	4a1b      	ldr	r2, [pc, #108]	; (8000dc4 <MX_DMA_Init+0x98>)
 8000d58:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d5e:	4b19      	ldr	r3, [pc, #100]	; (8000dc4 <MX_DMA_Init+0x98>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d62:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d66:	603b      	str	r3, [r7, #0]
 8000d68:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	200e      	movs	r0, #14
 8000d70:	f001 fbb9 	bl	80024e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000d74:	200e      	movs	r0, #14
 8000d76:	f001 fbd2 	bl	800251e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	200f      	movs	r0, #15
 8000d80:	f001 fbb1 	bl	80024e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000d84:	200f      	movs	r0, #15
 8000d86:	f001 fbca 	bl	800251e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	2038      	movs	r0, #56	; 0x38
 8000d90:	f001 fba9 	bl	80024e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000d94:	2038      	movs	r0, #56	; 0x38
 8000d96:	f001 fbc2 	bl	800251e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	203b      	movs	r0, #59	; 0x3b
 8000da0:	f001 fba1 	bl	80024e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000da4:	203b      	movs	r0, #59	; 0x3b
 8000da6:	f001 fbba 	bl	800251e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000daa:	2200      	movs	r2, #0
 8000dac:	2100      	movs	r1, #0
 8000dae:	2045      	movs	r0, #69	; 0x45
 8000db0:	f001 fb99 	bl	80024e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000db4:	2045      	movs	r0, #69	; 0x45
 8000db6:	f001 fbb2 	bl	800251e <HAL_NVIC_EnableIRQ>

}
 8000dba:	bf00      	nop
 8000dbc:	3708      	adds	r7, #8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	40023800 	.word	0x40023800

08000dc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b08e      	sub	sp, #56	; 0x38
 8000dcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	601a      	str	r2, [r3, #0]
 8000dd6:	605a      	str	r2, [r3, #4]
 8000dd8:	609a      	str	r2, [r3, #8]
 8000dda:	60da      	str	r2, [r3, #12]
 8000ddc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dde:	2300      	movs	r3, #0
 8000de0:	623b      	str	r3, [r7, #32]
 8000de2:	4b80      	ldr	r3, [pc, #512]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de6:	4a7f      	ldr	r2, [pc, #508]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000de8:	f043 0304 	orr.w	r3, r3, #4
 8000dec:	6313      	str	r3, [r2, #48]	; 0x30
 8000dee:	4b7d      	ldr	r3, [pc, #500]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df2:	f003 0304 	and.w	r3, r3, #4
 8000df6:	623b      	str	r3, [r7, #32]
 8000df8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61fb      	str	r3, [r7, #28]
 8000dfe:	4b79      	ldr	r3, [pc, #484]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e02:	4a78      	ldr	r2, [pc, #480]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e08:	6313      	str	r3, [r2, #48]	; 0x30
 8000e0a:	4b76      	ldr	r3, [pc, #472]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e12:	61fb      	str	r3, [r7, #28]
 8000e14:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e16:	2300      	movs	r3, #0
 8000e18:	61bb      	str	r3, [r7, #24]
 8000e1a:	4b72      	ldr	r3, [pc, #456]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e1e:	4a71      	ldr	r2, [pc, #452]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e20:	f043 0301 	orr.w	r3, r3, #1
 8000e24:	6313      	str	r3, [r2, #48]	; 0x30
 8000e26:	4b6f      	ldr	r3, [pc, #444]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2a:	f003 0301 	and.w	r3, r3, #1
 8000e2e:	61bb      	str	r3, [r7, #24]
 8000e30:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	617b      	str	r3, [r7, #20]
 8000e36:	4b6b      	ldr	r3, [pc, #428]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e3a:	4a6a      	ldr	r2, [pc, #424]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e3c:	f043 0302 	orr.w	r3, r3, #2
 8000e40:	6313      	str	r3, [r2, #48]	; 0x30
 8000e42:	4b68      	ldr	r3, [pc, #416]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e46:	f003 0302 	and.w	r3, r3, #2
 8000e4a:	617b      	str	r3, [r7, #20]
 8000e4c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	613b      	str	r3, [r7, #16]
 8000e52:	4b64      	ldr	r3, [pc, #400]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e56:	4a63      	ldr	r2, [pc, #396]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e58:	f043 0320 	orr.w	r3, r3, #32
 8000e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e5e:	4b61      	ldr	r3, [pc, #388]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e62:	f003 0320 	and.w	r3, r3, #32
 8000e66:	613b      	str	r3, [r7, #16]
 8000e68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	60fb      	str	r3, [r7, #12]
 8000e6e:	4b5d      	ldr	r3, [pc, #372]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e72:	4a5c      	ldr	r2, [pc, #368]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e74:	f043 0310 	orr.w	r3, r3, #16
 8000e78:	6313      	str	r3, [r2, #48]	; 0x30
 8000e7a:	4b5a      	ldr	r3, [pc, #360]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7e:	f003 0310 	and.w	r3, r3, #16
 8000e82:	60fb      	str	r3, [r7, #12]
 8000e84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e86:	2300      	movs	r3, #0
 8000e88:	60bb      	str	r3, [r7, #8]
 8000e8a:	4b56      	ldr	r3, [pc, #344]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8e:	4a55      	ldr	r2, [pc, #340]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e90:	f043 0308 	orr.w	r3, r3, #8
 8000e94:	6313      	str	r3, [r2, #48]	; 0x30
 8000e96:	4b53      	ldr	r3, [pc, #332]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9a:	f003 0308 	and.w	r3, r3, #8
 8000e9e:	60bb      	str	r3, [r7, #8]
 8000ea0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	607b      	str	r3, [r7, #4]
 8000ea6:	4b4f      	ldr	r3, [pc, #316]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eaa:	4a4e      	ldr	r2, [pc, #312]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000eac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000eb2:	4b4c      	ldr	r3, [pc, #304]	; (8000fe4 <MX_GPIO_Init+0x21c>)
 8000eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000eba:	607b      	str	r3, [r7, #4]
 8000ebc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	f244 0181 	movw	r1, #16513	; 0x4081
 8000ec4:	4848      	ldr	r0, [pc, #288]	; (8000fe8 <MX_GPIO_Init+0x220>)
 8000ec6:	f003 f992 	bl	80041ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PWRCHECK_GPIO_Port, PWRCHECK_Pin, GPIO_PIN_RESET);
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ed0:	4846      	ldr	r0, [pc, #280]	; (8000fec <MX_GPIO_Init+0x224>)
 8000ed2:	f003 f98c 	bl	80041ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000edc:	4844      	ldr	r0, [pc, #272]	; (8000ff0 <MX_GPIO_Init+0x228>)
 8000ede:	f003 f986 	bl	80041ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, SIG_SHUTTER_Pin|SIG_AUTOFOCUS_Pin|USB_PowerSW_Pin|ENCODER_Z_Pin
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	f245 7170 	movw	r1, #22384	; 0x5770
 8000ee8:	4842      	ldr	r0, [pc, #264]	; (8000ff4 <MX_GPIO_Init+0x22c>)
 8000eea:	f003 f980 	bl	80041ee <HAL_GPIO_WritePin>
                          |CS0_Pin|CS1_Pin|CS2_Pin|CS3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000eee:	f244 0381 	movw	r3, #16513	; 0x4081
 8000ef2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000efc:	2303      	movs	r3, #3
 8000efe:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f04:	4619      	mov	r1, r3
 8000f06:	4838      	ldr	r0, [pc, #224]	; (8000fe8 <MX_GPIO_Init+0x220>)
 8000f08:	f002 ffbc 	bl	8003e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PWRCHECK_Pin */
  GPIO_InitStruct.Pin = PWRCHECK_Pin;
 8000f0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f12:	2301      	movs	r3, #1
 8000f14:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(PWRCHECK_GPIO_Port, &GPIO_InitStruct);
 8000f1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f22:	4619      	mov	r1, r3
 8000f24:	4831      	ldr	r0, [pc, #196]	; (8000fec <MX_GPIO_Init+0x224>)
 8000f26:	f002 ffad 	bl	8003e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : STROBE_DRV_Pin */
  GPIO_InitStruct.Pin = STROBE_DRV_Pin;
 8000f2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f2e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f30:	2301      	movs	r3, #1
 8000f32:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f34:	2300      	movs	r3, #0
 8000f36:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f38:	2303      	movs	r3, #3
 8000f3a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(STROBE_DRV_GPIO_Port, &GPIO_InitStruct);
 8000f3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f40:	4619      	mov	r1, r3
 8000f42:	482b      	ldr	r0, [pc, #172]	; (8000ff0 <MX_GPIO_Init+0x228>)
 8000f44:	f002 ff9e 	bl	8003e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : STROBE0_Pin STROBE1_Pin STROBE2_Pin STROBE3_Pin
                           STROBE_CHK_Pin */
  GPIO_InitStruct.Pin = STROBE0_Pin|STROBE1_Pin|STROBE2_Pin|STROBE3_Pin
 8000f48:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8000f4c:	627b      	str	r3, [r7, #36]	; 0x24
                          |STROBE_CHK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f4e:	4b2a      	ldr	r3, [pc, #168]	; (8000ff8 <MX_GPIO_Init+0x230>)
 8000f50:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f52:	2300      	movs	r3, #0
 8000f54:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	4824      	ldr	r0, [pc, #144]	; (8000ff0 <MX_GPIO_Init+0x228>)
 8000f5e:	f002 ff91 	bl	8003e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : CardDetect_Pin */
  GPIO_InitStruct.Pin = CardDetect_Pin;
 8000f62:	2304      	movs	r3, #4
 8000f64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f66:	2300      	movs	r3, #0
 8000f68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CardDetect_GPIO_Port, &GPIO_InitStruct);
 8000f6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f72:	4619      	mov	r1, r3
 8000f74:	481f      	ldr	r0, [pc, #124]	; (8000ff4 <MX_GPIO_Init+0x22c>)
 8000f76:	f002 ff85 	bl	8003e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : SIG_SHUTTER_Pin */
  GPIO_InitStruct.Pin = SIG_SHUTTER_Pin;
 8000f7a:	2310      	movs	r3, #16
 8000f7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f82:	2300      	movs	r3, #0
 8000f84:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f86:	2303      	movs	r3, #3
 8000f88:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SIG_SHUTTER_GPIO_Port, &GPIO_InitStruct);
 8000f8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f8e:	4619      	mov	r1, r3
 8000f90:	4818      	ldr	r0, [pc, #96]	; (8000ff4 <MX_GPIO_Init+0x22c>)
 8000f92:	f002 ff77 	bl	8003e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : SIG_AUTOFOCUS_Pin USB_PowerSW_Pin ENCODER_Z_Pin CS0_Pin
                           CS1_Pin CS2_Pin CS3_Pin */
  GPIO_InitStruct.Pin = SIG_AUTOFOCUS_Pin|USB_PowerSW_Pin|ENCODER_Z_Pin|CS0_Pin
 8000f96:	f245 7360 	movw	r3, #22368	; 0x5760
 8000f9a:	627b      	str	r3, [r7, #36]	; 0x24
                          |CS1_Pin|CS2_Pin|CS3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000fa8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fac:	4619      	mov	r1, r3
 8000fae:	4811      	ldr	r0, [pc, #68]	; (8000ff4 <MX_GPIO_Init+0x22c>)
 8000fb0:	f002 ff68 	bl	8003e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000fb4:	2380      	movs	r3, #128	; 0x80
 8000fb6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000fc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	480b      	ldr	r0, [pc, #44]	; (8000ff4 <MX_GPIO_Init+0x22c>)
 8000fc8:	f002 ff5c 	bl	8003e84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2100      	movs	r1, #0
 8000fd0:	2028      	movs	r0, #40	; 0x28
 8000fd2:	f001 fa88 	bl	80024e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000fd6:	2028      	movs	r0, #40	; 0x28
 8000fd8:	f001 faa1 	bl	800251e <HAL_NVIC_EnableIRQ>

}
 8000fdc:	bf00      	nop
 8000fde:	3738      	adds	r7, #56	; 0x38
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	40023800 	.word	0x40023800
 8000fe8:	40020400 	.word	0x40020400
 8000fec:	40021400 	.word	0x40021400
 8000ff0:	40021000 	.word	0x40021000
 8000ff4:	40021800 	.word	0x40021800
 8000ff8:	10110000 	.word	0x10110000

08000ffc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	bc80      	pop	{r7}
 8001006:	4770      	bx	lr

08001008 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	607b      	str	r3, [r7, #4]
 8001012:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <HAL_MspInit+0x48>)
 8001014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001016:	4a0e      	ldr	r2, [pc, #56]	; (8001050 <HAL_MspInit+0x48>)
 8001018:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800101c:	6453      	str	r3, [r2, #68]	; 0x44
 800101e:	4b0c      	ldr	r3, [pc, #48]	; (8001050 <HAL_MspInit+0x48>)
 8001020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001022:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001026:	607b      	str	r3, [r7, #4]
 8001028:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	603b      	str	r3, [r7, #0]
 800102e:	4b08      	ldr	r3, [pc, #32]	; (8001050 <HAL_MspInit+0x48>)
 8001030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001032:	4a07      	ldr	r2, [pc, #28]	; (8001050 <HAL_MspInit+0x48>)
 8001034:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001038:	6413      	str	r3, [r2, #64]	; 0x40
 800103a:	4b05      	ldr	r3, [pc, #20]	; (8001050 <HAL_MspInit+0x48>)
 800103c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001042:	603b      	str	r3, [r7, #0]
 8001044:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001046:	bf00      	nop
 8001048:	370c      	adds	r7, #12
 800104a:	46bd      	mov	sp, r7
 800104c:	bc80      	pop	{r7}
 800104e:	4770      	bx	lr
 8001050:	40023800 	.word	0x40023800

08001054 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b08a      	sub	sp, #40	; 0x28
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105c:	f107 0314 	add.w	r3, r7, #20
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	60da      	str	r2, [r3, #12]
 800106a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a33      	ldr	r2, [pc, #204]	; (8001140 <HAL_ADC_MspInit+0xec>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d15f      	bne.n	8001136 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	613b      	str	r3, [r7, #16]
 800107a:	4b32      	ldr	r3, [pc, #200]	; (8001144 <HAL_ADC_MspInit+0xf0>)
 800107c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800107e:	4a31      	ldr	r2, [pc, #196]	; (8001144 <HAL_ADC_MspInit+0xf0>)
 8001080:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001084:	6453      	str	r3, [r2, #68]	; 0x44
 8001086:	4b2f      	ldr	r3, [pc, #188]	; (8001144 <HAL_ADC_MspInit+0xf0>)
 8001088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800108a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800108e:	613b      	str	r3, [r7, #16]
 8001090:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001092:	2300      	movs	r3, #0
 8001094:	60fb      	str	r3, [r7, #12]
 8001096:	4b2b      	ldr	r3, [pc, #172]	; (8001144 <HAL_ADC_MspInit+0xf0>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109a:	4a2a      	ldr	r2, [pc, #168]	; (8001144 <HAL_ADC_MspInit+0xf0>)
 800109c:	f043 0301 	orr.w	r3, r3, #1
 80010a0:	6313      	str	r3, [r2, #48]	; 0x30
 80010a2:	4b28      	ldr	r3, [pc, #160]	; (8001144 <HAL_ADC_MspInit+0xf0>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin|CDS3_Pin;
 80010ae:	2378      	movs	r3, #120	; 0x78
 80010b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b2:	2303      	movs	r3, #3
 80010b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ba:	f107 0314 	add.w	r3, r7, #20
 80010be:	4619      	mov	r1, r3
 80010c0:	4821      	ldr	r0, [pc, #132]	; (8001148 <HAL_ADC_MspInit+0xf4>)
 80010c2:	f002 fedf 	bl	8003e84 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80010c6:	4b21      	ldr	r3, [pc, #132]	; (800114c <HAL_ADC_MspInit+0xf8>)
 80010c8:	4a21      	ldr	r2, [pc, #132]	; (8001150 <HAL_ADC_MspInit+0xfc>)
 80010ca:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80010cc:	4b1f      	ldr	r3, [pc, #124]	; (800114c <HAL_ADC_MspInit+0xf8>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010d2:	4b1e      	ldr	r3, [pc, #120]	; (800114c <HAL_ADC_MspInit+0xf8>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80010d8:	4b1c      	ldr	r3, [pc, #112]	; (800114c <HAL_ADC_MspInit+0xf8>)
 80010da:	2200      	movs	r2, #0
 80010dc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80010de:	4b1b      	ldr	r3, [pc, #108]	; (800114c <HAL_ADC_MspInit+0xf8>)
 80010e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010e4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80010e6:	4b19      	ldr	r3, [pc, #100]	; (800114c <HAL_ADC_MspInit+0xf8>)
 80010e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010ec:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80010ee:	4b17      	ldr	r3, [pc, #92]	; (800114c <HAL_ADC_MspInit+0xf8>)
 80010f0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010f4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80010f6:	4b15      	ldr	r3, [pc, #84]	; (800114c <HAL_ADC_MspInit+0xf8>)
 80010f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010fc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010fe:	4b13      	ldr	r3, [pc, #76]	; (800114c <HAL_ADC_MspInit+0xf8>)
 8001100:	2200      	movs	r2, #0
 8001102:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001104:	4b11      	ldr	r3, [pc, #68]	; (800114c <HAL_ADC_MspInit+0xf8>)
 8001106:	2200      	movs	r2, #0
 8001108:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800110a:	4810      	ldr	r0, [pc, #64]	; (800114c <HAL_ADC_MspInit+0xf8>)
 800110c:	f001 fa22 	bl	8002554 <HAL_DMA_Init>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001116:	f7ff ff71 	bl	8000ffc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a0b      	ldr	r2, [pc, #44]	; (800114c <HAL_ADC_MspInit+0xf8>)
 800111e:	639a      	str	r2, [r3, #56]	; 0x38
 8001120:	4a0a      	ldr	r2, [pc, #40]	; (800114c <HAL_ADC_MspInit+0xf8>)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001126:	2200      	movs	r2, #0
 8001128:	2100      	movs	r1, #0
 800112a:	2012      	movs	r0, #18
 800112c:	f001 f9db 	bl	80024e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001130:	2012      	movs	r0, #18
 8001132:	f001 f9f4 	bl	800251e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001136:	bf00      	nop
 8001138:	3728      	adds	r7, #40	; 0x28
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40012000 	.word	0x40012000
 8001144:	40023800 	.word	0x40023800
 8001148:	40020000 	.word	0x40020000
 800114c:	200007f0 	.word	0x200007f0
 8001150:	40026410 	.word	0x40026410

08001154 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b08a      	sub	sp, #40	; 0x28
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
 800116a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a70      	ldr	r2, [pc, #448]	; (8001334 <HAL_SD_MspInit+0x1e0>)
 8001172:	4293      	cmp	r3, r2
 8001174:	f040 80da 	bne.w	800132c <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001178:	2300      	movs	r3, #0
 800117a:	613b      	str	r3, [r7, #16]
 800117c:	4b6e      	ldr	r3, [pc, #440]	; (8001338 <HAL_SD_MspInit+0x1e4>)
 800117e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001180:	4a6d      	ldr	r2, [pc, #436]	; (8001338 <HAL_SD_MspInit+0x1e4>)
 8001182:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001186:	6453      	str	r3, [r2, #68]	; 0x44
 8001188:	4b6b      	ldr	r3, [pc, #428]	; (8001338 <HAL_SD_MspInit+0x1e4>)
 800118a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800118c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001190:	613b      	str	r3, [r7, #16]
 8001192:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	4b67      	ldr	r3, [pc, #412]	; (8001338 <HAL_SD_MspInit+0x1e4>)
 800119a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119c:	4a66      	ldr	r2, [pc, #408]	; (8001338 <HAL_SD_MspInit+0x1e4>)
 800119e:	f043 0304 	orr.w	r3, r3, #4
 80011a2:	6313      	str	r3, [r2, #48]	; 0x30
 80011a4:	4b64      	ldr	r3, [pc, #400]	; (8001338 <HAL_SD_MspInit+0x1e4>)
 80011a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a8:	f003 0304 	and.w	r3, r3, #4
 80011ac:	60fb      	str	r3, [r7, #12]
 80011ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011b0:	2300      	movs	r3, #0
 80011b2:	60bb      	str	r3, [r7, #8]
 80011b4:	4b60      	ldr	r3, [pc, #384]	; (8001338 <HAL_SD_MspInit+0x1e4>)
 80011b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b8:	4a5f      	ldr	r2, [pc, #380]	; (8001338 <HAL_SD_MspInit+0x1e4>)
 80011ba:	f043 0308 	orr.w	r3, r3, #8
 80011be:	6313      	str	r3, [r2, #48]	; 0x30
 80011c0:	4b5d      	ldr	r3, [pc, #372]	; (8001338 <HAL_SD_MspInit+0x1e4>)
 80011c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c4:	f003 0308 	and.w	r3, r3, #8
 80011c8:	60bb      	str	r3, [r7, #8]
 80011ca:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80011cc:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80011d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d2:	2302      	movs	r3, #2
 80011d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011d6:	2301      	movs	r3, #1
 80011d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011da:	2303      	movs	r3, #3
 80011dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80011de:	230c      	movs	r3, #12
 80011e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011e2:	f107 0314 	add.w	r3, r7, #20
 80011e6:	4619      	mov	r1, r3
 80011e8:	4854      	ldr	r0, [pc, #336]	; (800133c <HAL_SD_MspInit+0x1e8>)
 80011ea:	f002 fe4b 	bl	8003e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80011ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f4:	2302      	movs	r3, #2
 80011f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011fc:	2303      	movs	r3, #3
 80011fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001200:	230c      	movs	r3, #12
 8001202:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001204:	f107 0314 	add.w	r3, r7, #20
 8001208:	4619      	mov	r1, r3
 800120a:	484c      	ldr	r0, [pc, #304]	; (800133c <HAL_SD_MspInit+0x1e8>)
 800120c:	f002 fe3a 	bl	8003e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001210:	2304      	movs	r3, #4
 8001212:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001214:	2302      	movs	r3, #2
 8001216:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001218:	2301      	movs	r3, #1
 800121a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800121c:	2303      	movs	r3, #3
 800121e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001220:	230c      	movs	r3, #12
 8001222:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001224:	f107 0314 	add.w	r3, r7, #20
 8001228:	4619      	mov	r1, r3
 800122a:	4845      	ldr	r0, [pc, #276]	; (8001340 <HAL_SD_MspInit+0x1ec>)
 800122c:	f002 fe2a 	bl	8003e84 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001230:	4b44      	ldr	r3, [pc, #272]	; (8001344 <HAL_SD_MspInit+0x1f0>)
 8001232:	4a45      	ldr	r2, [pc, #276]	; (8001348 <HAL_SD_MspInit+0x1f4>)
 8001234:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001236:	4b43      	ldr	r3, [pc, #268]	; (8001344 <HAL_SD_MspInit+0x1f0>)
 8001238:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800123c:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800123e:	4b41      	ldr	r3, [pc, #260]	; (8001344 <HAL_SD_MspInit+0x1f0>)
 8001240:	2200      	movs	r2, #0
 8001242:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001244:	4b3f      	ldr	r3, [pc, #252]	; (8001344 <HAL_SD_MspInit+0x1f0>)
 8001246:	2200      	movs	r2, #0
 8001248:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800124a:	4b3e      	ldr	r3, [pc, #248]	; (8001344 <HAL_SD_MspInit+0x1f0>)
 800124c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001250:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001252:	4b3c      	ldr	r3, [pc, #240]	; (8001344 <HAL_SD_MspInit+0x1f0>)
 8001254:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001258:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800125a:	4b3a      	ldr	r3, [pc, #232]	; (8001344 <HAL_SD_MspInit+0x1f0>)
 800125c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001260:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001262:	4b38      	ldr	r3, [pc, #224]	; (8001344 <HAL_SD_MspInit+0x1f0>)
 8001264:	2220      	movs	r2, #32
 8001266:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001268:	4b36      	ldr	r3, [pc, #216]	; (8001344 <HAL_SD_MspInit+0x1f0>)
 800126a:	2200      	movs	r2, #0
 800126c:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800126e:	4b35      	ldr	r3, [pc, #212]	; (8001344 <HAL_SD_MspInit+0x1f0>)
 8001270:	2204      	movs	r2, #4
 8001272:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001274:	4b33      	ldr	r3, [pc, #204]	; (8001344 <HAL_SD_MspInit+0x1f0>)
 8001276:	2203      	movs	r2, #3
 8001278:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800127a:	4b32      	ldr	r3, [pc, #200]	; (8001344 <HAL_SD_MspInit+0x1f0>)
 800127c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001280:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001282:	4b30      	ldr	r3, [pc, #192]	; (8001344 <HAL_SD_MspInit+0x1f0>)
 8001284:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001288:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800128a:	482e      	ldr	r0, [pc, #184]	; (8001344 <HAL_SD_MspInit+0x1f0>)
 800128c:	f001 f962 	bl	8002554 <HAL_DMA_Init>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8001296:	f7ff feb1 	bl	8000ffc <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4a29      	ldr	r2, [pc, #164]	; (8001344 <HAL_SD_MspInit+0x1f0>)
 800129e:	641a      	str	r2, [r3, #64]	; 0x40
 80012a0:	4a28      	ldr	r2, [pc, #160]	; (8001344 <HAL_SD_MspInit+0x1f0>)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80012a6:	4b29      	ldr	r3, [pc, #164]	; (800134c <HAL_SD_MspInit+0x1f8>)
 80012a8:	4a29      	ldr	r2, [pc, #164]	; (8001350 <HAL_SD_MspInit+0x1fc>)
 80012aa:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80012ac:	4b27      	ldr	r3, [pc, #156]	; (800134c <HAL_SD_MspInit+0x1f8>)
 80012ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012b2:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012b4:	4b25      	ldr	r3, [pc, #148]	; (800134c <HAL_SD_MspInit+0x1f8>)
 80012b6:	2240      	movs	r2, #64	; 0x40
 80012b8:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012ba:	4b24      	ldr	r3, [pc, #144]	; (800134c <HAL_SD_MspInit+0x1f8>)
 80012bc:	2200      	movs	r2, #0
 80012be:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80012c0:	4b22      	ldr	r3, [pc, #136]	; (800134c <HAL_SD_MspInit+0x1f8>)
 80012c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012c6:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80012c8:	4b20      	ldr	r3, [pc, #128]	; (800134c <HAL_SD_MspInit+0x1f8>)
 80012ca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012ce:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80012d0:	4b1e      	ldr	r3, [pc, #120]	; (800134c <HAL_SD_MspInit+0x1f8>)
 80012d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012d6:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80012d8:	4b1c      	ldr	r3, [pc, #112]	; (800134c <HAL_SD_MspInit+0x1f8>)
 80012da:	2220      	movs	r2, #32
 80012dc:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012de:	4b1b      	ldr	r3, [pc, #108]	; (800134c <HAL_SD_MspInit+0x1f8>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80012e4:	4b19      	ldr	r3, [pc, #100]	; (800134c <HAL_SD_MspInit+0x1f8>)
 80012e6:	2204      	movs	r2, #4
 80012e8:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80012ea:	4b18      	ldr	r3, [pc, #96]	; (800134c <HAL_SD_MspInit+0x1f8>)
 80012ec:	2203      	movs	r2, #3
 80012ee:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80012f0:	4b16      	ldr	r3, [pc, #88]	; (800134c <HAL_SD_MspInit+0x1f8>)
 80012f2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80012f6:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80012f8:	4b14      	ldr	r3, [pc, #80]	; (800134c <HAL_SD_MspInit+0x1f8>)
 80012fa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80012fe:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001300:	4812      	ldr	r0, [pc, #72]	; (800134c <HAL_SD_MspInit+0x1f8>)
 8001302:	f001 f927 	bl	8002554 <HAL_DMA_Init>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 800130c:	f7ff fe76 	bl	8000ffc <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	4a0e      	ldr	r2, [pc, #56]	; (800134c <HAL_SD_MspInit+0x1f8>)
 8001314:	63da      	str	r2, [r3, #60]	; 0x3c
 8001316:	4a0d      	ldr	r2, [pc, #52]	; (800134c <HAL_SD_MspInit+0x1f8>)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800131c:	2200      	movs	r2, #0
 800131e:	2100      	movs	r1, #0
 8001320:	2031      	movs	r0, #49	; 0x31
 8001322:	f001 f8e0 	bl	80024e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001326:	2031      	movs	r0, #49	; 0x31
 8001328:	f001 f8f9 	bl	800251e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800132c:	bf00      	nop
 800132e:	3728      	adds	r7, #40	; 0x28
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40012c00 	.word	0x40012c00
 8001338:	40023800 	.word	0x40023800
 800133c:	40020800 	.word	0x40020800
 8001340:	40020c00 	.word	0x40020c00
 8001344:	20000610 	.word	0x20000610
 8001348:	40026458 	.word	0x40026458
 800134c:	20000850 	.word	0x20000850
 8001350:	400264a0 	.word	0x400264a0

08001354 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b08a      	sub	sp, #40	; 0x28
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135c:	f107 0314 	add.w	r3, r7, #20
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]
 8001368:	60da      	str	r2, [r3, #12]
 800136a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a5a      	ldr	r2, [pc, #360]	; (80014dc <HAL_SPI_MspInit+0x188>)
 8001372:	4293      	cmp	r3, r2
 8001374:	f040 80ad 	bne.w	80014d2 <HAL_SPI_MspInit+0x17e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001378:	2300      	movs	r3, #0
 800137a:	613b      	str	r3, [r7, #16]
 800137c:	4b58      	ldr	r3, [pc, #352]	; (80014e0 <HAL_SPI_MspInit+0x18c>)
 800137e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001380:	4a57      	ldr	r2, [pc, #348]	; (80014e0 <HAL_SPI_MspInit+0x18c>)
 8001382:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001386:	6413      	str	r3, [r2, #64]	; 0x40
 8001388:	4b55      	ldr	r3, [pc, #340]	; (80014e0 <HAL_SPI_MspInit+0x18c>)
 800138a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001390:	613b      	str	r3, [r7, #16]
 8001392:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001394:	2300      	movs	r3, #0
 8001396:	60fb      	str	r3, [r7, #12]
 8001398:	4b51      	ldr	r3, [pc, #324]	; (80014e0 <HAL_SPI_MspInit+0x18c>)
 800139a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139c:	4a50      	ldr	r2, [pc, #320]	; (80014e0 <HAL_SPI_MspInit+0x18c>)
 800139e:	f043 0304 	orr.w	r3, r3, #4
 80013a2:	6313      	str	r3, [r2, #48]	; 0x30
 80013a4:	4b4e      	ldr	r3, [pc, #312]	; (80014e0 <HAL_SPI_MspInit+0x18c>)
 80013a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a8:	f003 0304 	and.w	r3, r3, #4
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b0:	2300      	movs	r3, #0
 80013b2:	60bb      	str	r3, [r7, #8]
 80013b4:	4b4a      	ldr	r3, [pc, #296]	; (80014e0 <HAL_SPI_MspInit+0x18c>)
 80013b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b8:	4a49      	ldr	r2, [pc, #292]	; (80014e0 <HAL_SPI_MspInit+0x18c>)
 80013ba:	f043 0302 	orr.w	r3, r3, #2
 80013be:	6313      	str	r3, [r2, #48]	; 0x30
 80013c0:	4b47      	ldr	r3, [pc, #284]	; (80014e0 <HAL_SPI_MspInit+0x18c>)
 80013c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c4:	f003 0302 	and.w	r3, r3, #2
 80013c8:	60bb      	str	r3, [r7, #8]
 80013ca:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80013cc:	230c      	movs	r3, #12
 80013ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d0:	2302      	movs	r3, #2
 80013d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d8:	2303      	movs	r3, #3
 80013da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013dc:	2305      	movs	r3, #5
 80013de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013e0:	f107 0314 	add.w	r3, r7, #20
 80013e4:	4619      	mov	r1, r3
 80013e6:	483f      	ldr	r0, [pc, #252]	; (80014e4 <HAL_SPI_MspInit+0x190>)
 80013e8:	f002 fd4c 	bl	8003e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f2:	2302      	movs	r3, #2
 80013f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f6:	2300      	movs	r3, #0
 80013f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013fa:	2303      	movs	r3, #3
 80013fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013fe:	2305      	movs	r3, #5
 8001400:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001402:	f107 0314 	add.w	r3, r7, #20
 8001406:	4619      	mov	r1, r3
 8001408:	4837      	ldr	r0, [pc, #220]	; (80014e8 <HAL_SPI_MspInit+0x194>)
 800140a:	f002 fd3b 	bl	8003e84 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800140e:	4b37      	ldr	r3, [pc, #220]	; (80014ec <HAL_SPI_MspInit+0x198>)
 8001410:	4a37      	ldr	r2, [pc, #220]	; (80014f0 <HAL_SPI_MspInit+0x19c>)
 8001412:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001414:	4b35      	ldr	r3, [pc, #212]	; (80014ec <HAL_SPI_MspInit+0x198>)
 8001416:	2200      	movs	r2, #0
 8001418:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800141a:	4b34      	ldr	r3, [pc, #208]	; (80014ec <HAL_SPI_MspInit+0x198>)
 800141c:	2200      	movs	r2, #0
 800141e:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001420:	4b32      	ldr	r3, [pc, #200]	; (80014ec <HAL_SPI_MspInit+0x198>)
 8001422:	2200      	movs	r2, #0
 8001424:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001426:	4b31      	ldr	r3, [pc, #196]	; (80014ec <HAL_SPI_MspInit+0x198>)
 8001428:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800142c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800142e:	4b2f      	ldr	r3, [pc, #188]	; (80014ec <HAL_SPI_MspInit+0x198>)
 8001430:	2200      	movs	r2, #0
 8001432:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001434:	4b2d      	ldr	r3, [pc, #180]	; (80014ec <HAL_SPI_MspInit+0x198>)
 8001436:	2200      	movs	r2, #0
 8001438:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800143a:	4b2c      	ldr	r3, [pc, #176]	; (80014ec <HAL_SPI_MspInit+0x198>)
 800143c:	2200      	movs	r2, #0
 800143e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001440:	4b2a      	ldr	r3, [pc, #168]	; (80014ec <HAL_SPI_MspInit+0x198>)
 8001442:	2200      	movs	r2, #0
 8001444:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001446:	4b29      	ldr	r3, [pc, #164]	; (80014ec <HAL_SPI_MspInit+0x198>)
 8001448:	2200      	movs	r2, #0
 800144a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800144c:	4827      	ldr	r0, [pc, #156]	; (80014ec <HAL_SPI_MspInit+0x198>)
 800144e:	f001 f881 	bl	8002554 <HAL_DMA_Init>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 8001458:	f7ff fdd0 	bl	8000ffc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	4a23      	ldr	r2, [pc, #140]	; (80014ec <HAL_SPI_MspInit+0x198>)
 8001460:	64da      	str	r2, [r3, #76]	; 0x4c
 8001462:	4a22      	ldr	r2, [pc, #136]	; (80014ec <HAL_SPI_MspInit+0x198>)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001468:	4b22      	ldr	r3, [pc, #136]	; (80014f4 <HAL_SPI_MspInit+0x1a0>)
 800146a:	4a23      	ldr	r2, [pc, #140]	; (80014f8 <HAL_SPI_MspInit+0x1a4>)
 800146c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800146e:	4b21      	ldr	r3, [pc, #132]	; (80014f4 <HAL_SPI_MspInit+0x1a0>)
 8001470:	2200      	movs	r2, #0
 8001472:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001474:	4b1f      	ldr	r3, [pc, #124]	; (80014f4 <HAL_SPI_MspInit+0x1a0>)
 8001476:	2240      	movs	r2, #64	; 0x40
 8001478:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800147a:	4b1e      	ldr	r3, [pc, #120]	; (80014f4 <HAL_SPI_MspInit+0x1a0>)
 800147c:	2200      	movs	r2, #0
 800147e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001480:	4b1c      	ldr	r3, [pc, #112]	; (80014f4 <HAL_SPI_MspInit+0x1a0>)
 8001482:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001486:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001488:	4b1a      	ldr	r3, [pc, #104]	; (80014f4 <HAL_SPI_MspInit+0x1a0>)
 800148a:	2200      	movs	r2, #0
 800148c:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800148e:	4b19      	ldr	r3, [pc, #100]	; (80014f4 <HAL_SPI_MspInit+0x1a0>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001494:	4b17      	ldr	r3, [pc, #92]	; (80014f4 <HAL_SPI_MspInit+0x1a0>)
 8001496:	2200      	movs	r2, #0
 8001498:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800149a:	4b16      	ldr	r3, [pc, #88]	; (80014f4 <HAL_SPI_MspInit+0x1a0>)
 800149c:	2200      	movs	r2, #0
 800149e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014a0:	4b14      	ldr	r3, [pc, #80]	; (80014f4 <HAL_SPI_MspInit+0x1a0>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80014a6:	4813      	ldr	r0, [pc, #76]	; (80014f4 <HAL_SPI_MspInit+0x1a0>)
 80014a8:	f001 f854 	bl	8002554 <HAL_DMA_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <HAL_SPI_MspInit+0x162>
    {
      Error_Handler();
 80014b2:	f7ff fda3 	bl	8000ffc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4a0e      	ldr	r2, [pc, #56]	; (80014f4 <HAL_SPI_MspInit+0x1a0>)
 80014ba:	649a      	str	r2, [r3, #72]	; 0x48
 80014bc:	4a0d      	ldr	r2, [pc, #52]	; (80014f4 <HAL_SPI_MspInit+0x1a0>)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80014c2:	2200      	movs	r2, #0
 80014c4:	2100      	movs	r1, #0
 80014c6:	2024      	movs	r0, #36	; 0x24
 80014c8:	f001 f80d 	bl	80024e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80014cc:	2024      	movs	r0, #36	; 0x24
 80014ce:	f001 f826 	bl	800251e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80014d2:	bf00      	nop
 80014d4:	3728      	adds	r7, #40	; 0x28
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40003800 	.word	0x40003800
 80014e0:	40023800 	.word	0x40023800
 80014e4:	40020800 	.word	0x40020800
 80014e8:	40020400 	.word	0x40020400
 80014ec:	20000748 	.word	0x20000748
 80014f0:	40026058 	.word	0x40026058
 80014f4:	200009b8 	.word	0x200009b8
 80014f8:	40026070 	.word	0x40026070

080014fc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b08a      	sub	sp, #40	; 0x28
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001504:	f107 0314 	add.w	r3, r7, #20
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	605a      	str	r2, [r3, #4]
 800150e:	609a      	str	r2, [r3, #8]
 8001510:	60da      	str	r2, [r3, #12]
 8001512:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a19      	ldr	r2, [pc, #100]	; (8001580 <HAL_TIM_Encoder_MspInit+0x84>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d12b      	bne.n	8001576 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	613b      	str	r3, [r7, #16]
 8001522:	4b18      	ldr	r3, [pc, #96]	; (8001584 <HAL_TIM_Encoder_MspInit+0x88>)
 8001524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001526:	4a17      	ldr	r2, [pc, #92]	; (8001584 <HAL_TIM_Encoder_MspInit+0x88>)
 8001528:	f043 0302 	orr.w	r3, r3, #2
 800152c:	6453      	str	r3, [r2, #68]	; 0x44
 800152e:	4b15      	ldr	r3, [pc, #84]	; (8001584 <HAL_TIM_Encoder_MspInit+0x88>)
 8001530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001532:	f003 0302 	and.w	r3, r3, #2
 8001536:	613b      	str	r3, [r7, #16]
 8001538:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	60fb      	str	r3, [r7, #12]
 800153e:	4b11      	ldr	r3, [pc, #68]	; (8001584 <HAL_TIM_Encoder_MspInit+0x88>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	4a10      	ldr	r2, [pc, #64]	; (8001584 <HAL_TIM_Encoder_MspInit+0x88>)
 8001544:	f043 0304 	orr.w	r3, r3, #4
 8001548:	6313      	str	r3, [r2, #48]	; 0x30
 800154a:	4b0e      	ldr	r3, [pc, #56]	; (8001584 <HAL_TIM_Encoder_MspInit+0x88>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	f003 0304 	and.w	r3, r3, #4
 8001552:	60fb      	str	r3, [r7, #12]
 8001554:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 8001556:	23c0      	movs	r3, #192	; 0xc0
 8001558:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155a:	2302      	movs	r3, #2
 800155c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155e:	2300      	movs	r3, #0
 8001560:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001562:	2300      	movs	r3, #0
 8001564:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001566:	2303      	movs	r3, #3
 8001568:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800156a:	f107 0314 	add.w	r3, r7, #20
 800156e:	4619      	mov	r1, r3
 8001570:	4805      	ldr	r0, [pc, #20]	; (8001588 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001572:	f002 fc87 	bl	8003e84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001576:	bf00      	nop
 8001578:	3728      	adds	r7, #40	; 0x28
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40010400 	.word	0x40010400
 8001584:	40023800 	.word	0x40023800
 8001588:	40020800 	.word	0x40020800

0800158c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b08a      	sub	sp, #40	; 0x28
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001594:	f107 0314 	add.w	r3, r7, #20
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	605a      	str	r2, [r3, #4]
 800159e:	609a      	str	r2, [r3, #8]
 80015a0:	60da      	str	r2, [r3, #12]
 80015a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a19      	ldr	r2, [pc, #100]	; (8001610 <HAL_UART_MspInit+0x84>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d12c      	bne.n	8001608 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	613b      	str	r3, [r7, #16]
 80015b2:	4b18      	ldr	r3, [pc, #96]	; (8001614 <HAL_UART_MspInit+0x88>)
 80015b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b6:	4a17      	ldr	r2, [pc, #92]	; (8001614 <HAL_UART_MspInit+0x88>)
 80015b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015bc:	6413      	str	r3, [r2, #64]	; 0x40
 80015be:	4b15      	ldr	r3, [pc, #84]	; (8001614 <HAL_UART_MspInit+0x88>)
 80015c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80015c6:	613b      	str	r3, [r7, #16]
 80015c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	4b11      	ldr	r3, [pc, #68]	; (8001614 <HAL_UART_MspInit+0x88>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d2:	4a10      	ldr	r2, [pc, #64]	; (8001614 <HAL_UART_MspInit+0x88>)
 80015d4:	f043 0308 	orr.w	r3, r3, #8
 80015d8:	6313      	str	r3, [r2, #48]	; 0x30
 80015da:	4b0e      	ldr	r3, [pc, #56]	; (8001614 <HAL_UART_MspInit+0x88>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015de:	f003 0308 	and.w	r3, r3, #8
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80015e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80015ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ec:	2302      	movs	r3, #2
 80015ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f0:	2300      	movs	r3, #0
 80015f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015f4:	2303      	movs	r3, #3
 80015f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80015f8:	2307      	movs	r3, #7
 80015fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015fc:	f107 0314 	add.w	r3, r7, #20
 8001600:	4619      	mov	r1, r3
 8001602:	4805      	ldr	r0, [pc, #20]	; (8001618 <HAL_UART_MspInit+0x8c>)
 8001604:	f002 fc3e 	bl	8003e84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001608:	bf00      	nop
 800160a:	3728      	adds	r7, #40	; 0x28
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40004800 	.word	0x40004800
 8001614:	40023800 	.word	0x40023800
 8001618:	40020c00 	.word	0x40020c00

0800161c <LL_TIM_DisableCounter>:
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f023 0201 	bic.w	r2, r3, #1
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	601a      	str	r2, [r3, #0]
}
 8001630:	bf00      	nop
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	bc80      	pop	{r7}
 8001638:	4770      	bx	lr

0800163a <LL_TIM_ClearFlag_UPDATE>:
{
 800163a:	b480      	push	{r7}
 800163c:	b083      	sub	sp, #12
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	f06f 0201 	mvn.w	r2, #1
 8001648:	611a      	str	r2, [r3, #16]
}
 800164a:	bf00      	nop
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	bc80      	pop	{r7}
 8001652:	4770      	bx	lr

08001654 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001658:	bf00      	nop
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr

08001660 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001664:	e7fe      	b.n	8001664 <HardFault_Handler+0x4>

08001666 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001666:	b480      	push	{r7}
 8001668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800166a:	e7fe      	b.n	800166a <MemManage_Handler+0x4>

0800166c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001670:	e7fe      	b.n	8001670 <BusFault_Handler+0x4>

08001672 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001672:	b480      	push	{r7}
 8001674:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001676:	e7fe      	b.n	8001676 <UsageFault_Handler+0x4>

08001678 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800167c:	bf00      	nop
 800167e:	46bd      	mov	sp, r7
 8001680:	bc80      	pop	{r7}
 8001682:	4770      	bx	lr

08001684 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	bc80      	pop	{r7}
 800168e:	4770      	bx	lr

08001690 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr

0800169c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016a0:	f000 fa3e 	bl	8001b20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80016ac:	4802      	ldr	r0, [pc, #8]	; (80016b8 <DMA1_Stream3_IRQHandler+0x10>)
 80016ae:	f001 f821 	bl	80026f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	20000748 	.word	0x20000748

080016bc <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80016c0:	4802      	ldr	r0, [pc, #8]	; (80016cc <DMA1_Stream4_IRQHandler+0x10>)
 80016c2:	f001 f817 	bl	80026f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	200009b8 	.word	0x200009b8

080016d0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80016d4:	4802      	ldr	r0, [pc, #8]	; (80016e0 <ADC_IRQHandler+0x10>)
 80016d6:	f000 faa4 	bl	8001c22 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	200007a8 	.word	0x200007a8

080016e4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 80016e8:	4806      	ldr	r0, [pc, #24]	; (8001704 <TIM3_IRQHandler+0x20>)
 80016ea:	f7ff ff97 	bl	800161c <LL_TIM_DisableCounter>
	//HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, RESET);
	//HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET);
	//HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, RESET);
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
 80016ee:	2200      	movs	r2, #0
 80016f0:	2110      	movs	r1, #16
 80016f2:	4805      	ldr	r0, [pc, #20]	; (8001708 <TIM3_IRQHandler+0x24>)
 80016f4:	f002 fd7b 	bl	80041ee <HAL_GPIO_WritePin>
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 80016f8:	4802      	ldr	r0, [pc, #8]	; (8001704 <TIM3_IRQHandler+0x20>)
 80016fa:	f7ff ff9e 	bl	800163a <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40000400 	.word	0x40000400
 8001708:	40021800 	.word	0x40021800

0800170c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001710:	4802      	ldr	r0, [pc, #8]	; (800171c <SPI2_IRQHandler+0x10>)
 8001712:	f006 f803 	bl	800771c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	20000670 	.word	0x20000670

08001720 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001724:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001728:	f002 fd92 	bl	8004250 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800172c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001730:	f002 fd8e 	bl	8004250 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001734:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001738:	f002 fd8a 	bl	8004250 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800173c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001740:	f002 fd86 	bl	8004250 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8001744:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001748:	f002 fd82 	bl	8004250 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800174c:	bf00      	nop
 800174e:	bd80      	pop	{r7, pc}

08001750 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001754:	4802      	ldr	r0, [pc, #8]	; (8001760 <SDIO_IRQHandler+0x10>)
 8001756:	f004 ff97 	bl	8006688 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	200008b0 	.word	0x200008b0

08001764 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001768:	4802      	ldr	r0, [pc, #8]	; (8001774 <DMA2_Stream0_IRQHandler+0x10>)
 800176a:	f000 ffc3 	bl	80026f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	200007f0 	.word	0x200007f0

08001778 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800177c:	4802      	ldr	r0, [pc, #8]	; (8001788 <DMA2_Stream3_IRQHandler+0x10>)
 800177e:	f000 ffb9 	bl	80026f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	20000610 	.word	0x20000610

0800178c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001790:	4802      	ldr	r0, [pc, #8]	; (800179c <ETH_IRQHandler+0x10>)
 8001792:	f001 fdb6 	bl	8003302 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	200027b0 	.word	0x200027b0

080017a0 <ETH_WKUP_IRQHandler>:

/**
  * @brief This function handles Ethernet wake-up interrupt through EXTI line 19.
  */
void ETH_WKUP_IRQHandler(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_WKUP_IRQn 0 */

  /* USER CODE END ETH_WKUP_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80017a4:	4802      	ldr	r0, [pc, #8]	; (80017b0 <ETH_WKUP_IRQHandler+0x10>)
 80017a6:	f001 fdac 	bl	8003302 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_WKUP_IRQn 1 */

  /* USER CODE END ETH_WKUP_IRQn 1 */
}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	200027b0 	.word	0x200027b0

080017b4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80017b8:	4802      	ldr	r0, [pc, #8]	; (80017c4 <OTG_FS_IRQHandler+0x10>)
 80017ba:	f002 fea0 	bl	80044fe <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	200077e8 	.word	0x200077e8

080017c8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80017cc:	4802      	ldr	r0, [pc, #8]	; (80017d8 <DMA2_Stream6_IRQHandler+0x10>)
 80017ce:	f000 ff91 	bl	80026f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	20000850 	.word	0x20000850

080017dc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e8:	2300      	movs	r3, #0
 80017ea:	617b      	str	r3, [r7, #20]
 80017ec:	e00a      	b.n	8001804 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80017ee:	f3af 8000 	nop.w
 80017f2:	4601      	mov	r1, r0
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	1c5a      	adds	r2, r3, #1
 80017f8:	60ba      	str	r2, [r7, #8]
 80017fa:	b2ca      	uxtb	r2, r1
 80017fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	3301      	adds	r3, #1
 8001802:	617b      	str	r3, [r7, #20]
 8001804:	697a      	ldr	r2, [r7, #20]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	429a      	cmp	r2, r3
 800180a:	dbf0      	blt.n	80017ee <_read+0x12>
	}

return len;
 800180c:	687b      	ldr	r3, [r7, #4]
}
 800180e:	4618      	mov	r0, r3
 8001810:	3718      	adds	r7, #24
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b086      	sub	sp, #24
 800181a:	af00      	add	r7, sp, #0
 800181c:	60f8      	str	r0, [r7, #12]
 800181e:	60b9      	str	r1, [r7, #8]
 8001820:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001822:	2300      	movs	r3, #0
 8001824:	617b      	str	r3, [r7, #20]
 8001826:	e009      	b.n	800183c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	1c5a      	adds	r2, r3, #1
 800182c:	60ba      	str	r2, [r7, #8]
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	4618      	mov	r0, r3
 8001832:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	3301      	adds	r3, #1
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	697a      	ldr	r2, [r7, #20]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	429a      	cmp	r2, r3
 8001842:	dbf1      	blt.n	8001828 <_write+0x12>
	}
	return len;
 8001844:	687b      	ldr	r3, [r7, #4]
}
 8001846:	4618      	mov	r0, r3
 8001848:	3718      	adds	r7, #24
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <_close>:

int _close(int file)
{
 800184e:	b480      	push	{r7}
 8001850:	b083      	sub	sp, #12
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
	return -1;
 8001856:	f04f 33ff 	mov.w	r3, #4294967295
}
 800185a:	4618      	mov	r0, r3
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr

08001864 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001874:	605a      	str	r2, [r3, #4]
	return 0;
 8001876:	2300      	movs	r3, #0
}
 8001878:	4618      	mov	r0, r3
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	bc80      	pop	{r7}
 8001880:	4770      	bx	lr

08001882 <_isatty>:

int _isatty(int file)
{
 8001882:	b480      	push	{r7}
 8001884:	b083      	sub	sp, #12
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
	return 1;
 800188a:	2301      	movs	r3, #1
}
 800188c:	4618      	mov	r0, r3
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr

08001896 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001896:	b480      	push	{r7}
 8001898:	b085      	sub	sp, #20
 800189a:	af00      	add	r7, sp, #0
 800189c:	60f8      	str	r0, [r7, #12]
 800189e:	60b9      	str	r1, [r7, #8]
 80018a0:	607a      	str	r2, [r7, #4]
	return 0;
 80018a2:	2300      	movs	r3, #0
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3714      	adds	r7, #20
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bc80      	pop	{r7}
 80018ac:	4770      	bx	lr
	...

080018b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b087      	sub	sp, #28
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018b8:	4a14      	ldr	r2, [pc, #80]	; (800190c <_sbrk+0x5c>)
 80018ba:	4b15      	ldr	r3, [pc, #84]	; (8001910 <_sbrk+0x60>)
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018c4:	4b13      	ldr	r3, [pc, #76]	; (8001914 <_sbrk+0x64>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d102      	bne.n	80018d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018cc:	4b11      	ldr	r3, [pc, #68]	; (8001914 <_sbrk+0x64>)
 80018ce:	4a12      	ldr	r2, [pc, #72]	; (8001918 <_sbrk+0x68>)
 80018d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018d2:	4b10      	ldr	r3, [pc, #64]	; (8001914 <_sbrk+0x64>)
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4413      	add	r3, r2
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	429a      	cmp	r2, r3
 80018de:	d205      	bcs.n	80018ec <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80018e0:	4b0e      	ldr	r3, [pc, #56]	; (800191c <_sbrk+0x6c>)
 80018e2:	220c      	movs	r2, #12
 80018e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018e6:	f04f 33ff 	mov.w	r3, #4294967295
 80018ea:	e009      	b.n	8001900 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80018ec:	4b09      	ldr	r3, [pc, #36]	; (8001914 <_sbrk+0x64>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018f2:	4b08      	ldr	r3, [pc, #32]	; (8001914 <_sbrk+0x64>)
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4413      	add	r3, r2
 80018fa:	4a06      	ldr	r2, [pc, #24]	; (8001914 <_sbrk+0x64>)
 80018fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018fe:	68fb      	ldr	r3, [r7, #12]
}
 8001900:	4618      	mov	r0, r3
 8001902:	371c      	adds	r7, #28
 8001904:	46bd      	mov	sp, r7
 8001906:	bc80      	pop	{r7}
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	20020000 	.word	0x20020000
 8001910:	00000400 	.word	0x00000400
 8001914:	20000400 	.word	0x20000400
 8001918:	20007bf0 	.word	0x20007bf0
 800191c:	20007be8 	.word	0x20007be8

08001920 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001924:	4b12      	ldr	r3, [pc, #72]	; (8001970 <SystemInit+0x50>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a11      	ldr	r2, [pc, #68]	; (8001970 <SystemInit+0x50>)
 800192a:	f043 0301 	orr.w	r3, r3, #1
 800192e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001930:	4b0f      	ldr	r3, [pc, #60]	; (8001970 <SystemInit+0x50>)
 8001932:	2200      	movs	r2, #0
 8001934:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001936:	4b0e      	ldr	r3, [pc, #56]	; (8001970 <SystemInit+0x50>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a0d      	ldr	r2, [pc, #52]	; (8001970 <SystemInit+0x50>)
 800193c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001940:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001944:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001946:	4b0a      	ldr	r3, [pc, #40]	; (8001970 <SystemInit+0x50>)
 8001948:	4a0a      	ldr	r2, [pc, #40]	; (8001974 <SystemInit+0x54>)
 800194a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800194c:	4b08      	ldr	r3, [pc, #32]	; (8001970 <SystemInit+0x50>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a07      	ldr	r2, [pc, #28]	; (8001970 <SystemInit+0x50>)
 8001952:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001956:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001958:	4b05      	ldr	r3, [pc, #20]	; (8001970 <SystemInit+0x50>)
 800195a:	2200      	movs	r2, #0
 800195c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800195e:	4b06      	ldr	r3, [pc, #24]	; (8001978 <SystemInit+0x58>)
 8001960:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001964:	609a      	str	r2, [r3, #8]
#endif
}
 8001966:	bf00      	nop
 8001968:	46bd      	mov	sp, r7
 800196a:	bc80      	pop	{r7}
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	40023800 	.word	0x40023800
 8001974:	24003010 	.word	0x24003010
 8001978:	e000ed00 	.word	0xe000ed00

0800197c <udp_echoserver_init>:
 * @brief  Initialize the server application.
 * @param  None
 * @retval None
 */
void udp_echoserver_init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
	struct udp_pcb *upcb;
	err_t err;

	/* Create a new UDP control block  */
	upcb = udp_new();
 8001982:	f00c fe98 	bl	800e6b6 <udp_new>
 8001986:	6078      	str	r0, [r7, #4]

	if (upcb)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d014      	beq.n	80019b8 <udp_echoserver_init+0x3c>
	{
		/* Bind the upcb to the UDP_PORT port */
		/* Using IP_ADDR_ANY allow the upcb to be used by any local interface */
		err = udp_bind(upcb, IP_ADDR_ANY, UDP_SERVER_PORT);
 800198e:	f242 322a 	movw	r2, #9002	; 0x232a
 8001992:	490b      	ldr	r1, [pc, #44]	; (80019c0 <udp_echoserver_init+0x44>)
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f00c fda1 	bl	800e4dc <udp_bind>
 800199a:	4603      	mov	r3, r0
 800199c:	70fb      	strb	r3, [r7, #3]

		upcb->remote_port = UDP_SERVER_PORT;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f242 322a 	movw	r2, #9002	; 0x232a
 80019a4:	829a      	strh	r2, [r3, #20]

		if (err == ERR_OK)
 80019a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d104      	bne.n	80019b8 <udp_echoserver_init+0x3c>
		{
			/* Set a receive callback for the upcb */
			udp_recv(upcb, udp_echoserver_receive_callback, NULL);
 80019ae:	2200      	movs	r2, #0
 80019b0:	4904      	ldr	r1, [pc, #16]	; (80019c4 <udp_echoserver_init+0x48>)
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f00c fe6e 	bl	800e694 <udp_recv>
		}
	}
}
 80019b8:	bf00      	nop
 80019ba:	3708      	adds	r7, #8
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	08013d6c 	.word	0x08013d6c
 80019c4:	080019c9 	.word	0x080019c9

080019c8 <udp_echoserver_receive_callback>:
 */
uint8_t udp_flag;
uint8_t udp_data;
void udp_echoserver_receive_callback(void *arg, struct udp_pcb *upcb,
		struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b084      	sub	sp, #16
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	60f8      	str	r0, [r7, #12]
 80019d0:	60b9      	str	r1, [r7, #8]
 80019d2:	607a      	str	r2, [r7, #4]
 80019d4:	603b      	str	r3, [r7, #0]
	MEMCPY(&udp_data, p->payload, p->len);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6859      	ldr	r1, [r3, #4]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	895b      	ldrh	r3, [r3, #10]
 80019de:	461a      	mov	r2, r3
 80019e0:	480f      	ldr	r0, [pc, #60]	; (8001a20 <udp_echoserver_receive_callback+0x58>)
 80019e2:	f00f ff36 	bl	8011852 <memcpy>
	udp_flag = 1;
 80019e6:	4b0f      	ldr	r3, [pc, #60]	; (8001a24 <udp_echoserver_receive_callback+0x5c>)
 80019e8:	2201      	movs	r2, #1
 80019ea:	701a      	strb	r2, [r3, #0]

	//strcpy(udp_flag,CDC_Transmit_FS(&udp_data, p->len));
	CDC_Transmit_FS(&udp_data, p->len);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	895b      	ldrh	r3, [r3, #10]
 80019f0:	4619      	mov	r1, r3
 80019f2:	480b      	ldr	r0, [pc, #44]	; (8001a20 <udp_echoserver_receive_callback+0x58>)
 80019f4:	f00f faa6 	bl	8010f44 <CDC_Transmit_FS>

	/* Connect to the remote client */
	udp_connect(upcb, addr, UDP_CLIENT_PORT);
 80019f8:	f242 322a 	movw	r2, #9002	; 0x232a
 80019fc:	6839      	ldr	r1, [r7, #0]
 80019fe:	68b8      	ldr	r0, [r7, #8]
 8001a00:	f00c fddc 	bl	800e5bc <udp_connect>

	/* Tell the client that we have accepted it */
	udp_send(upcb, p);
 8001a04:	6879      	ldr	r1, [r7, #4]
 8001a06:	68b8      	ldr	r0, [r7, #8]
 8001a08:	f00c fc4e 	bl	800e2a8 <udp_send>

	/* free the UDP connection, so we can accept new clients */
	udp_disconnect(upcb);
 8001a0c:	68b8      	ldr	r0, [r7, #8]
 8001a0e:	f00c fe2b 	bl	800e668 <udp_disconnect>

	/* Free the p buffer */
	pbuf_free(p);
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f00b ffc0 	bl	800d998 <pbuf_free>

}
 8001a18:	bf00      	nop
 8001a1a:	3710      	adds	r7, #16
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	20000a29 	.word	0x20000a29
 8001a24:	20000a28 	.word	0x20000a28

08001a28 <Reset_Handler>:
 8001a28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a60 <LoopFillZerobss+0x14>
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	e003      	b.n	8001a38 <LoopCopyDataInit>

08001a30 <CopyDataInit>:
 8001a30:	4b0c      	ldr	r3, [pc, #48]	; (8001a64 <LoopFillZerobss+0x18>)
 8001a32:	585b      	ldr	r3, [r3, r1]
 8001a34:	5043      	str	r3, [r0, r1]
 8001a36:	3104      	adds	r1, #4

08001a38 <LoopCopyDataInit>:
 8001a38:	480b      	ldr	r0, [pc, #44]	; (8001a68 <LoopFillZerobss+0x1c>)
 8001a3a:	4b0c      	ldr	r3, [pc, #48]	; (8001a6c <LoopFillZerobss+0x20>)
 8001a3c:	1842      	adds	r2, r0, r1
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d3f6      	bcc.n	8001a30 <CopyDataInit>
 8001a42:	4a0b      	ldr	r2, [pc, #44]	; (8001a70 <LoopFillZerobss+0x24>)
 8001a44:	e002      	b.n	8001a4c <LoopFillZerobss>

08001a46 <FillZerobss>:
 8001a46:	2300      	movs	r3, #0
 8001a48:	f842 3b04 	str.w	r3, [r2], #4

08001a4c <LoopFillZerobss>:
 8001a4c:	4b09      	ldr	r3, [pc, #36]	; (8001a74 <LoopFillZerobss+0x28>)
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d3f9      	bcc.n	8001a46 <FillZerobss>
 8001a52:	f7ff ff65 	bl	8001920 <SystemInit>
 8001a56:	f00f feb9 	bl	80117cc <__libc_init_array>
 8001a5a:	f7fe fe89 	bl	8000770 <main>
 8001a5e:	4770      	bx	lr
 8001a60:	20020000 	.word	0x20020000
 8001a64:	08013f34 	.word	0x08013f34
 8001a68:	20000000 	.word	0x20000000
 8001a6c:	200003d8 	.word	0x200003d8
 8001a70:	200003d8 	.word	0x200003d8
 8001a74:	20007bec 	.word	0x20007bec

08001a78 <CAN1_RX0_IRQHandler>:
 8001a78:	e7fe      	b.n	8001a78 <CAN1_RX0_IRQHandler>
	...

08001a7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a80:	4b0e      	ldr	r3, [pc, #56]	; (8001abc <HAL_Init+0x40>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a0d      	ldr	r2, [pc, #52]	; (8001abc <HAL_Init+0x40>)
 8001a86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a8c:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <HAL_Init+0x40>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a0a      	ldr	r2, [pc, #40]	; (8001abc <HAL_Init+0x40>)
 8001a92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a98:	4b08      	ldr	r3, [pc, #32]	; (8001abc <HAL_Init+0x40>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a07      	ldr	r2, [pc, #28]	; (8001abc <HAL_Init+0x40>)
 8001a9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aa2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aa4:	2003      	movs	r0, #3
 8001aa6:	f000 fd13 	bl	80024d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aaa:	2000      	movs	r0, #0
 8001aac:	f000 f808 	bl	8001ac0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001ab0:	f7ff faaa 	bl	8001008 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001ab4:	2300      	movs	r3, #0
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40023c00 	.word	0x40023c00

08001ac0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ac8:	4b12      	ldr	r3, [pc, #72]	; (8001b14 <HAL_InitTick+0x54>)
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	4b12      	ldr	r3, [pc, #72]	; (8001b18 <HAL_InitTick+0x58>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ad6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ada:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f000 fd2b 	bl	800253a <HAL_SYSTICK_Config>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e00e      	b.n	8001b0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2b0f      	cmp	r3, #15
 8001af2:	d80a      	bhi.n	8001b0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001af4:	2200      	movs	r2, #0
 8001af6:	6879      	ldr	r1, [r7, #4]
 8001af8:	f04f 30ff 	mov.w	r0, #4294967295
 8001afc:	f000 fcf3 	bl	80024e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b00:	4a06      	ldr	r2, [pc, #24]	; (8001b1c <HAL_InitTick+0x5c>)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b06:	2300      	movs	r3, #0
 8001b08:	e000      	b.n	8001b0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3708      	adds	r7, #8
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	20000004 	.word	0x20000004
 8001b18:	2000000c 	.word	0x2000000c
 8001b1c:	20000008 	.word	0x20000008

08001b20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b24:	4b05      	ldr	r3, [pc, #20]	; (8001b3c <HAL_IncTick+0x1c>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	461a      	mov	r2, r3
 8001b2a:	4b05      	ldr	r3, [pc, #20]	; (8001b40 <HAL_IncTick+0x20>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4413      	add	r3, r2
 8001b30:	4a03      	ldr	r2, [pc, #12]	; (8001b40 <HAL_IncTick+0x20>)
 8001b32:	6013      	str	r3, [r2, #0]
}
 8001b34:	bf00      	nop
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bc80      	pop	{r7}
 8001b3a:	4770      	bx	lr
 8001b3c:	2000000c 	.word	0x2000000c
 8001b40:	20000a2c 	.word	0x20000a2c

08001b44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  return uwTick;
 8001b48:	4b02      	ldr	r3, [pc, #8]	; (8001b54 <HAL_GetTick+0x10>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bc80      	pop	{r7}
 8001b52:	4770      	bx	lr
 8001b54:	20000a2c 	.word	0x20000a2c

08001b58 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b60:	f7ff fff0 	bl	8001b44 <HAL_GetTick>
 8001b64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b70:	d005      	beq.n	8001b7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b72:	4b09      	ldr	r3, [pc, #36]	; (8001b98 <HAL_Delay+0x40>)
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	461a      	mov	r2, r3
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b7e:	bf00      	nop
 8001b80:	f7ff ffe0 	bl	8001b44 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	68fa      	ldr	r2, [r7, #12]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d8f7      	bhi.n	8001b80 <HAL_Delay+0x28>
  {
  }
}
 8001b90:	bf00      	nop
 8001b92:	3710      	adds	r7, #16
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	2000000c 	.word	0x2000000c

08001b9c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e033      	b.n	8001c1a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d109      	bne.n	8001bce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f7ff fa4a 	bl	8001054 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd2:	f003 0310 	and.w	r3, r3, #16
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d118      	bne.n	8001c0c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bde:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001be2:	f023 0302 	bic.w	r3, r3, #2
 8001be6:	f043 0202 	orr.w	r2, r3, #2
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f000 fa94 	bl	800211c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfe:	f023 0303 	bic.w	r3, r3, #3
 8001c02:	f043 0201 	orr.w	r2, r3, #1
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	641a      	str	r2, [r3, #64]	; 0x40
 8001c0a:	e001      	b.n	8001c10 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b084      	sub	sp, #16
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	60fb      	str	r3, [r7, #12]
 8001c2e:	2300      	movs	r3, #0
 8001c30:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0302 	and.w	r3, r3, #2
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	bf0c      	ite	eq
 8001c40:	2301      	moveq	r3, #1
 8001c42:	2300      	movne	r3, #0
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f003 0320 	and.w	r3, r3, #32
 8001c52:	2b20      	cmp	r3, #32
 8001c54:	bf0c      	ite	eq
 8001c56:	2301      	moveq	r3, #1
 8001c58:	2300      	movne	r3, #0
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d049      	beq.n	8001cf8 <HAL_ADC_IRQHandler+0xd6>
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d046      	beq.n	8001cf8 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6e:	f003 0310 	and.w	r3, r3, #16
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d105      	bne.n	8001c82 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d12b      	bne.n	8001ce8 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d127      	bne.n	8001ce8 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c9e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d006      	beq.n	8001cb4 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d119      	bne.n	8001ce8 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	685a      	ldr	r2, [r3, #4]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f022 0220 	bic.w	r2, r2, #32
 8001cc2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d105      	bne.n	8001ce8 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce0:	f043 0201 	orr.w	r2, r3, #1
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f000 f8db 	bl	8001ea4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f06f 0212 	mvn.w	r2, #18
 8001cf6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0304 	and.w	r3, r3, #4
 8001d02:	2b04      	cmp	r3, #4
 8001d04:	bf0c      	ite	eq
 8001d06:	2301      	moveq	r3, #1
 8001d08:	2300      	movne	r3, #0
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d18:	2b80      	cmp	r3, #128	; 0x80
 8001d1a:	bf0c      	ite	eq
 8001d1c:	2301      	moveq	r3, #1
 8001d1e:	2300      	movne	r3, #0
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d057      	beq.n	8001dda <HAL_ADC_IRQHandler+0x1b8>
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d054      	beq.n	8001dda <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d34:	f003 0310 	and.w	r3, r3, #16
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d105      	bne.n	8001d48 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d40:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d139      	bne.n	8001dca <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d5c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d006      	beq.n	8001d72 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d12b      	bne.n	8001dca <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d124      	bne.n	8001dca <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d11d      	bne.n	8001dca <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	699b      	ldr	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d119      	bne.n	8001dca <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	685a      	ldr	r2, [r3, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001da4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001daa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d105      	bne.n	8001dca <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc2:	f043 0201 	orr.w	r2, r3, #1
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f000 faaa 	bl	8002324 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f06f 020c 	mvn.w	r2, #12
 8001dd8:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 0301 	and.w	r3, r3, #1
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	bf0c      	ite	eq
 8001de8:	2301      	moveq	r3, #1
 8001dea:	2300      	movne	r3, #0
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dfa:	2b40      	cmp	r3, #64	; 0x40
 8001dfc:	bf0c      	ite	eq
 8001dfe:	2301      	moveq	r3, #1
 8001e00:	2300      	movne	r3, #0
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d017      	beq.n	8001e3c <HAL_ADC_IRQHandler+0x21a>
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d014      	beq.n	8001e3c <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 0301 	and.w	r3, r3, #1
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d10d      	bne.n	8001e3c <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e24:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f000 f842 	bl	8001eb6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f06f 0201 	mvn.w	r2, #1
 8001e3a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0320 	and.w	r3, r3, #32
 8001e46:	2b20      	cmp	r3, #32
 8001e48:	bf0c      	ite	eq
 8001e4a:	2301      	moveq	r3, #1
 8001e4c:	2300      	movne	r3, #0
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001e5c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001e60:	bf0c      	ite	eq
 8001e62:	2301      	moveq	r3, #1
 8001e64:	2300      	movne	r3, #0
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d015      	beq.n	8001e9c <HAL_ADC_IRQHandler+0x27a>
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d012      	beq.n	8001e9c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F2, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e7a:	f043 0202 	orr.w	r2, r3, #2
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f06f 0220 	mvn.w	r2, #32
 8001e8a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f000 f81b 	bl	8001ec8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f06f 0220 	mvn.w	r2, #32
 8001e9a:	601a      	str	r2, [r3, #0]
  }
}
 8001e9c:	bf00      	nop
 8001e9e:	3710      	adds	r7, #16
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001eac:	bf00      	nop
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bc80      	pop	{r7}
 8001eb4:	4770      	bx	lr

08001eb6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b083      	sub	sp, #12
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001ebe:	bf00      	nop
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr

08001ec8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001ed0:	bf00      	nop
 8001ed2:	370c      	adds	r7, #12
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bc80      	pop	{r7}
 8001ed8:	4770      	bx	lr
	...

08001edc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b085      	sub	sp, #20
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d101      	bne.n	8001ef8 <HAL_ADC_ConfigChannel+0x1c>
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	e103      	b.n	8002100 <HAL_ADC_ConfigChannel+0x224>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2201      	movs	r2, #1
 8001efc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2b09      	cmp	r3, #9
 8001f06:	d925      	bls.n	8001f54 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68d9      	ldr	r1, [r3, #12]
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	b29b      	uxth	r3, r3
 8001f14:	461a      	mov	r2, r3
 8001f16:	4613      	mov	r3, r2
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	4413      	add	r3, r2
 8001f1c:	3b1e      	subs	r3, #30
 8001f1e:	2207      	movs	r2, #7
 8001f20:	fa02 f303 	lsl.w	r3, r2, r3
 8001f24:	43da      	mvns	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	400a      	ands	r2, r1
 8001f2c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	68d9      	ldr	r1, [r3, #12]
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	689a      	ldr	r2, [r3, #8]
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	4618      	mov	r0, r3
 8001f40:	4603      	mov	r3, r0
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	4403      	add	r3, r0
 8001f46:	3b1e      	subs	r3, #30
 8001f48:	409a      	lsls	r2, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	430a      	orrs	r2, r1
 8001f50:	60da      	str	r2, [r3, #12]
 8001f52:	e022      	b.n	8001f9a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	6919      	ldr	r1, [r3, #16]
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	b29b      	uxth	r3, r3
 8001f60:	461a      	mov	r2, r3
 8001f62:	4613      	mov	r3, r2
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	4413      	add	r3, r2
 8001f68:	2207      	movs	r2, #7
 8001f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6e:	43da      	mvns	r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	400a      	ands	r2, r1
 8001f76:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	6919      	ldr	r1, [r3, #16]
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	689a      	ldr	r2, [r3, #8]
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	4618      	mov	r0, r3
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	4403      	add	r3, r0
 8001f90:	409a      	lsls	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	430a      	orrs	r2, r1
 8001f98:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	2b06      	cmp	r3, #6
 8001fa0:	d824      	bhi.n	8001fec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685a      	ldr	r2, [r3, #4]
 8001fac:	4613      	mov	r3, r2
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	4413      	add	r3, r2
 8001fb2:	3b05      	subs	r3, #5
 8001fb4:	221f      	movs	r2, #31
 8001fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fba:	43da      	mvns	r2, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	400a      	ands	r2, r1
 8001fc2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685a      	ldr	r2, [r3, #4]
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	4413      	add	r3, r2
 8001fdc:	3b05      	subs	r3, #5
 8001fde:	fa00 f203 	lsl.w	r2, r0, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	430a      	orrs	r2, r1
 8001fe8:	635a      	str	r2, [r3, #52]	; 0x34
 8001fea:	e04c      	b.n	8002086 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	2b0c      	cmp	r3, #12
 8001ff2:	d824      	bhi.n	800203e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	685a      	ldr	r2, [r3, #4]
 8001ffe:	4613      	mov	r3, r2
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	4413      	add	r3, r2
 8002004:	3b23      	subs	r3, #35	; 0x23
 8002006:	221f      	movs	r2, #31
 8002008:	fa02 f303 	lsl.w	r3, r2, r3
 800200c:	43da      	mvns	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	400a      	ands	r2, r1
 8002014:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	b29b      	uxth	r3, r3
 8002022:	4618      	mov	r0, r3
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685a      	ldr	r2, [r3, #4]
 8002028:	4613      	mov	r3, r2
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	4413      	add	r3, r2
 800202e:	3b23      	subs	r3, #35	; 0x23
 8002030:	fa00 f203 	lsl.w	r2, r0, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	430a      	orrs	r2, r1
 800203a:	631a      	str	r2, [r3, #48]	; 0x30
 800203c:	e023      	b.n	8002086 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685a      	ldr	r2, [r3, #4]
 8002048:	4613      	mov	r3, r2
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	4413      	add	r3, r2
 800204e:	3b41      	subs	r3, #65	; 0x41
 8002050:	221f      	movs	r2, #31
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43da      	mvns	r2, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	400a      	ands	r2, r1
 800205e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	b29b      	uxth	r3, r3
 800206c:	4618      	mov	r0, r3
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685a      	ldr	r2, [r3, #4]
 8002072:	4613      	mov	r3, r2
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	4413      	add	r3, r2
 8002078:	3b41      	subs	r3, #65	; 0x41
 800207a:	fa00 f203 	lsl.w	r2, r0, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	430a      	orrs	r2, r1
 8002084:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a20      	ldr	r2, [pc, #128]	; (800210c <HAL_ADC_ConfigChannel+0x230>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d109      	bne.n	80020a4 <HAL_ADC_ConfigChannel+0x1c8>
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2b12      	cmp	r3, #18
 8002096:	d105      	bne.n	80020a4 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002098:	4b1d      	ldr	r3, [pc, #116]	; (8002110 <HAL_ADC_ConfigChannel+0x234>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	4a1c      	ldr	r2, [pc, #112]	; (8002110 <HAL_ADC_ConfigChannel+0x234>)
 800209e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80020a2:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a18      	ldr	r2, [pc, #96]	; (800210c <HAL_ADC_ConfigChannel+0x230>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d123      	bne.n	80020f6 <HAL_ADC_ConfigChannel+0x21a>
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2b10      	cmp	r3, #16
 80020b4:	d003      	beq.n	80020be <HAL_ADC_ConfigChannel+0x1e2>
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2b11      	cmp	r3, #17
 80020bc:	d11b      	bne.n	80020f6 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80020be:	4b14      	ldr	r3, [pc, #80]	; (8002110 <HAL_ADC_ConfigChannel+0x234>)
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	4a13      	ldr	r2, [pc, #76]	; (8002110 <HAL_ADC_ConfigChannel+0x234>)
 80020c4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80020c8:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2b10      	cmp	r3, #16
 80020d0:	d111      	bne.n	80020f6 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020d2:	4b10      	ldr	r3, [pc, #64]	; (8002114 <HAL_ADC_ConfigChannel+0x238>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a10      	ldr	r2, [pc, #64]	; (8002118 <HAL_ADC_ConfigChannel+0x23c>)
 80020d8:	fba2 2303 	umull	r2, r3, r2, r3
 80020dc:	0c9a      	lsrs	r2, r3, #18
 80020de:	4613      	mov	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4413      	add	r3, r2
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80020e8:	e002      	b.n	80020f0 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	3b01      	subs	r3, #1
 80020ee:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d1f9      	bne.n	80020ea <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80020fe:	2300      	movs	r3, #0
}
 8002100:	4618      	mov	r0, r3
 8002102:	3714      	adds	r7, #20
 8002104:	46bd      	mov	sp, r7
 8002106:	bc80      	pop	{r7}
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	40012000 	.word	0x40012000
 8002110:	40012300 	.word	0x40012300
 8002114:	20000004 	.word	0x20000004
 8002118:	431bde83 	.word	0x431bde83

0800211c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002124:	4b7d      	ldr	r3, [pc, #500]	; (800231c <ADC_Init+0x200>)
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	4a7c      	ldr	r2, [pc, #496]	; (800231c <ADC_Init+0x200>)
 800212a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800212e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002130:	4b7a      	ldr	r3, [pc, #488]	; (800231c <ADC_Init+0x200>)
 8002132:	685a      	ldr	r2, [r3, #4]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	4978      	ldr	r1, [pc, #480]	; (800231c <ADC_Init+0x200>)
 800213a:	4313      	orrs	r3, r2
 800213c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	685a      	ldr	r2, [r3, #4]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800214c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	6859      	ldr	r1, [r3, #4]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	691b      	ldr	r3, [r3, #16]
 8002158:	021a      	lsls	r2, r3, #8
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	430a      	orrs	r2, r1
 8002160:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	685a      	ldr	r2, [r3, #4]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002170:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	6859      	ldr	r1, [r3, #4]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	689a      	ldr	r2, [r3, #8]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	430a      	orrs	r2, r1
 8002182:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	689a      	ldr	r2, [r3, #8]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002192:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	6899      	ldr	r1, [r3, #8]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	68da      	ldr	r2, [r3, #12]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	430a      	orrs	r2, r1
 80021a4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021aa:	4a5d      	ldr	r2, [pc, #372]	; (8002320 <ADC_Init+0x204>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d022      	beq.n	80021f6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	689a      	ldr	r2, [r3, #8]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80021be:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6899      	ldr	r1, [r3, #8]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	430a      	orrs	r2, r1
 80021d0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	689a      	ldr	r2, [r3, #8]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80021e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	6899      	ldr	r1, [r3, #8]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	430a      	orrs	r2, r1
 80021f2:	609a      	str	r2, [r3, #8]
 80021f4:	e00f      	b.n	8002216 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	689a      	ldr	r2, [r3, #8]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002204:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	689a      	ldr	r2, [r3, #8]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002214:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	689a      	ldr	r2, [r3, #8]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f022 0202 	bic.w	r2, r2, #2
 8002224:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	6899      	ldr	r1, [r3, #8]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	005a      	lsls	r2, r3, #1
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	430a      	orrs	r2, r1
 8002238:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a1b      	ldr	r3, [r3, #32]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d027      	beq.n	8002292 <ADC_Init+0x176>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	685a      	ldr	r2, [r3, #4]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002250:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	685a      	ldr	r2, [r3, #4]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002260:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002266:	3b01      	subs	r3, #1
 8002268:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800226c:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800226e:	68fa      	ldr	r2, [r7, #12]
 8002270:	fa92 f2a2 	rbit	r2, r2
 8002274:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002276:	68ba      	ldr	r2, [r7, #8]
 8002278:	fab2 f282 	clz	r2, r2
 800227c:	b2d2      	uxtb	r2, r2
 800227e:	fa03 f102 	lsl.w	r1, r3, r2
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	685a      	ldr	r2, [r3, #4]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	430a      	orrs	r2, r1
 800228e:	605a      	str	r2, [r3, #4]
 8002290:	e007      	b.n	80022a2 <ADC_Init+0x186>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	685a      	ldr	r2, [r3, #4]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022a0:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80022b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	69db      	ldr	r3, [r3, #28]
 80022bc:	3b01      	subs	r3, #1
 80022be:	051a      	lsls	r2, r3, #20
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	430a      	orrs	r2, r1
 80022c6:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	689a      	ldr	r2, [r3, #8]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80022d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	6899      	ldr	r1, [r3, #8]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e2:	025a      	lsls	r2, r3, #9
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	430a      	orrs	r2, r1
 80022ea:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	689a      	ldr	r2, [r3, #8]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	6899      	ldr	r1, [r3, #8]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	695b      	ldr	r3, [r3, #20]
 8002306:	029a      	lsls	r2, r3, #10
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	430a      	orrs	r2, r1
 800230e:	609a      	str	r2, [r3, #8]
}
 8002310:	bf00      	nop
 8002312:	3714      	adds	r7, #20
 8002314:	46bd      	mov	sp, r7
 8002316:	bc80      	pop	{r7}
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	40012300 	.word	0x40012300
 8002320:	0f000001 	.word	0x0f000001

08002324 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800232c:	bf00      	nop
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	bc80      	pop	{r7}
 8002334:	4770      	bx	lr
	...

08002338 <__NVIC_SetPriorityGrouping>:
{
 8002338:	b480      	push	{r7}
 800233a:	b085      	sub	sp, #20
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f003 0307 	and.w	r3, r3, #7
 8002346:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002348:	4b0c      	ldr	r3, [pc, #48]	; (800237c <__NVIC_SetPriorityGrouping+0x44>)
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800234e:	68ba      	ldr	r2, [r7, #8]
 8002350:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002354:	4013      	ands	r3, r2
 8002356:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002360:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002364:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002368:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800236a:	4a04      	ldr	r2, [pc, #16]	; (800237c <__NVIC_SetPriorityGrouping+0x44>)
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	60d3      	str	r3, [r2, #12]
}
 8002370:	bf00      	nop
 8002372:	3714      	adds	r7, #20
 8002374:	46bd      	mov	sp, r7
 8002376:	bc80      	pop	{r7}
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop
 800237c:	e000ed00 	.word	0xe000ed00

08002380 <__NVIC_GetPriorityGrouping>:
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002384:	4b04      	ldr	r3, [pc, #16]	; (8002398 <__NVIC_GetPriorityGrouping+0x18>)
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	0a1b      	lsrs	r3, r3, #8
 800238a:	f003 0307 	and.w	r3, r3, #7
}
 800238e:	4618      	mov	r0, r3
 8002390:	46bd      	mov	sp, r7
 8002392:	bc80      	pop	{r7}
 8002394:	4770      	bx	lr
 8002396:	bf00      	nop
 8002398:	e000ed00 	.word	0xe000ed00

0800239c <__NVIC_EnableIRQ>:
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	4603      	mov	r3, r0
 80023a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	db0b      	blt.n	80023c6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023ae:	79fb      	ldrb	r3, [r7, #7]
 80023b0:	f003 021f 	and.w	r2, r3, #31
 80023b4:	4906      	ldr	r1, [pc, #24]	; (80023d0 <__NVIC_EnableIRQ+0x34>)
 80023b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ba:	095b      	lsrs	r3, r3, #5
 80023bc:	2001      	movs	r0, #1
 80023be:	fa00 f202 	lsl.w	r2, r0, r2
 80023c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80023c6:	bf00      	nop
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bc80      	pop	{r7}
 80023ce:	4770      	bx	lr
 80023d0:	e000e100 	.word	0xe000e100

080023d4 <__NVIC_SetPriority>:
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	4603      	mov	r3, r0
 80023dc:	6039      	str	r1, [r7, #0]
 80023de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	db0a      	blt.n	80023fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	b2da      	uxtb	r2, r3
 80023ec:	490c      	ldr	r1, [pc, #48]	; (8002420 <__NVIC_SetPriority+0x4c>)
 80023ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f2:	0112      	lsls	r2, r2, #4
 80023f4:	b2d2      	uxtb	r2, r2
 80023f6:	440b      	add	r3, r1
 80023f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80023fc:	e00a      	b.n	8002414 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	b2da      	uxtb	r2, r3
 8002402:	4908      	ldr	r1, [pc, #32]	; (8002424 <__NVIC_SetPriority+0x50>)
 8002404:	79fb      	ldrb	r3, [r7, #7]
 8002406:	f003 030f 	and.w	r3, r3, #15
 800240a:	3b04      	subs	r3, #4
 800240c:	0112      	lsls	r2, r2, #4
 800240e:	b2d2      	uxtb	r2, r2
 8002410:	440b      	add	r3, r1
 8002412:	761a      	strb	r2, [r3, #24]
}
 8002414:	bf00      	nop
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	bc80      	pop	{r7}
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop
 8002420:	e000e100 	.word	0xe000e100
 8002424:	e000ed00 	.word	0xe000ed00

08002428 <NVIC_EncodePriority>:
{
 8002428:	b480      	push	{r7}
 800242a:	b089      	sub	sp, #36	; 0x24
 800242c:	af00      	add	r7, sp, #0
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f003 0307 	and.w	r3, r3, #7
 800243a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	f1c3 0307 	rsb	r3, r3, #7
 8002442:	2b04      	cmp	r3, #4
 8002444:	bf28      	it	cs
 8002446:	2304      	movcs	r3, #4
 8002448:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	3304      	adds	r3, #4
 800244e:	2b06      	cmp	r3, #6
 8002450:	d902      	bls.n	8002458 <NVIC_EncodePriority+0x30>
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	3b03      	subs	r3, #3
 8002456:	e000      	b.n	800245a <NVIC_EncodePriority+0x32>
 8002458:	2300      	movs	r3, #0
 800245a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800245c:	f04f 32ff 	mov.w	r2, #4294967295
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	fa02 f303 	lsl.w	r3, r2, r3
 8002466:	43da      	mvns	r2, r3
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	401a      	ands	r2, r3
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002470:	f04f 31ff 	mov.w	r1, #4294967295
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	fa01 f303 	lsl.w	r3, r1, r3
 800247a:	43d9      	mvns	r1, r3
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002480:	4313      	orrs	r3, r2
}
 8002482:	4618      	mov	r0, r3
 8002484:	3724      	adds	r7, #36	; 0x24
 8002486:	46bd      	mov	sp, r7
 8002488:	bc80      	pop	{r7}
 800248a:	4770      	bx	lr

0800248c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	3b01      	subs	r3, #1
 8002498:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800249c:	d301      	bcc.n	80024a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800249e:	2301      	movs	r3, #1
 80024a0:	e00f      	b.n	80024c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024a2:	4a0a      	ldr	r2, [pc, #40]	; (80024cc <SysTick_Config+0x40>)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3b01      	subs	r3, #1
 80024a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024aa:	210f      	movs	r1, #15
 80024ac:	f04f 30ff 	mov.w	r0, #4294967295
 80024b0:	f7ff ff90 	bl	80023d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024b4:	4b05      	ldr	r3, [pc, #20]	; (80024cc <SysTick_Config+0x40>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024ba:	4b04      	ldr	r3, [pc, #16]	; (80024cc <SysTick_Config+0x40>)
 80024bc:	2207      	movs	r2, #7
 80024be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	e000e010 	.word	0xe000e010

080024d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	f7ff ff2d 	bl	8002338 <__NVIC_SetPriorityGrouping>
}
 80024de:	bf00      	nop
 80024e0:	3708      	adds	r7, #8
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024e6:	b580      	push	{r7, lr}
 80024e8:	b086      	sub	sp, #24
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	4603      	mov	r3, r0
 80024ee:	60b9      	str	r1, [r7, #8]
 80024f0:	607a      	str	r2, [r7, #4]
 80024f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024f4:	2300      	movs	r3, #0
 80024f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024f8:	f7ff ff42 	bl	8002380 <__NVIC_GetPriorityGrouping>
 80024fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	68b9      	ldr	r1, [r7, #8]
 8002502:	6978      	ldr	r0, [r7, #20]
 8002504:	f7ff ff90 	bl	8002428 <NVIC_EncodePriority>
 8002508:	4602      	mov	r2, r0
 800250a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800250e:	4611      	mov	r1, r2
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff ff5f 	bl	80023d4 <__NVIC_SetPriority>
}
 8002516:	bf00      	nop
 8002518:	3718      	adds	r7, #24
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b082      	sub	sp, #8
 8002522:	af00      	add	r7, sp, #0
 8002524:	4603      	mov	r3, r0
 8002526:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252c:	4618      	mov	r0, r3
 800252e:	f7ff ff35 	bl	800239c <__NVIC_EnableIRQ>
}
 8002532:	bf00      	nop
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b082      	sub	sp, #8
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f7ff ffa2 	bl	800248c <SysTick_Config>
 8002548:	4603      	mov	r3, r0
}
 800254a:	4618      	mov	r0, r3
 800254c:	3708      	adds	r7, #8
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
	...

08002554 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800255c:	2300      	movs	r3, #0
 800255e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002560:	f7ff faf0 	bl	8001b44 <HAL_GetTick>
 8002564:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d101      	bne.n	8002570 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e099      	b.n	80026a4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2202      	movs	r2, #2
 800257c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f022 0201 	bic.w	r2, r2, #1
 800258e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002590:	e00f      	b.n	80025b2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002592:	f7ff fad7 	bl	8001b44 <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	2b05      	cmp	r3, #5
 800259e:	d908      	bls.n	80025b2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2220      	movs	r2, #32
 80025a4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2203      	movs	r2, #3
 80025aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e078      	b.n	80026a4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0301 	and.w	r3, r3, #1
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d1e8      	bne.n	8002592 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025c8:	697a      	ldr	r2, [r7, #20]
 80025ca:	4b38      	ldr	r3, [pc, #224]	; (80026ac <HAL_DMA_Init+0x158>)
 80025cc:	4013      	ands	r3, r2
 80025ce:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	685a      	ldr	r2, [r3, #4]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025de:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	691b      	ldr	r3, [r3, #16]
 80025e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	699b      	ldr	r3, [r3, #24]
 80025f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a1b      	ldr	r3, [r3, #32]
 80025fc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025fe:	697a      	ldr	r2, [r7, #20]
 8002600:	4313      	orrs	r3, r2
 8002602:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002608:	2b04      	cmp	r3, #4
 800260a:	d107      	bne.n	800261c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002614:	4313      	orrs	r3, r2
 8002616:	697a      	ldr	r2, [r7, #20]
 8002618:	4313      	orrs	r3, r2
 800261a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	697a      	ldr	r2, [r7, #20]
 8002622:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	695b      	ldr	r3, [r3, #20]
 800262a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	f023 0307 	bic.w	r3, r3, #7
 8002632:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002638:	697a      	ldr	r2, [r7, #20]
 800263a:	4313      	orrs	r3, r2
 800263c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002642:	2b04      	cmp	r3, #4
 8002644:	d117      	bne.n	8002676 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800264a:	697a      	ldr	r2, [r7, #20]
 800264c:	4313      	orrs	r3, r2
 800264e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002654:	2b00      	cmp	r3, #0
 8002656:	d00e      	beq.n	8002676 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f000 fa09 	bl	8002a70 <DMA_CheckFifoParam>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d008      	beq.n	8002676 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2240      	movs	r2, #64	; 0x40
 8002668:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2201      	movs	r2, #1
 800266e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002672:	2301      	movs	r3, #1
 8002674:	e016      	b.n	80026a4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	697a      	ldr	r2, [r7, #20]
 800267c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 f9c2 	bl	8002a08 <DMA_CalcBaseAndBitshift>
 8002684:	4603      	mov	r3, r0
 8002686:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800268c:	223f      	movs	r2, #63	; 0x3f
 800268e:	409a      	lsls	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2201      	movs	r2, #1
 800269e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80026a2:	2300      	movs	r3, #0
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3718      	adds	r7, #24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	f010803f 	.word	0xf010803f

080026b0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d004      	beq.n	80026ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2280      	movs	r2, #128	; 0x80
 80026c8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e00c      	b.n	80026e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2205      	movs	r2, #5
 80026d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f022 0201 	bic.w	r2, r2, #1
 80026e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80026e6:	2300      	movs	r3, #0
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bc80      	pop	{r7}
 80026f0:	4770      	bx	lr
	...

080026f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b086      	sub	sp, #24
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80026fc:	2300      	movs	r3, #0
 80026fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002700:	4b92      	ldr	r3, [pc, #584]	; (800294c <HAL_DMA_IRQHandler+0x258>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a92      	ldr	r2, [pc, #584]	; (8002950 <HAL_DMA_IRQHandler+0x25c>)
 8002706:	fba2 2303 	umull	r2, r3, r2, r3
 800270a:	0a9b      	lsrs	r3, r3, #10
 800270c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002712:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800271e:	2208      	movs	r2, #8
 8002720:	409a      	lsls	r2, r3
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	4013      	ands	r3, r2
 8002726:	2b00      	cmp	r3, #0
 8002728:	d01a      	beq.n	8002760 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0304 	and.w	r3, r3, #4
 8002734:	2b00      	cmp	r3, #0
 8002736:	d013      	beq.n	8002760 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f022 0204 	bic.w	r2, r2, #4
 8002746:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800274c:	2208      	movs	r2, #8
 800274e:	409a      	lsls	r2, r3
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002758:	f043 0201 	orr.w	r2, r3, #1
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002764:	2201      	movs	r2, #1
 8002766:	409a      	lsls	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	4013      	ands	r3, r2
 800276c:	2b00      	cmp	r3, #0
 800276e:	d012      	beq.n	8002796 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	695b      	ldr	r3, [r3, #20]
 8002776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800277a:	2b00      	cmp	r3, #0
 800277c:	d00b      	beq.n	8002796 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002782:	2201      	movs	r2, #1
 8002784:	409a      	lsls	r2, r3
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800278e:	f043 0202 	orr.w	r2, r3, #2
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800279a:	2204      	movs	r2, #4
 800279c:	409a      	lsls	r2, r3
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	4013      	ands	r3, r2
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d012      	beq.n	80027cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0302 	and.w	r3, r3, #2
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d00b      	beq.n	80027cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027b8:	2204      	movs	r2, #4
 80027ba:	409a      	lsls	r2, r3
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c4:	f043 0204 	orr.w	r2, r3, #4
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027d0:	2210      	movs	r2, #16
 80027d2:	409a      	lsls	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	4013      	ands	r3, r2
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d043      	beq.n	8002864 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0308 	and.w	r3, r3, #8
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d03c      	beq.n	8002864 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ee:	2210      	movs	r2, #16
 80027f0:	409a      	lsls	r2, r3
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002800:	2b00      	cmp	r3, #0
 8002802:	d018      	beq.n	8002836 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d108      	bne.n	8002824 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002816:	2b00      	cmp	r3, #0
 8002818:	d024      	beq.n	8002864 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	4798      	blx	r3
 8002822:	e01f      	b.n	8002864 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002828:	2b00      	cmp	r3, #0
 800282a:	d01b      	beq.n	8002864 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	4798      	blx	r3
 8002834:	e016      	b.n	8002864 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002840:	2b00      	cmp	r3, #0
 8002842:	d107      	bne.n	8002854 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f022 0208 	bic.w	r2, r2, #8
 8002852:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002858:	2b00      	cmp	r3, #0
 800285a:	d003      	beq.n	8002864 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002868:	2220      	movs	r2, #32
 800286a:	409a      	lsls	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	4013      	ands	r3, r2
 8002870:	2b00      	cmp	r3, #0
 8002872:	f000 808e 	beq.w	8002992 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0310 	and.w	r3, r3, #16
 8002880:	2b00      	cmp	r3, #0
 8002882:	f000 8086 	beq.w	8002992 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800288a:	2220      	movs	r2, #32
 800288c:	409a      	lsls	r2, r3
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b05      	cmp	r3, #5
 800289c:	d136      	bne.n	800290c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f022 0216 	bic.w	r2, r2, #22
 80028ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	695a      	ldr	r2, [r3, #20]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d103      	bne.n	80028ce <HAL_DMA_IRQHandler+0x1da>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d007      	beq.n	80028de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 0208 	bic.w	r2, r2, #8
 80028dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028e2:	223f      	movs	r2, #63	; 0x3f
 80028e4:	409a      	lsls	r2, r3
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2201      	movs	r2, #1
 80028f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d07d      	beq.n	80029fe <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	4798      	blx	r3
        }
        return;
 800290a:	e078      	b.n	80029fe <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d01c      	beq.n	8002954 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d108      	bne.n	800293a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800292c:	2b00      	cmp	r3, #0
 800292e:	d030      	beq.n	8002992 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	4798      	blx	r3
 8002938:	e02b      	b.n	8002992 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800293e:	2b00      	cmp	r3, #0
 8002940:	d027      	beq.n	8002992 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	4798      	blx	r3
 800294a:	e022      	b.n	8002992 <HAL_DMA_IRQHandler+0x29e>
 800294c:	20000004 	.word	0x20000004
 8002950:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800295e:	2b00      	cmp	r3, #0
 8002960:	d10f      	bne.n	8002982 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 0210 	bic.w	r2, r2, #16
 8002970:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2201      	movs	r2, #1
 800297e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002986:	2b00      	cmp	r3, #0
 8002988:	d003      	beq.n	8002992 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002996:	2b00      	cmp	r3, #0
 8002998:	d032      	beq.n	8002a00 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d022      	beq.n	80029ec <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2205      	movs	r2, #5
 80029aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f022 0201 	bic.w	r2, r2, #1
 80029bc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	3301      	adds	r3, #1
 80029c2:	60bb      	str	r3, [r7, #8]
 80029c4:	697a      	ldr	r2, [r7, #20]
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d307      	bcc.n	80029da <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0301 	and.w	r3, r3, #1
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d1f2      	bne.n	80029be <HAL_DMA_IRQHandler+0x2ca>
 80029d8:	e000      	b.n	80029dc <HAL_DMA_IRQHandler+0x2e8>
          break;
 80029da:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2200      	movs	r2, #0
 80029e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d005      	beq.n	8002a00 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	4798      	blx	r3
 80029fc:	e000      	b.n	8002a00 <HAL_DMA_IRQHandler+0x30c>
        return;
 80029fe:	bf00      	nop
    }
  }
}
 8002a00:	3718      	adds	r7, #24
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop

08002a08 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	3b10      	subs	r3, #16
 8002a18:	4a13      	ldr	r2, [pc, #76]	; (8002a68 <DMA_CalcBaseAndBitshift+0x60>)
 8002a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1e:	091b      	lsrs	r3, r3, #4
 8002a20:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002a22:	4a12      	ldr	r2, [pc, #72]	; (8002a6c <DMA_CalcBaseAndBitshift+0x64>)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	4413      	add	r3, r2
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2b03      	cmp	r3, #3
 8002a34:	d909      	bls.n	8002a4a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a3e:	f023 0303 	bic.w	r3, r3, #3
 8002a42:	1d1a      	adds	r2, r3, #4
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	659a      	str	r2, [r3, #88]	; 0x58
 8002a48:	e007      	b.n	8002a5a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a52:	f023 0303 	bic.w	r3, r3, #3
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3714      	adds	r7, #20
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bc80      	pop	{r7}
 8002a66:	4770      	bx	lr
 8002a68:	aaaaaaab 	.word	0xaaaaaaab
 8002a6c:	08013ce0 	.word	0x08013ce0

08002a70 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b085      	sub	sp, #20
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a80:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	699b      	ldr	r3, [r3, #24]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d11f      	bne.n	8002aca <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	2b03      	cmp	r3, #3
 8002a8e:	d855      	bhi.n	8002b3c <DMA_CheckFifoParam+0xcc>
 8002a90:	a201      	add	r2, pc, #4	; (adr r2, 8002a98 <DMA_CheckFifoParam+0x28>)
 8002a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a96:	bf00      	nop
 8002a98:	08002aa9 	.word	0x08002aa9
 8002a9c:	08002abb 	.word	0x08002abb
 8002aa0:	08002aa9 	.word	0x08002aa9
 8002aa4:	08002b3d 	.word	0x08002b3d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d045      	beq.n	8002b40 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ab8:	e042      	b.n	8002b40 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002abe:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ac2:	d13f      	bne.n	8002b44 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ac8:	e03c      	b.n	8002b44 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	699b      	ldr	r3, [r3, #24]
 8002ace:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ad2:	d121      	bne.n	8002b18 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	2b03      	cmp	r3, #3
 8002ad8:	d836      	bhi.n	8002b48 <DMA_CheckFifoParam+0xd8>
 8002ada:	a201      	add	r2, pc, #4	; (adr r2, 8002ae0 <DMA_CheckFifoParam+0x70>)
 8002adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ae0:	08002af1 	.word	0x08002af1
 8002ae4:	08002af7 	.word	0x08002af7
 8002ae8:	08002af1 	.word	0x08002af1
 8002aec:	08002b09 	.word	0x08002b09
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	73fb      	strb	r3, [r7, #15]
      break;
 8002af4:	e02f      	b.n	8002b56 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002afa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d024      	beq.n	8002b4c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b06:	e021      	b.n	8002b4c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b0c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002b10:	d11e      	bne.n	8002b50 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002b16:	e01b      	b.n	8002b50 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d902      	bls.n	8002b24 <DMA_CheckFifoParam+0xb4>
 8002b1e:	2b03      	cmp	r3, #3
 8002b20:	d003      	beq.n	8002b2a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002b22:	e018      	b.n	8002b56 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	73fb      	strb	r3, [r7, #15]
      break;
 8002b28:	e015      	b.n	8002b56 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d00e      	beq.n	8002b54 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	73fb      	strb	r3, [r7, #15]
      break;
 8002b3a:	e00b      	b.n	8002b54 <DMA_CheckFifoParam+0xe4>
      break;
 8002b3c:	bf00      	nop
 8002b3e:	e00a      	b.n	8002b56 <DMA_CheckFifoParam+0xe6>
      break;
 8002b40:	bf00      	nop
 8002b42:	e008      	b.n	8002b56 <DMA_CheckFifoParam+0xe6>
      break;
 8002b44:	bf00      	nop
 8002b46:	e006      	b.n	8002b56 <DMA_CheckFifoParam+0xe6>
      break;
 8002b48:	bf00      	nop
 8002b4a:	e004      	b.n	8002b56 <DMA_CheckFifoParam+0xe6>
      break;
 8002b4c:	bf00      	nop
 8002b4e:	e002      	b.n	8002b56 <DMA_CheckFifoParam+0xe6>
      break;   
 8002b50:	bf00      	nop
 8002b52:	e000      	b.n	8002b56 <DMA_CheckFifoParam+0xe6>
      break;
 8002b54:	bf00      	nop
    }
  } 
  
  return status; 
 8002b56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3714      	adds	r7, #20
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bc80      	pop	{r7}
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop

08002b64 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b088      	sub	sp, #32
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	61fb      	str	r3, [r7, #28]
 8002b70:	2300      	movs	r3, #0
 8002b72:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8002b74:	4ba3      	ldr	r3, [pc, #652]	; (8002e04 <HAL_ETH_Init+0x2a0>)
 8002b76:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	613b      	str	r3, [r7, #16]

  /* Check the ETH peripheral state */
  if (heth == NULL)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d101      	bne.n	8002b8a <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e175      	b.n	8002e76 <HAL_ETH_Init+0x312>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));

  if (heth->State == HAL_ETH_STATE_RESET)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d106      	bne.n	8002ba4 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f007 fd94 	bl	800a6cc <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	60bb      	str	r3, [r7, #8]
 8002ba8:	4b97      	ldr	r3, [pc, #604]	; (8002e08 <HAL_ETH_Init+0x2a4>)
 8002baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bac:	4a96      	ldr	r2, [pc, #600]	; (8002e08 <HAL_ETH_Init+0x2a4>)
 8002bae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bb2:	6453      	str	r3, [r2, #68]	; 0x44
 8002bb4:	4b94      	ldr	r3, [pc, #592]	; (8002e08 <HAL_ETH_Init+0x2a4>)
 8002bb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bbc:	60bb      	str	r3, [r7, #8]
 8002bbe:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002bc0:	4b92      	ldr	r3, [pc, #584]	; (8002e0c <HAL_ETH_Init+0x2a8>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	4a91      	ldr	r2, [pc, #580]	; (8002e0c <HAL_ETH_Init+0x2a8>)
 8002bc6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002bca:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002bcc:	4b8f      	ldr	r3, [pc, #572]	; (8002e0c <HAL_ETH_Init+0x2a8>)
 8002bce:	685a      	ldr	r2, [r3, #4]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a1b      	ldr	r3, [r3, #32]
 8002bd4:	498d      	ldr	r1, [pc, #564]	; (8002e0c <HAL_ETH_Init+0x2a8>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	604b      	str	r3, [r1, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f042 0201 	orr.w	r2, r2, #1
 8002bec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bf0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bf2:	f7fe ffa7 	bl	8001b44 <HAL_GetTick>
 8002bf6:	6178      	str	r0, [r7, #20]

  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8002bf8:	e011      	b.n	8002c1e <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 8002bfa:	f7fe ffa3 	bl	8001b44 <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002c08:	d909      	bls.n	8002c1e <HAL_ETH_Init+0xba>
    {
      heth->State = HAL_ETH_STATE_TIMEOUT;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2203      	movs	r2, #3
 8002c0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e12b      	b.n	8002e76 <HAL_ETH_Init+0x312>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0301 	and.w	r3, r3, #1
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d1e4      	bne.n	8002bfa <HAL_ETH_Init+0x96>
    }
  }

  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	691b      	ldr	r3, [r3, #16]
 8002c36:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	f023 031c 	bic.w	r3, r3, #28
 8002c3e:	61fb      	str	r3, [r7, #28]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8002c40:	f003 f8a8 	bl	8005d94 <HAL_RCC_GetHCLKFreq>
 8002c44:	61b8      	str	r0, [r7, #24]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	4a71      	ldr	r2, [pc, #452]	; (8002e10 <HAL_ETH_Init+0x2ac>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d908      	bls.n	8002c60 <HAL_ETH_Init+0xfc>
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	4a70      	ldr	r2, [pc, #448]	; (8002e14 <HAL_ETH_Init+0x2b0>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d804      	bhi.n	8002c60 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	f043 0308 	orr.w	r3, r3, #8
 8002c5c:	61fb      	str	r3, [r7, #28]
 8002c5e:	e01a      	b.n	8002c96 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	4a6c      	ldr	r2, [pc, #432]	; (8002e14 <HAL_ETH_Init+0x2b0>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d908      	bls.n	8002c7a <HAL_ETH_Init+0x116>
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	4a6b      	ldr	r2, [pc, #428]	; (8002e18 <HAL_ETH_Init+0x2b4>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d804      	bhi.n	8002c7a <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	f043 030c 	orr.w	r3, r3, #12
 8002c76:	61fb      	str	r3, [r7, #28]
 8002c78:	e00d      	b.n	8002c96 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	4a66      	ldr	r2, [pc, #408]	; (8002e18 <HAL_ETH_Init+0x2b4>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d903      	bls.n	8002c8a <HAL_ETH_Init+0x126>
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	4a65      	ldr	r2, [pc, #404]	; (8002e1c <HAL_ETH_Init+0x2b8>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d904      	bls.n	8002c94 <HAL_ETH_Init+0x130>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else /* ((hclk >= 100000000)&&(hclk < 120000000)) */
  {
    /* CSR Clock Range between 100-120 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	f043 0304 	orr.w	r3, r3, #4
 8002c90:	61fb      	str	r3, [r7, #28]
 8002c92:	e000      	b.n	8002c96 <HAL_ETH_Init+0x132>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8002c94:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	69fa      	ldr	r2, [r7, #28]
 8002c9c:	611a      	str	r2, [r3, #16]

  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8002c9e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f000 fc16 	bl	80034d6 <HAL_ETH_WritePHYRegister>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d00b      	beq.n	8002cc8 <HAL_ETH_Init+0x164>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	613b      	str	r3, [r7, #16]

    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8002cb4:	6939      	ldr	r1, [r7, #16]
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 fdcc 	bl	8003854 <ETH_MACDMAConfig>

    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Return HAL_ERROR */
    return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e0d6      	b.n	8002e76 <HAL_ETH_Init+0x312>
  }

  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8002cc8:	20ff      	movs	r0, #255	; 0xff
 8002cca:	f7fe ff45 	bl	8001b58 <HAL_Delay>

  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	f000 80a4 	beq.w	8002e20 <HAL_ETH_Init+0x2bc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002cd8:	f7fe ff34 	bl	8001b44 <HAL_GetTick>
 8002cdc:	6178      	str	r0, [r7, #20]

    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8002cde:	f107 030c 	add.w	r3, r7, #12
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	2101      	movs	r1, #1
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f000 fb8d 	bl	8003406 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 8002cec:	f7fe ff2a 	bl	8001b44 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d90f      	bls.n	8002d1e <HAL_ETH_Init+0x1ba>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8002d02:	6939      	ldr	r1, [r7, #16]
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f000 fda5 	bl	8003854 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e0ab      	b.n	8002e76 <HAL_ETH_Init+0x312>
      }
    }
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	f003 0304 	and.w	r3, r3, #4
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d0da      	beq.n	8002cde <HAL_ETH_Init+0x17a>


    /* Enable Auto-Negotiation */
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8002d28:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002d2c:	2100      	movs	r1, #0
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 fbd1 	bl	80034d6 <HAL_ETH_WritePHYRegister>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00b      	beq.n	8002d52 <HAL_ETH_Init+0x1ee>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002d3e:	6939      	ldr	r1, [r7, #16]
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f000 fd87 	bl	8003854 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e091      	b.n	8002e76 <HAL_ETH_Init+0x312>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 8002d52:	f7fe fef7 	bl	8001b44 <HAL_GetTick>
 8002d56:	6178      	str	r0, [r7, #20]

    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8002d58:	f107 030c 	add.w	r3, r7, #12
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	2101      	movs	r1, #1
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f000 fb50 	bl	8003406 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8002d66:	f7fe feed 	bl	8001b44 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d90f      	bls.n	8002d98 <HAL_ETH_Init+0x234>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8002d7c:	6939      	ldr	r1, [r7, #16]
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 fd68 	bl	8003854 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e06e      	b.n	8002e76 <HAL_ETH_Init+0x312>
      }

    }
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f003 0320 	and.w	r3, r3, #32
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d0da      	beq.n	8002d58 <HAL_ETH_Init+0x1f4>

    /* Read the result of the auto-negotiation */
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8002da2:	f107 030c 	add.w	r3, r7, #12
 8002da6:	461a      	mov	r2, r3
 8002da8:	211f      	movs	r1, #31
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 fb2b 	bl	8003406 <HAL_ETH_ReadPHYRegister>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d00b      	beq.n	8002dce <HAL_ETH_Init+0x26a>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002dba:	6939      	ldr	r1, [r7, #16]
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f000 fd49 	bl	8003854 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e053      	b.n	8002e76 <HAL_ETH_Init+0x312>
    }

    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	f003 0310 	and.w	r3, r3, #16
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d004      	beq.n	8002de2 <HAL_ETH_Init+0x27e>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002dde:	60da      	str	r2, [r3, #12]
 8002de0:	e002      	b.n	8002de8 <HAL_ETH_Init+0x284>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f003 0304 	and.w	r3, r3, #4
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d003      	beq.n	8002dfa <HAL_ETH_Init+0x296>
    {
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	609a      	str	r2, [r3, #8]
 8002df8:	e034      	b.n	8002e64 <HAL_ETH_Init+0x300>
    }
    else
    {
      /* Set Ethernet speed to 100M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_100M;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002e00:	609a      	str	r2, [r3, #8]
 8002e02:	e02f      	b.n	8002e64 <HAL_ETH_Init+0x300>
 8002e04:	03938700 	.word	0x03938700
 8002e08:	40023800 	.word	0x40023800
 8002e0c:	40013800 	.word	0x40013800
 8002e10:	01312cff 	.word	0x01312cff
 8002e14:	02160ebf 	.word	0x02160ebf
 8002e18:	039386ff 	.word	0x039386ff
 8002e1c:	05f5e0ff 	.word	0x05f5e0ff
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

    /* Set MAC Speed and Duplex Mode */
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	08db      	lsrs	r3, r3, #3
 8002e26:	b29a      	uxth	r2, r3
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	085b      	lsrs	r3, r3, #1
 8002e2e:	b29b      	uxth	r3, r3
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8002e30:	4313      	orrs	r3, r2
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	461a      	mov	r2, r3
 8002e36:	2100      	movs	r1, #0
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f000 fb4c 	bl	80034d6 <HAL_ETH_WritePHYRegister>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d00b      	beq.n	8002e5c <HAL_ETH_Init+0x2f8>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002e48:	6939      	ldr	r1, [r7, #16]
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f000 fd02 	bl	8003854 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e00c      	b.n	8002e76 <HAL_ETH_Init+0x312>
    }

    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8002e5c:	f640 70ff 	movw	r0, #4095	; 0xfff
 8002e60:	f7fe fe7a 	bl	8001b58 <HAL_Delay>
  }

  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8002e64:	6939      	ldr	r1, [r7, #16]
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f000 fcf4 	bl	8003854 <ETH_MACDMAConfig>

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3720      	adds	r7, #32
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop

08002e80 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b087      	sub	sp, #28
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
 8002e8c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d101      	bne.n	8002ea0 <HAL_ETH_DMATxDescListInit+0x20>
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	e052      	b.n	8002f46 <HAL_ETH_DMATxDescListInit+0xc6>
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2202      	movs	r2, #2
 8002eac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	68ba      	ldr	r2, [r7, #8]
 8002eb4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0U; i < TxBuffCount; i++)
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	617b      	str	r3, [r7, #20]
 8002eba:	e030      	b.n	8002f1e <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	015b      	lsls	r3, r3, #5
 8002ec0:	68ba      	ldr	r2, [r7, #8]
 8002ec2:	4413      	add	r3, r2
 8002ec4:	613b      	str	r3, [r7, #16]

    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002ecc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i * ETH_TX_BUF_SIZE]);
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8002ed4:	fb02 f303 	mul.w	r3, r2, r3
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	4413      	add	r3, r2
 8002edc:	461a      	mov	r2, r3
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	609a      	str	r2, [r3, #8]

    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	69db      	ldr	r3, [r3, #28]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d105      	bne.n	8002ef6 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	601a      	str	r2, [r3, #0]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (TxBuffCount - 1))
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	3b01      	subs	r3, #1
 8002efa:	697a      	ldr	r2, [r7, #20]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d208      	bcs.n	8002f12 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab + i + 1);
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	3301      	adds	r3, #1
 8002f04:	015b      	lsls	r3, r3, #5
 8002f06:	68ba      	ldr	r2, [r7, #8]
 8002f08:	4413      	add	r3, r2
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	60da      	str	r2, [r3, #12]
 8002f10:	e002      	b.n	8002f18 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;
 8002f12:	68ba      	ldr	r2, [r7, #8]
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < TxBuffCount; i++)
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	617b      	str	r3, [r7, #20]
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d3ca      	bcc.n	8002ebc <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }

  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68ba      	ldr	r2, [r7, #8]
 8002f2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002f30:	3310      	adds	r3, #16
 8002f32:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	371c      	adds	r7, #28
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bc80      	pop	{r7}
 8002f4e:	4770      	bx	lr

08002f50 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b087      	sub	sp, #28
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	60b9      	str	r1, [r7, #8]
 8002f5a:	607a      	str	r2, [r7, #4]
 8002f5c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d101      	bne.n	8002f70 <HAL_ETH_DMARxDescListInit+0x20>
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	e056      	b.n	800301e <HAL_ETH_DMARxDescListInit+0xce>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2202      	movs	r2, #2
 8002f7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	68ba      	ldr	r2, [r7, #8]
 8002f84:	629a      	str	r2, [r3, #40]	; 0x28

  /* Fill each DMARxDesc descriptor with the right values */
  for (i = 0U; i < RxBuffCount; i++)
 8002f86:	2300      	movs	r3, #0
 8002f88:	617b      	str	r3, [r7, #20]
 8002f8a:	e034      	b.n	8002ff6 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab + i;
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	015b      	lsls	r3, r3, #5
 8002f90:	68ba      	ldr	r2, [r7, #8]
 8002f92:	4413      	add	r3, r2
 8002f94:	613b      	str	r3, [r7, #16]

    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002f9c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002fa4:	605a      	str	r2, [r3, #4]

    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i * ETH_RX_BUF_SIZE]);
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8002fac:	fb02 f303 	mul.w	r3, r2, r3
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	4413      	add	r3, r2
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	609a      	str	r2, [r3, #8]

    if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d105      	bne.n	8002fce <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	605a      	str	r2, [r3, #4]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (RxBuffCount - 1U))
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	3b01      	subs	r3, #1
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d208      	bcs.n	8002fea <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab + i + 1U);
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	3301      	adds	r3, #1
 8002fdc:	015b      	lsls	r3, r3, #5
 8002fde:	68ba      	ldr	r2, [r7, #8]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	60da      	str	r2, [r3, #12]
 8002fe8:	e002      	b.n	8002ff0 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab);
 8002fea:	68ba      	ldr	r2, [r7, #8]
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < RxBuffCount; i++)
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	617b      	str	r3, [r7, #20]
 8002ff6:	697a      	ldr	r2, [r7, #20]
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d3c6      	bcc.n	8002f8c <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }

  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68ba      	ldr	r2, [r7, #8]
 8003004:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003008:	330c      	adds	r3, #12
 800300a:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 800301c:	2300      	movs	r3, #0
}
 800301e:	4618      	mov	r0, r3
 8003020:	371c      	adds	r7, #28
 8003022:	46bd      	mov	sp, r7
 8003024:	bc80      	pop	{r7}
 8003026:	4770      	bx	lr

08003028 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8003028:	b480      	push	{r7}
 800302a:	b087      	sub	sp, #28
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8003032:	2300      	movs	r3, #0
 8003034:	617b      	str	r3, [r7, #20]
 8003036:	2300      	movs	r3, #0
 8003038:	60fb      	str	r3, [r7, #12]
 800303a:	2300      	movs	r3, #0
 800303c:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(heth);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003044:	2b01      	cmp	r3, #1
 8003046:	d101      	bne.n	800304c <HAL_ETH_TransmitFrame+0x24>
 8003048:	2302      	movs	r3, #2
 800304a:	e0cd      	b.n	80031e8 <HAL_ETH_TransmitFrame+0x1c0>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2202      	movs	r2, #2
 8003058:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  if (FrameLength == 0U)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d109      	bne.n	8003076 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2201      	movs	r2, #1
 8003066:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return  HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e0b8      	b.n	80031e8 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if (((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2b00      	cmp	r3, #0
 800307e:	da09      	bge.n	8003094 <HAL_ETH_TransmitFrame+0x6c>
  {
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2212      	movs	r2, #18
 8003084:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2200      	movs	r2, #0
 800308c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e0a9      	b.n	80031e8 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800309a:	4293      	cmp	r3, r2
 800309c:	d915      	bls.n	80030ca <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength / ETH_TX_BUF_SIZE;
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	4a54      	ldr	r2, [pc, #336]	; (80031f4 <HAL_ETH_TransmitFrame+0x1cc>)
 80030a2:	fba2 2303 	umull	r2, r3, r2, r3
 80030a6:	0a9b      	lsrs	r3, r3, #10
 80030a8:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE)
 80030aa:	683a      	ldr	r2, [r7, #0]
 80030ac:	4b51      	ldr	r3, [pc, #324]	; (80031f4 <HAL_ETH_TransmitFrame+0x1cc>)
 80030ae:	fba3 1302 	umull	r1, r3, r3, r2
 80030b2:	0a9b      	lsrs	r3, r3, #10
 80030b4:	f240 51f4 	movw	r1, #1524	; 0x5f4
 80030b8:	fb01 f303 	mul.w	r3, r1, r3
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d005      	beq.n	80030ce <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	3301      	adds	r3, #1
 80030c6:	617b      	str	r3, [r7, #20]
 80030c8:	e001      	b.n	80030ce <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else
  {
    bufcount = 1U;
 80030ca:	2301      	movs	r3, #1
 80030cc:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d11c      	bne.n	800310e <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030de:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 80030e2:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e8:	683a      	ldr	r2, [r7, #0]
 80030ea:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80030ee:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030fa:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80030fe:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	461a      	mov	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	62da      	str	r2, [r3, #44]	; 0x2c
 800310c:	e04b      	b.n	80031a6 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i = 0U; i < bufcount; i++)
 800310e:	2300      	movs	r3, #0
 8003110:	613b      	str	r3, [r7, #16]
 8003112:	e044      	b.n	800319e <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800311e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003122:	601a      	str	r2, [r3, #0]

      if (i == 0U)
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d107      	bne.n	800313a <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003134:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003138:	601a      	str	r2, [r3, #0]
      }

      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800313e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8003142:	605a      	str	r2, [r3, #4]

      if (i == (bufcount - 1U))
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	3b01      	subs	r3, #1
 8003148:	693a      	ldr	r2, [r7, #16]
 800314a:	429a      	cmp	r2, r3
 800314c:	d116      	bne.n	800317c <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003158:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800315c:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	4a25      	ldr	r2, [pc, #148]	; (80031f8 <HAL_ETH_TransmitFrame+0x1d0>)
 8003162:	fb02 f203 	mul.w	r2, r2, r3
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	4413      	add	r3, r2
 800316a:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800316e:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003174:	68fa      	ldr	r2, [r7, #12]
 8003176:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800317a:	605a      	str	r2, [r3, #4]
      }

      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003186:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800318a:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	461a      	mov	r2, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i = 0U; i < bufcount; i++)
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	3301      	adds	r3, #1
 800319c:	613b      	str	r3, [r7, #16]
 800319e:	693a      	ldr	r2, [r7, #16]
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d3b6      	bcc.n	8003114 <HAL_ETH_TransmitFrame+0xec>
    }
  }

  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80031ae:	3314      	adds	r3, #20
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0304 	and.w	r3, r3, #4
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00d      	beq.n	80031d6 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80031c2:	3314      	adds	r3, #20
 80031c4:	2204      	movs	r2, #4
 80031c6:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80031d0:	3304      	adds	r3, #4
 80031d2:	2200      	movs	r2, #0
 80031d4:	601a      	str	r2, [r3, #0]
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2201      	movs	r2, #1
 80031da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	371c      	adds	r7, #28
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bc80      	pop	{r7}
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	ac02b00b 	.word	0xac02b00b
 80031f8:	fffffa0c 	.word	0xfffffa0c

080031fc <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b085      	sub	sp, #20
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0U;
 8003204:	2300      	movs	r3, #0
 8003206:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800320e:	2b01      	cmp	r3, #1
 8003210:	d101      	bne.n	8003216 <HAL_ETH_GetReceivedFrame+0x1a>
 8003212:	2302      	movs	r3, #2
 8003214:	e070      	b.n	80032f8 <HAL_ETH_GetReceivedFrame+0xfc>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2201      	movs	r2, #1
 800321a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2202      	movs	r2, #2
 8003222:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2b00      	cmp	r3, #0
 800322e:	db5a      	blt.n	80032e6 <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if (((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800323a:	2b00      	cmp	r3, #0
 800323c:	d030      	beq.n	80032a0 <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003242:	1c5a      	adds	r2, r3, #1
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	639a      	str	r2, [r3, #56]	; 0x38

      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1U)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800324c:	2b01      	cmp	r3, #1
 800324e:	d103      	bne.n	8003258 <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	631a      	str	r2, [r3, #48]	; 0x30
      }

      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	0c1b      	lsrs	r3, r3, #16
 8003268:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800326c:	3b04      	subs	r3, #4
 800326e:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327a:	689a      	ldr	r2, [r3, #8]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	641a      	str	r2, [r3, #64]	; 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)((heth->RxDesc)->Buffer2NextDescAddr);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	461a      	mov	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Return function status */
      return HAL_OK;
 800329c:	2300      	movs	r3, #0
 800329e:	e02b      	b.n	80032f8 <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d010      	beq.n	80032d0 <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	631a      	str	r2, [r3, #48]	; 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	635a      	str	r2, [r3, #52]	; 0x34
      (heth->RxFrameInfos).SegCount = 1U;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	461a      	mov	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	629a      	str	r2, [r3, #40]	; 0x28
 80032ce:	e00a      	b.n	80032e6 <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */
    else
    {
      (heth->RxFrameInfos).SegCount++;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d4:	1c5a      	adds	r2, r3, #1
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	461a      	mov	r2, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2201      	movs	r2, #1
 80032ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3714      	adds	r7, #20
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bc80      	pop	{r7}
 8003300:	4770      	bx	lr

08003302 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	b082      	sub	sp, #8
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003312:	3314      	adds	r3, #20
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800331a:	2b40      	cmp	r3, #64	; 0x40
 800331c:	d112      	bne.n	8003344 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 f85f 	bl	80033e2 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800332c:	3314      	adds	r3, #20
 800332e:	2240      	movs	r2, #64	; 0x40
 8003330:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2201      	movs	r2, #1
 8003336:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003342:	e01b      	b.n	800337c <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800334c:	3314      	adds	r3, #20
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0301 	and.w	r3, r3, #1
 8003354:	2b01      	cmp	r3, #1
 8003356:	d111      	bne.n	800337c <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	f000 f839 	bl	80033d0 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003366:	3314      	adds	r3, #20
 8003368:	2201      	movs	r2, #1
 800336a:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003384:	3314      	adds	r3, #20
 8003386:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800338a:	601a      	str	r2, [r3, #0]

  /* ETH DMA Error */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003394:	3314      	adds	r3, #20
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800339c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033a0:	d112      	bne.n	80033c8 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 f826 	bl	80033f4 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80033b0:	3314      	adds	r3, #20
 80033b2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80033b6:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 80033c8:	bf00      	nop
 80033ca:	3708      	adds	r7, #8
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80033d8:	bf00      	nop
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	bc80      	pop	{r7}
 80033e0:	4770      	bx	lr

080033e2 <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 80033e2:	b480      	push	{r7}
 80033e4:	b083      	sub	sp, #12
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80033ea:	bf00      	nop
 80033ec:	370c      	adds	r7, #12
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bc80      	pop	{r7}
 80033f2:	4770      	bx	lr

080033f4 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80033fc:	bf00      	nop
 80033fe:	370c      	adds	r7, #12
 8003400:	46bd      	mov	sp, r7
 8003402:	bc80      	pop	{r7}
 8003404:	4770      	bx	lr

08003406 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param  RegValue PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8003406:	b580      	push	{r7, lr}
 8003408:	b086      	sub	sp, #24
 800340a:	af00      	add	r7, sp, #0
 800340c:	60f8      	str	r0, [r7, #12]
 800340e:	460b      	mov	r3, r1
 8003410:	607a      	str	r2, [r7, #4]
 8003412:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8003414:	2300      	movs	r3, #0
 8003416:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8003418:	2300      	movs	r3, #0
 800341a:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003422:	b2db      	uxtb	r3, r3
 8003424:	2b82      	cmp	r3, #130	; 0x82
 8003426:	d101      	bne.n	800342c <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8003428:	2302      	movs	r3, #2
 800342a:	e050      	b.n	80034ce <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2282      	movs	r2, #130	; 0x82
 8003430:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	f003 031c 	and.w	r3, r3, #28
 8003442:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	8a1b      	ldrh	r3, [r3, #16]
 8003448:	02db      	lsls	r3, r3, #11
 800344a:	b29b      	uxth	r3, r3
 800344c:	697a      	ldr	r2, [r7, #20]
 800344e:	4313      	orrs	r3, r2
 8003450:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8003452:	897b      	ldrh	r3, [r7, #10]
 8003454:	019b      	lsls	r3, r3, #6
 8003456:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800345a:	697a      	ldr	r2, [r7, #20]
 800345c:	4313      	orrs	r3, r2
 800345e:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	f023 0302 	bic.w	r3, r3, #2
 8003466:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	f043 0301 	orr.w	r3, r3, #1
 800346e:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	697a      	ldr	r2, [r7, #20]
 8003476:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003478:	f7fe fb64 	bl	8001b44 <HAL_GetTick>
 800347c:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800347e:	e015      	b.n	80034ac <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8003480:	f7fe fb60 	bl	8001b44 <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800348e:	d309      	bcc.n	80034a4 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State = HAL_ETH_STATE_READY;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 80034a0:	2303      	movs	r3, #3
 80034a2:	e014      	b.n	80034ce <HAL_ETH_ReadPHYRegister+0xc8>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	691b      	ldr	r3, [r3, #16]
 80034aa:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	f003 0301 	and.w	r3, r3, #1
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d1e4      	bne.n	8003480 <HAL_ETH_ReadPHYRegister+0x7a>
  }

  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	695b      	ldr	r3, [r3, #20]
 80034bc:	b29b      	uxth	r3, r3
 80034be:	461a      	mov	r2, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3718      	adds	r7, #24
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 80034d6:	b580      	push	{r7, lr}
 80034d8:	b086      	sub	sp, #24
 80034da:	af00      	add	r7, sp, #0
 80034dc:	60f8      	str	r0, [r7, #12]
 80034de:	460b      	mov	r3, r1
 80034e0:	607a      	str	r2, [r7, #4]
 80034e2:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80034e4:	2300      	movs	r3, #0
 80034e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80034e8:	2300      	movs	r3, #0
 80034ea:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	2b42      	cmp	r3, #66	; 0x42
 80034f6:	d101      	bne.n	80034fc <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 80034f8:	2302      	movs	r3, #2
 80034fa:	e04e      	b.n	800359a <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2242      	movs	r2, #66	; 0x42
 8003500:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	691b      	ldr	r3, [r3, #16]
 800350a:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	f003 031c 	and.w	r3, r3, #28
 8003512:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8a1b      	ldrh	r3, [r3, #16]
 8003518:	02db      	lsls	r3, r3, #11
 800351a:	b29b      	uxth	r3, r3
 800351c:	697a      	ldr	r2, [r7, #20]
 800351e:	4313      	orrs	r3, r2
 8003520:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8003522:	897b      	ldrh	r3, [r7, #10]
 8003524:	019b      	lsls	r3, r3, #6
 8003526:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800352a:	697a      	ldr	r2, [r7, #20]
 800352c:	4313      	orrs	r3, r2
 800352e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	f043 0302 	orr.w	r3, r3, #2
 8003536:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	f043 0301 	orr.w	r3, r3, #1
 800353e:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	b29a      	uxth	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	697a      	ldr	r2, [r7, #20]
 8003550:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003552:	f7fe faf7 	bl	8001b44 <HAL_GetTick>
 8003556:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003558:	e015      	b.n	8003586 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 800355a:	f7fe faf3 	bl	8001b44 <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003568:	d309      	bcc.n	800357e <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State = HAL_ETH_STATE_READY;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2201      	movs	r2, #1
 800356e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e00d      	b.n	800359a <HAL_ETH_WritePHYRegister+0xc4>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	691b      	ldr	r3, [r3, #16]
 8003584:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	2b00      	cmp	r3, #0
 800358e:	d1e4      	bne.n	800355a <HAL_ETH_WritePHYRegister+0x84>
  }

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3718      	adds	r7, #24
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}

080035a2 <HAL_ETH_Start>:
 * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 *         the configuration information for ETHERNET module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 80035a2:	b580      	push	{r7, lr}
 80035a4:	b082      	sub	sp, #8
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d101      	bne.n	80035b8 <HAL_ETH_Start+0x16>
 80035b4:	2302      	movs	r3, #2
 80035b6:	e01f      	b.n	80035f8 <HAL_ETH_Start+0x56>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2202      	movs	r2, #2
 80035c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f000 fb43 	bl	8003c54 <ETH_MACTransmissionEnable>

  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f000 fb7a 	bl	8003cc8 <ETH_MACReceptionEnable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f000 fc0d 	bl	8003df4 <ETH_FlushTransmitFIFO>

  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 fbae 	bl	8003d3c <ETH_DMATransmissionEnable>

  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f000 fbd9 	bl	8003d98 <ETH_DMAReceptionEnable>

  /* Set the ETH state to READY*/
  heth->State = HAL_ETH_STATE_READY;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3708      	adds	r7, #8
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800360e:	2b01      	cmp	r3, #1
 8003610:	d101      	bne.n	8003616 <HAL_ETH_Stop+0x16>
 8003612:	2302      	movs	r3, #2
 8003614:	e01f      	b.n	8003656 <HAL_ETH_Stop+0x56>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2202      	movs	r2, #2
 8003622:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 fb9f 	bl	8003d6a <ETH_DMATransmissionDisable>

  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f000 fbca 	bl	8003dc6 <ETH_DMAReceptionDisable>

  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 fb65 	bl	8003d02 <ETH_MACReceptionDisable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	f000 fbdb 	bl	8003df4 <ETH_FlushTransmitFIFO>

  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f000 fb25 	bl	8003c8e <ETH_MACTransmissionDisable>

  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3708      	adds	r7, #8
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
	...

08003660 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b084      	sub	sp, #16
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
 8003668:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 800366a:	2300      	movs	r3, #0
 800366c:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003674:	2b01      	cmp	r3, #1
 8003676:	d101      	bne.n	800367c <HAL_ETH_ConfigMAC+0x1c>
 8003678:	2302      	movs	r3, #2
 800367a:	e0e4      	b.n	8003846 <HAL_ETH_ConfigMAC+0x1e6>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2202      	movs	r2, #2
 8003688:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

  if (macconf != NULL)
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	2b00      	cmp	r3, #0
 8003690:	f000 80b1 	beq.w	80037f6 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));

    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	4b6c      	ldr	r3, [pc, #432]	; (8003850 <HAL_ETH_ConfigMAC+0x1f0>)
 80036a0:	4013      	ands	r3, r2
 80036a2:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
                          macconf->Jabber |
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 80036ac:	431a      	orrs	r2, r3
                          macconf->InterFrameGap |
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	689b      	ldr	r3, [r3, #8]
                          macconf->Jabber |
 80036b2:	431a      	orrs	r2, r3
                          macconf->CarrierSense |
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	68db      	ldr	r3, [r3, #12]
                          macconf->InterFrameGap |
 80036b8:	431a      	orrs	r2, r3
                          (heth->Init).Speed |
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	689b      	ldr	r3, [r3, #8]
                          macconf->CarrierSense |
 80036be:	431a      	orrs	r2, r3
                          macconf->ReceiveOwn |
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	691b      	ldr	r3, [r3, #16]
                          (heth->Init).Speed |
 80036c4:	431a      	orrs	r2, r3
                          macconf->LoopbackMode |
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	695b      	ldr	r3, [r3, #20]
                          macconf->ReceiveOwn |
 80036ca:	431a      	orrs	r2, r3
                          (heth->Init).DuplexMode |
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	68db      	ldr	r3, [r3, #12]
                          macconf->LoopbackMode |
 80036d0:	431a      	orrs	r2, r3
                          macconf->ChecksumOffload |
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	699b      	ldr	r3, [r3, #24]
                          (heth->Init).DuplexMode |
 80036d6:	431a      	orrs	r2, r3
                          macconf->RetryTransmission |
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	69db      	ldr	r3, [r3, #28]
                          macconf->ChecksumOffload |
 80036dc:	431a      	orrs	r2, r3
                          macconf->AutomaticPadCRCStrip |
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	6a1b      	ldr	r3, [r3, #32]
                          macconf->RetryTransmission |
 80036e2:	431a      	orrs	r2, r3
                          macconf->BackOffLimit |
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          macconf->AutomaticPadCRCStrip |
 80036e8:	431a      	orrs	r2, r3
                          macconf->DeferralCheck);
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          macconf->BackOffLimit |
 80036ee:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 80036f0:	68fa      	ldr	r2, [r7, #12]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003706:	2001      	movs	r0, #1
 8003708:	f7fe fa26 	bl	8001b58 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	68fa      	ldr	r2, [r7, #12]
 8003712:	601a      	str	r2, [r3, #0]

    /*----------------------- ETHERNET MACFFR Configuration --------------------*/
    /* Write to ETHERNET MACFFR */
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 800371c:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8003722:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception |
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8003728:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception |
 800372e:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8003734:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 800373a:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8003746:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8003748:	605a      	str	r2, [r3, #4]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFFR;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003752:	2001      	movs	r0, #1
 8003754:	f7fe fa00 	bl	8001b58 <HAL_Delay>
    (heth->Instance)->MACFFR = tmpreg1;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68fa      	ldr	r2, [r7, #12]
 800375e:	605a      	str	r2, [r3, #4]

    /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
    /* Write to ETHERNET MACHTHR */
    (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	683a      	ldr	r2, [r7, #0]
 8003766:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003768:	609a      	str	r2, [r3, #8]

    /* Write to ETHERNET MACHTLR */
    (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	683a      	ldr	r2, [r7, #0]
 8003770:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003772:	60da      	str	r2, [r3, #12]
    /*----------------------- ETHERNET MACFCR Configuration --------------------*/

    /* Get the ETHERNET MACFCR value */
    tmpreg1 = (heth->Instance)->MACFCR;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	699b      	ldr	r3, [r3, #24]
 800377a:	60fb      	str	r3, [r7, #12]
    /* Clear xx bits */
    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003782:	4013      	ands	r3, r2
 8003784:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800378a:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003790:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8003796:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect |
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 800379c:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect |
 80037a2:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl);
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 80037a8:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80037aa:	68fa      	ldr	r2, [r7, #12]
 80037ac:	4313      	orrs	r3, r2
 80037ae:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACFCR */
    (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	68fa      	ldr	r2, [r7, #12]
 80037b6:	619a      	str	r2, [r3, #24]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFCR;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	699b      	ldr	r3, [r3, #24]
 80037be:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80037c0:	2001      	movs	r0, #1
 80037c2:	f7fe f9c9 	bl	8001b58 <HAL_Delay>
    (heth->Instance)->MACFCR = tmpreg1;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	619a      	str	r2, [r3, #24]

    /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                             macconf->VLANTagIdentifier);
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	430a      	orrs	r2, r1
 80037dc:	61da      	str	r2, [r3, #28]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	69db      	ldr	r3, [r3, #28]
 80037e4:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80037e6:	2001      	movs	r0, #1
 80037e8:	f7fe f9b6 	bl	8001b58 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68fa      	ldr	r2, [r7, #12]
 80037f2:	61da      	str	r2, [r3, #28]
 80037f4:	e01e      	b.n	8003834 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	60fb      	str	r3, [r7, #12]

    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003804:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	689a      	ldr	r2, [r3, #8]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	4313      	orrs	r3, r2
 8003810:	68fa      	ldr	r2, [r7, #12]
 8003812:	4313      	orrs	r3, r2
 8003814:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	68fa      	ldr	r2, [r7, #12]
 800381c:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003826:	2001      	movs	r0, #1
 8003828:	f7fe f996 	bl	8001b58 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	68fa      	ldr	r2, [r7, #12]
 8003832:	601a      	str	r2, [r3, #0]
  }

  /* Set the ETH state to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8003844:	2300      	movs	r3, #0
}
 8003846:	4618      	mov	r0, r3
 8003848:	3710      	adds	r7, #16
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	ff20810f 	.word	0xff20810f

08003854 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b0b0      	sub	sp, #192	; 0xc0
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 800385e:	2300      	movs	r3, #0
 8003860:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d007      	beq.n	800387a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003870:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003878:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800387a:	2300      	movs	r3, #0
 800387c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800387e:	2300      	movs	r3, #0
 8003880:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8003882:	2300      	movs	r3, #0
 8003884:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8003886:	2300      	movs	r3, #0
 8003888:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800388a:	2300      	movs	r3, #0
 800388c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800388e:	2300      	movs	r3, #0
 8003890:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	69db      	ldr	r3, [r3, #28]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d103      	bne.n	80038a2 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800389a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800389e:	663b      	str	r3, [r7, #96]	; 0x60
 80038a0:	e001      	b.n	80038a6 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80038a2:	2300      	movs	r3, #0
 80038a4:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80038a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038aa:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80038ac:	2300      	movs	r3, #0
 80038ae:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80038b0:	2300      	movs	r3, #0
 80038b2:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80038b4:	2300      	movs	r3, #0
 80038b6:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80038b8:	2300      	movs	r3, #0
 80038ba:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80038bc:	2300      	movs	r3, #0
 80038be:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80038c0:	2340      	movs	r3, #64	; 0x40
 80038c2:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80038c4:	2300      	movs	r3, #0
 80038c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80038ca:	2300      	movs	r3, #0
 80038cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80038d0:	2300      	movs	r3, #0
 80038d2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80038d6:	2300      	movs	r3, #0
 80038d8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80038dc:	2300      	movs	r3, #0
 80038de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 80038e2:	2300      	movs	r3, #0
 80038e4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 80038e8:	2300      	movs	r3, #0
 80038ea:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 80038ee:	2300      	movs	r3, #0
 80038f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 80038f4:	2380      	movs	r3, #128	; 0x80
 80038f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80038fa:	2300      	movs	r3, #0
 80038fc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8003900:	2300      	movs	r3, #0
 8003902:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8003906:	2300      	movs	r3, #0
 8003908:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 800390c:	2300      	movs	r3, #0
 800390e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8003912:	2300      	movs	r3, #0
 8003914:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8003918:	2300      	movs	r3, #0
 800391a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003928:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800392c:	4bac      	ldr	r3, [pc, #688]	; (8003be0 <ETH_MACDMAConfig+0x38c>)
 800392e:	4013      	ands	r3, r2
 8003930:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8003934:	6cba      	ldr	r2, [r7, #72]	; 0x48
                        macinit.Jabber |
 8003936:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8003938:	431a      	orrs	r2, r3
                        macinit.InterFrameGap |
 800393a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                        macinit.Jabber |
 800393c:	431a      	orrs	r2, r3
                        macinit.CarrierSense |
 800393e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                        macinit.InterFrameGap |
 8003940:	431a      	orrs	r2, r3
                        (heth->Init).Speed |
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	689b      	ldr	r3, [r3, #8]
                        macinit.CarrierSense |
 8003946:	431a      	orrs	r2, r3
                        macinit.ReceiveOwn |
 8003948:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                        (heth->Init).Speed |
 800394a:	431a      	orrs	r2, r3
                        macinit.LoopbackMode |
 800394c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                        macinit.ReceiveOwn |
 800394e:	431a      	orrs	r2, r3
                        (heth->Init).DuplexMode |
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	68db      	ldr	r3, [r3, #12]
                        macinit.LoopbackMode |
 8003954:	431a      	orrs	r2, r3
                        macinit.ChecksumOffload |
 8003956:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                        (heth->Init).DuplexMode |
 8003958:	431a      	orrs	r2, r3
                        macinit.RetryTransmission |
 800395a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                        macinit.ChecksumOffload |
 800395c:	431a      	orrs	r2, r3
                        macinit.AutomaticPadCRCStrip |
 800395e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                        macinit.RetryTransmission |
 8003960:	431a      	orrs	r2, r3
                        macinit.BackOffLimit |
 8003962:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                        macinit.AutomaticPadCRCStrip |
 8003964:	431a      	orrs	r2, r3
                        macinit.DeferralCheck);
 8003966:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                        macinit.BackOffLimit |
 8003968:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 800396a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800396e:	4313      	orrs	r3, r2
 8003970:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800397c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003988:	2001      	movs	r0, #1
 800398a:	f7fe f8e5 	bl	8001b58 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003996:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8003998:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 800399a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 800399c:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 800399e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 80039a0:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception |
 80039a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 80039a6:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80039a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception |
 80039ac:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80039ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80039b2:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80039b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80039b8:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80039bc:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80039c4:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80039c6:	605a      	str	r2, [r3, #4]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80039d2:	2001      	movs	r0, #1
 80039d4:	f7fe f8c0 	bl	8001b58 <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80039e0:	605a      	str	r2, [r3, #4]

  /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
  /* Write to ETHERNET MACHTHR */
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80039ea:	609a      	str	r2, [r3, #8]

  /* Write to ETHERNET MACHTLR */
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80039f4:	60da      	str	r2, [r3, #12]
  /*----------------------- ETHERNET MACFCR Configuration -------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	699b      	ldr	r3, [r3, #24]
 80039fc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003a00:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003a04:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003a08:	4013      	ands	r3, r2
 8003a0a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
  /* Set the PLT bit according to ETH PauseLowThreshold value */
  /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
  /* Set the RFE bit according to ETH ReceiveFlowControl value */
  /* Set the TFE bit according to ETH TransmitFlowControl value */
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8003a0e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003a12:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8003a14:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8003a18:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8003a1a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8003a1e:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
 8003a20:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8003a24:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8003a26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect |
 8003a2a:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl);
 8003a2c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8003a30:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8003a32:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003a36:	4313      	orrs	r3, r2
 8003a38:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003a44:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	699b      	ldr	r3, [r3, #24]
 8003a4c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003a50:	2001      	movs	r0, #1
 8003a52:	f7fe f881 	bl	8001b58 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003a5e:	619a      	str	r2, [r3, #24]

  /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
  /* Set the ETV bit according to ETH VLANTagComparison value */
  /* Set the VL bit according to ETH VLANTagIdentifier value */
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8003a60:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                           macinit.VLANTagIdentifier);
 8003a64:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	430a      	orrs	r2, r1
 8003a6e:	61da      	str	r2, [r3, #28]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACVLANTR;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	69db      	ldr	r3, [r3, #28]
 8003a76:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003a7a:	2001      	movs	r0, #1
 8003a7c:	f7fe f86c 	bl	8001b58 <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003a88:	61da      	str	r2, [r3, #28]

  /* Ethernet DMA default initialization ************************************/
  dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	60bb      	str	r3, [r7, #8]
  dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8003a8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a92:	60fb      	str	r3, [r7, #12]
  dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8003a94:	2300      	movs	r3, #0
 8003a96:	613b      	str	r3, [r7, #16]
  dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 8003a98:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003a9c:	617b      	str	r3, [r7, #20]
  dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	61bb      	str	r3, [r7, #24]
  dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	61fb      	str	r3, [r7, #28]
  dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	623b      	str	r3, [r7, #32]
  dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	627b      	str	r3, [r7, #36]	; 0x24
  dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8003aae:	2304      	movs	r3, #4
 8003ab0:	62bb      	str	r3, [r7, #40]	; 0x28
  dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8003ab2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
  dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8003ab8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003abc:	633b      	str	r3, [r7, #48]	; 0x30
  dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003abe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003ac2:	637b      	str	r3, [r7, #52]	; 0x34
  dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003ac4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ac8:	63bb      	str	r3, [r7, #56]	; 0x38
  dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8003aca:	2380      	movs	r3, #128	; 0x80
 8003acc:	63fb      	str	r3, [r7, #60]	; 0x3c
  dmainit.DescriptorSkipLength = 0x0U;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	643b      	str	r3, [r7, #64]	; 0x40
  dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	647b      	str	r3, [r7, #68]	; 0x44

  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ade:	3318      	adds	r3, #24
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003ae6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003aea:	4b3e      	ldr	r3, [pc, #248]	; (8003be4 <ETH_MACDMAConfig+0x390>)
 8003aec:	4013      	ands	r3, r2
 8003aee:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the TTC bit according to ETH TransmitThresholdControl value */
  /* Set the FEF bit according to ETH ForwardErrorFrames value */
  /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
  /* Set the RTC bit according to ETH ReceiveThresholdControl value */
  /* Set the OSF bit according to ETH SecondFrameOperate value */
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8003af2:	68ba      	ldr	r2, [r7, #8]
                        dmainit.ReceiveStoreForward |
 8003af4:	68fb      	ldr	r3, [r7, #12]
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8003af6:	431a      	orrs	r2, r3
                        dmainit.FlushReceivedFrame |
 8003af8:	693b      	ldr	r3, [r7, #16]
                        dmainit.ReceiveStoreForward |
 8003afa:	431a      	orrs	r2, r3
                        dmainit.TransmitStoreForward |
 8003afc:	697b      	ldr	r3, [r7, #20]
                        dmainit.FlushReceivedFrame |
 8003afe:	431a      	orrs	r2, r3
                        dmainit.TransmitThresholdControl |
 8003b00:	69bb      	ldr	r3, [r7, #24]
                        dmainit.TransmitStoreForward |
 8003b02:	431a      	orrs	r2, r3
                        dmainit.ForwardErrorFrames |
 8003b04:	69fb      	ldr	r3, [r7, #28]
                        dmainit.TransmitThresholdControl |
 8003b06:	431a      	orrs	r2, r3
                        dmainit.ForwardUndersizedGoodFrames |
 8003b08:	6a3b      	ldr	r3, [r7, #32]
                        dmainit.ForwardErrorFrames |
 8003b0a:	431a      	orrs	r2, r3
                        dmainit.ReceiveThresholdControl |
 8003b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                        dmainit.ForwardUndersizedGoodFrames |
 8003b0e:	431a      	orrs	r2, r3
                        dmainit.SecondFrameOperate);
 8003b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
                        dmainit.ReceiveThresholdControl |
 8003b12:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8003b14:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b26:	3318      	adds	r3, #24
 8003b28:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003b2c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b36:	3318      	adds	r3, #24
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003b3e:	2001      	movs	r0, #1
 8003b40:	f7fe f80a 	bl	8001b58 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b4c:	3318      	adds	r3, #24
 8003b4e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003b52:	601a      	str	r2, [r3, #0]
  /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
  /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
  /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
  /* Set the DSL bit according to ETH DesciptorSkipLength value */
  /* Set the PR and DA bits according to ETH DMAArbitration value */
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8003b54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                        dmainit.FixedBurst |
 8003b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8003b58:	431a      	orrs	r2, r3
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8003b5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                        dmainit.FixedBurst |
 8003b5c:	431a      	orrs	r2, r3
                                        dmainit.TxDMABurstLength |
 8003b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8003b60:	431a      	orrs	r2, r3
                                        dmainit.EnhancedDescriptorFormat |
 8003b62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                        dmainit.TxDMABurstLength |
 8003b64:	431a      	orrs	r2, r3
                                        (dmainit.DescriptorSkipLength << 2U) |
 8003b66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b68:	009b      	lsls	r3, r3, #2
                                        dmainit.EnhancedDescriptorFormat |
 8003b6a:	431a      	orrs	r2, r3
                                        dmainit.DMAArbitration |
 8003b6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                        (dmainit.DescriptorSkipLength << 2U) |
 8003b6e:	431a      	orrs	r2, r3
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003b78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b7c:	601a      	str	r2, [r3, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003b8c:	2001      	movs	r0, #1
 8003b8e:	f7fd ffe3 	bl	8001b58 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b9a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003b9e:	601a      	str	r2, [r3, #0]

  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d10f      	bne.n	8003bc8 <ETH_MACDMAConfig+0x374>
  {
    /* Enable the Ethernet Rx Interrupt */
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bb0:	331c      	adds	r3, #28
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003bbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bc0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bc4:	331c      	adds	r3, #28
 8003bc6:	601a      	str	r2, [r3, #0]
  }

  /* Initialize MAC address in ethernet MAC */
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	461a      	mov	r2, r3
 8003bce:	2100      	movs	r1, #0
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f000 f809 	bl	8003be8 <ETH_MACAddressConfig>
}
 8003bd6:	bf00      	nop
 8003bd8:	37c0      	adds	r7, #192	; 0xc0
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	ff20810f 	.word	0xff20810f
 8003be4:	f8de3f23 	.word	0xf8de3f23

08003be8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b087      	sub	sp, #28
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	3305      	adds	r3, #5
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	021b      	lsls	r3, r3, #8
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	3204      	adds	r2, #4
 8003c00:	7812      	ldrb	r2, [r2, #0]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003c06:	68ba      	ldr	r2, [r7, #8]
 8003c08:	4b10      	ldr	r3, [pc, #64]	; (8003c4c <ETH_MACAddressConfig+0x64>)
 8003c0a:	4413      	add	r3, r2
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	3303      	adds	r3, #3
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	061a      	lsls	r2, r3, #24
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	3302      	adds	r3, #2
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	041b      	lsls	r3, r3, #16
 8003c22:	431a      	orrs	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	3301      	adds	r3, #1
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	021b      	lsls	r3, r3, #8
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	7812      	ldrb	r2, [r2, #0]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003c36:	68ba      	ldr	r2, [r7, #8]
 8003c38:	4b05      	ldr	r3, [pc, #20]	; (8003c50 <ETH_MACAddressConfig+0x68>)
 8003c3a:	4413      	add	r3, r2
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	6013      	str	r3, [r2, #0]
}
 8003c42:	bf00      	nop
 8003c44:	371c      	adds	r7, #28
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bc80      	pop	{r7}
 8003c4a:	4770      	bx	lr
 8003c4c:	40028040 	.word	0x40028040
 8003c50:	40028044 	.word	0x40028044

08003c54 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f042 0208 	orr.w	r2, r2, #8
 8003c6e:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003c78:	2001      	movs	r0, #1
 8003c7a:	f000 f8e5 	bl	8003e48 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	68fa      	ldr	r2, [r7, #12]
 8003c84:	601a      	str	r2, [r3, #0]
}
 8003c86:	bf00      	nop
 8003c88:	3710      	adds	r7, #16
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}

08003c8e <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{
 8003c8e:	b580      	push	{r7, lr}
 8003c90:	b084      	sub	sp, #16
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003c96:	2300      	movs	r3, #0
 8003c98:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f022 0208 	bic.w	r2, r2, #8
 8003ca8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003cb2:	2001      	movs	r0, #1
 8003cb4:	f000 f8c8 	bl	8003e48 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68fa      	ldr	r2, [r7, #12]
 8003cbe:	601a      	str	r2, [r3, #0]
}
 8003cc0:	bf00      	nop
 8003cc2:	3710      	adds	r7, #16
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f042 0204 	orr.w	r2, r2, #4
 8003ce2:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003cec:	2001      	movs	r0, #1
 8003cee:	f000 f8ab 	bl	8003e48 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	68fa      	ldr	r2, [r7, #12]
 8003cf8:	601a      	str	r2, [r3, #0]
}
 8003cfa:	bf00      	nop
 8003cfc:	3710      	adds	r7, #16
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}

08003d02 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{
 8003d02:	b580      	push	{r7, lr}
 8003d04:	b084      	sub	sp, #16
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f022 0204 	bic.w	r2, r2, #4
 8003d1c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003d26:	2001      	movs	r0, #1
 8003d28:	f000 f88e 	bl	8003e48 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	68fa      	ldr	r2, [r7, #12]
 8003d32:	601a      	str	r2, [r3, #0]
}
 8003d34:	bf00      	nop
 8003d36:	3710      	adds	r7, #16
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d4c:	3318      	adds	r3, #24
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d5c:	3318      	adds	r3, #24
 8003d5e:	601a      	str	r2, [r3, #0]
}
 8003d60:	bf00      	nop
 8003d62:	370c      	adds	r7, #12
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bc80      	pop	{r7}
 8003d68:	4770      	bx	lr

08003d6a <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{
 8003d6a:	b480      	push	{r7}
 8003d6c:	b083      	sub	sp, #12
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d7a:	3318      	adds	r3, #24
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d8a:	3318      	adds	r3, #24
 8003d8c:	601a      	str	r2, [r3, #0]
}
 8003d8e:	bf00      	nop
 8003d90:	370c      	adds	r7, #12
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bc80      	pop	{r7}
 8003d96:	4770      	bx	lr

08003d98 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003da8:	3318      	adds	r3, #24
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f042 0202 	orr.w	r2, r2, #2
 8003db4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003db8:	3318      	adds	r3, #24
 8003dba:	601a      	str	r2, [r3, #0]
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bc80      	pop	{r7}
 8003dc4:	4770      	bx	lr

08003dc6 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	b083      	sub	sp, #12
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003dd6:	3318      	adds	r3, #24
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f022 0202 	bic.w	r2, r2, #2
 8003de2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003de6:	3318      	adds	r3, #24
 8003de8:	601a      	str	r2, [r3, #0]
}
 8003dea:	bf00      	nop
 8003dec:	370c      	adds	r7, #12
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bc80      	pop	{r7}
 8003df2:	4770      	bx	lr

08003df4 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e08:	3318      	adds	r3, #24
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003e14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e18:	3318      	adds	r3, #24
 8003e1a:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e24:	3318      	adds	r3, #24
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003e2a:	2001      	movs	r0, #1
 8003e2c:	f000 f80c 	bl	8003e48 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	68fa      	ldr	r2, [r7, #12]
 8003e36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e3a:	3318      	adds	r3, #24
 8003e3c:	601a      	str	r2, [r3, #0]
}
 8003e3e:	bf00      	nop
 8003e40:	3710      	adds	r7, #16
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
	...

08003e48 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b085      	sub	sp, #20
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e50:	4b0a      	ldr	r3, [pc, #40]	; (8003e7c <ETH_Delay+0x34>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a0a      	ldr	r2, [pc, #40]	; (8003e80 <ETH_Delay+0x38>)
 8003e56:	fba2 2303 	umull	r2, r3, r2, r3
 8003e5a:	0a5b      	lsrs	r3, r3, #9
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	fb02 f303 	mul.w	r3, r2, r3
 8003e62:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003e64:	bf00      	nop
  }
  while (Delay --);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	1e5a      	subs	r2, r3, #1
 8003e6a:	60fa      	str	r2, [r7, #12]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d1f9      	bne.n	8003e64 <ETH_Delay+0x1c>
}
 8003e70:	bf00      	nop
 8003e72:	3714      	adds	r7, #20
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bc80      	pop	{r7}
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	20000004 	.word	0x20000004
 8003e80:	10624dd3 	.word	0x10624dd3

08003e84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b087      	sub	sp, #28
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e92:	e16f      	b.n	8004174 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	2101      	movs	r1, #1
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	f000 8161 	beq.w	800416e <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d00b      	beq.n	8003ecc <HAL_GPIO_Init+0x48>
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	2b02      	cmp	r3, #2
 8003eba:	d007      	beq.n	8003ecc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003ec0:	2b11      	cmp	r3, #17
 8003ec2:	d003      	beq.n	8003ecc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	2b12      	cmp	r3, #18
 8003eca:	d130      	bne.n	8003f2e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	2203      	movs	r2, #3
 8003ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8003edc:	43db      	mvns	r3, r3
 8003ede:	693a      	ldr	r2, [r7, #16]
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	68da      	ldr	r2, [r3, #12]
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	005b      	lsls	r3, r3, #1
 8003eec:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef0:	693a      	ldr	r2, [r7, #16]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	693a      	ldr	r2, [r7, #16]
 8003efa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f02:	2201      	movs	r2, #1
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0a:	43db      	mvns	r3, r3
 8003f0c:	693a      	ldr	r2, [r7, #16]
 8003f0e:	4013      	ands	r3, r2
 8003f10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	091b      	lsrs	r3, r3, #4
 8003f18:	f003 0201 	and.w	r2, r3, #1
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f22:	693a      	ldr	r2, [r7, #16]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	693a      	ldr	r2, [r7, #16]
 8003f2c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	2203      	movs	r2, #3
 8003f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3e:	43db      	mvns	r3, r3
 8003f40:	693a      	ldr	r2, [r7, #16]
 8003f42:	4013      	ands	r3, r2
 8003f44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	689a      	ldr	r2, [r3, #8]
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	005b      	lsls	r3, r3, #1
 8003f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f52:	693a      	ldr	r2, [r7, #16]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	693a      	ldr	r2, [r7, #16]
 8003f5c:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d003      	beq.n	8003f6e <HAL_GPIO_Init+0xea>
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	2b12      	cmp	r3, #18
 8003f6c:	d123      	bne.n	8003fb6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	08da      	lsrs	r2, r3, #3
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	3208      	adds	r2, #8
 8003f76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	f003 0307 	and.w	r3, r3, #7
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	220f      	movs	r2, #15
 8003f86:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8a:	43db      	mvns	r3, r3
 8003f8c:	693a      	ldr	r2, [r7, #16]
 8003f8e:	4013      	ands	r3, r2
 8003f90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	691a      	ldr	r2, [r3, #16]
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	f003 0307 	and.w	r3, r3, #7
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa2:	693a      	ldr	r2, [r7, #16]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	08da      	lsrs	r2, r3, #3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	3208      	adds	r2, #8
 8003fb0:	6939      	ldr	r1, [r7, #16]
 8003fb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	005b      	lsls	r3, r3, #1
 8003fc0:	2203      	movs	r2, #3
 8003fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc6:	43db      	mvns	r3, r3
 8003fc8:	693a      	ldr	r2, [r7, #16]
 8003fca:	4013      	ands	r3, r2
 8003fcc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f003 0203 	and.w	r2, r3, #3
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	005b      	lsls	r3, r3, #1
 8003fda:	fa02 f303 	lsl.w	r3, r2, r3
 8003fde:	693a      	ldr	r2, [r7, #16]
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	693a      	ldr	r2, [r7, #16]
 8003fe8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	f000 80bb 	beq.w	800416e <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	60bb      	str	r3, [r7, #8]
 8003ffc:	4b64      	ldr	r3, [pc, #400]	; (8004190 <HAL_GPIO_Init+0x30c>)
 8003ffe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004000:	4a63      	ldr	r2, [pc, #396]	; (8004190 <HAL_GPIO_Init+0x30c>)
 8004002:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004006:	6453      	str	r3, [r2, #68]	; 0x44
 8004008:	4b61      	ldr	r3, [pc, #388]	; (8004190 <HAL_GPIO_Init+0x30c>)
 800400a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800400c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004010:	60bb      	str	r3, [r7, #8]
 8004012:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004014:	4a5f      	ldr	r2, [pc, #380]	; (8004194 <HAL_GPIO_Init+0x310>)
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	089b      	lsrs	r3, r3, #2
 800401a:	3302      	adds	r3, #2
 800401c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004020:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	f003 0303 	and.w	r3, r3, #3
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	220f      	movs	r2, #15
 800402c:	fa02 f303 	lsl.w	r3, r2, r3
 8004030:	43db      	mvns	r3, r3
 8004032:	693a      	ldr	r2, [r7, #16]
 8004034:	4013      	ands	r3, r2
 8004036:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	4a57      	ldr	r2, [pc, #348]	; (8004198 <HAL_GPIO_Init+0x314>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d031      	beq.n	80040a4 <HAL_GPIO_Init+0x220>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	4a56      	ldr	r2, [pc, #344]	; (800419c <HAL_GPIO_Init+0x318>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d02b      	beq.n	80040a0 <HAL_GPIO_Init+0x21c>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4a55      	ldr	r2, [pc, #340]	; (80041a0 <HAL_GPIO_Init+0x31c>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d025      	beq.n	800409c <HAL_GPIO_Init+0x218>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	4a54      	ldr	r2, [pc, #336]	; (80041a4 <HAL_GPIO_Init+0x320>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d01f      	beq.n	8004098 <HAL_GPIO_Init+0x214>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	4a53      	ldr	r2, [pc, #332]	; (80041a8 <HAL_GPIO_Init+0x324>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d019      	beq.n	8004094 <HAL_GPIO_Init+0x210>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	4a52      	ldr	r2, [pc, #328]	; (80041ac <HAL_GPIO_Init+0x328>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d013      	beq.n	8004090 <HAL_GPIO_Init+0x20c>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	4a51      	ldr	r2, [pc, #324]	; (80041b0 <HAL_GPIO_Init+0x32c>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d00d      	beq.n	800408c <HAL_GPIO_Init+0x208>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	4a50      	ldr	r2, [pc, #320]	; (80041b4 <HAL_GPIO_Init+0x330>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d007      	beq.n	8004088 <HAL_GPIO_Init+0x204>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	4a4f      	ldr	r2, [pc, #316]	; (80041b8 <HAL_GPIO_Init+0x334>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d101      	bne.n	8004084 <HAL_GPIO_Init+0x200>
 8004080:	2308      	movs	r3, #8
 8004082:	e010      	b.n	80040a6 <HAL_GPIO_Init+0x222>
 8004084:	2309      	movs	r3, #9
 8004086:	e00e      	b.n	80040a6 <HAL_GPIO_Init+0x222>
 8004088:	2307      	movs	r3, #7
 800408a:	e00c      	b.n	80040a6 <HAL_GPIO_Init+0x222>
 800408c:	2306      	movs	r3, #6
 800408e:	e00a      	b.n	80040a6 <HAL_GPIO_Init+0x222>
 8004090:	2305      	movs	r3, #5
 8004092:	e008      	b.n	80040a6 <HAL_GPIO_Init+0x222>
 8004094:	2304      	movs	r3, #4
 8004096:	e006      	b.n	80040a6 <HAL_GPIO_Init+0x222>
 8004098:	2303      	movs	r3, #3
 800409a:	e004      	b.n	80040a6 <HAL_GPIO_Init+0x222>
 800409c:	2302      	movs	r3, #2
 800409e:	e002      	b.n	80040a6 <HAL_GPIO_Init+0x222>
 80040a0:	2301      	movs	r3, #1
 80040a2:	e000      	b.n	80040a6 <HAL_GPIO_Init+0x222>
 80040a4:	2300      	movs	r3, #0
 80040a6:	697a      	ldr	r2, [r7, #20]
 80040a8:	f002 0203 	and.w	r2, r2, #3
 80040ac:	0092      	lsls	r2, r2, #2
 80040ae:	4093      	lsls	r3, r2
 80040b0:	461a      	mov	r2, r3
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80040b8:	4936      	ldr	r1, [pc, #216]	; (8004194 <HAL_GPIO_Init+0x310>)
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	089b      	lsrs	r3, r3, #2
 80040be:	3302      	adds	r3, #2
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040c6:	4b3d      	ldr	r3, [pc, #244]	; (80041bc <HAL_GPIO_Init+0x338>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	43db      	mvns	r3, r3
 80040d0:	693a      	ldr	r2, [r7, #16]
 80040d2:	4013      	ands	r3, r2
 80040d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d003      	beq.n	80040ea <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80040ea:	4a34      	ldr	r2, [pc, #208]	; (80041bc <HAL_GPIO_Init+0x338>)
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80040f0:	4b32      	ldr	r3, [pc, #200]	; (80041bc <HAL_GPIO_Init+0x338>)
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	43db      	mvns	r3, r3
 80040fa:	693a      	ldr	r2, [r7, #16]
 80040fc:	4013      	ands	r3, r2
 80040fe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d003      	beq.n	8004114 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800410c:	693a      	ldr	r2, [r7, #16]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	4313      	orrs	r3, r2
 8004112:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004114:	4a29      	ldr	r2, [pc, #164]	; (80041bc <HAL_GPIO_Init+0x338>)
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800411a:	4b28      	ldr	r3, [pc, #160]	; (80041bc <HAL_GPIO_Init+0x338>)
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	43db      	mvns	r3, r3
 8004124:	693a      	ldr	r2, [r7, #16]
 8004126:	4013      	ands	r3, r2
 8004128:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	4313      	orrs	r3, r2
 800413c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800413e:	4a1f      	ldr	r2, [pc, #124]	; (80041bc <HAL_GPIO_Init+0x338>)
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004144:	4b1d      	ldr	r3, [pc, #116]	; (80041bc <HAL_GPIO_Init+0x338>)
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	43db      	mvns	r3, r3
 800414e:	693a      	ldr	r2, [r7, #16]
 8004150:	4013      	ands	r3, r2
 8004152:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800415c:	2b00      	cmp	r3, #0
 800415e:	d003      	beq.n	8004168 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8004160:	693a      	ldr	r2, [r7, #16]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	4313      	orrs	r3, r2
 8004166:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004168:	4a14      	ldr	r2, [pc, #80]	; (80041bc <HAL_GPIO_Init+0x338>)
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	3301      	adds	r3, #1
 8004172:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	fa22 f303 	lsr.w	r3, r2, r3
 800417e:	2b00      	cmp	r3, #0
 8004180:	f47f ae88 	bne.w	8003e94 <HAL_GPIO_Init+0x10>
  }
}
 8004184:	bf00      	nop
 8004186:	371c      	adds	r7, #28
 8004188:	46bd      	mov	sp, r7
 800418a:	bc80      	pop	{r7}
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	40023800 	.word	0x40023800
 8004194:	40013800 	.word	0x40013800
 8004198:	40020000 	.word	0x40020000
 800419c:	40020400 	.word	0x40020400
 80041a0:	40020800 	.word	0x40020800
 80041a4:	40020c00 	.word	0x40020c00
 80041a8:	40021000 	.word	0x40021000
 80041ac:	40021400 	.word	0x40021400
 80041b0:	40021800 	.word	0x40021800
 80041b4:	40021c00 	.word	0x40021c00
 80041b8:	40022000 	.word	0x40022000
 80041bc:	40013c00 	.word	0x40013c00

080041c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b085      	sub	sp, #20
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	460b      	mov	r3, r1
 80041ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	691a      	ldr	r2, [r3, #16]
 80041d0:	887b      	ldrh	r3, [r7, #2]
 80041d2:	4013      	ands	r3, r2
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d002      	beq.n	80041de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80041d8:	2301      	movs	r3, #1
 80041da:	73fb      	strb	r3, [r7, #15]
 80041dc:	e001      	b.n	80041e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80041de:	2300      	movs	r3, #0
 80041e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80041e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3714      	adds	r7, #20
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bc80      	pop	{r7}
 80041ec:	4770      	bx	lr

080041ee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041ee:	b480      	push	{r7}
 80041f0:	b083      	sub	sp, #12
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	6078      	str	r0, [r7, #4]
 80041f6:	460b      	mov	r3, r1
 80041f8:	807b      	strh	r3, [r7, #2]
 80041fa:	4613      	mov	r3, r2
 80041fc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041fe:	787b      	ldrb	r3, [r7, #1]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d003      	beq.n	800420c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004204:	887a      	ldrh	r2, [r7, #2]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800420a:	e003      	b.n	8004214 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800420c:	887b      	ldrh	r3, [r7, #2]
 800420e:	041a      	lsls	r2, r3, #16
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	619a      	str	r2, [r3, #24]
}
 8004214:	bf00      	nop
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	bc80      	pop	{r7}
 800421c:	4770      	bx	lr

0800421e <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800421e:	b480      	push	{r7}
 8004220:	b083      	sub	sp, #12
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
 8004226:	460b      	mov	r3, r1
 8004228:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	695a      	ldr	r2, [r3, #20]
 800422e:	887b      	ldrh	r3, [r7, #2]
 8004230:	4013      	ands	r3, r2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d004      	beq.n	8004240 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004236:	887b      	ldrh	r3, [r7, #2]
 8004238:	041a      	lsls	r2, r3, #16
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800423e:	e002      	b.n	8004246 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004240:	887a      	ldrh	r2, [r7, #2]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	619a      	str	r2, [r3, #24]
}
 8004246:	bf00      	nop
 8004248:	370c      	adds	r7, #12
 800424a:	46bd      	mov	sp, r7
 800424c:	bc80      	pop	{r7}
 800424e:	4770      	bx	lr

08004250 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	4603      	mov	r3, r0
 8004258:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800425a:	4b08      	ldr	r3, [pc, #32]	; (800427c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800425c:	695a      	ldr	r2, [r3, #20]
 800425e:	88fb      	ldrh	r3, [r7, #6]
 8004260:	4013      	ands	r3, r2
 8004262:	2b00      	cmp	r3, #0
 8004264:	d006      	beq.n	8004274 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004266:	4a05      	ldr	r2, [pc, #20]	; (800427c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004268:	88fb      	ldrh	r3, [r7, #6]
 800426a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800426c:	88fb      	ldrh	r3, [r7, #6]
 800426e:	4618      	mov	r0, r3
 8004270:	f7fc fa40 	bl	80006f4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004274:	bf00      	nop
 8004276:	3708      	adds	r7, #8
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}
 800427c:	40013c00 	.word	0x40013c00

08004280 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004282:	b08f      	sub	sp, #60	; 0x3c
 8004284:	af0a      	add	r7, sp, #40	; 0x28
 8004286:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d101      	bne.n	8004292 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e10f      	b.n	80044b2 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d106      	bne.n	80042b2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f00c ff7d 	bl	80111ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2203      	movs	r2, #3
 80042b6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d102      	bne.n	80042cc <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4618      	mov	r0, r3
 80042d2:	f004 fe27 	bl	8008f24 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	603b      	str	r3, [r7, #0]
 80042dc:	687e      	ldr	r6, [r7, #4]
 80042de:	466d      	mov	r5, sp
 80042e0:	f106 0410 	add.w	r4, r6, #16
 80042e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80042e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80042e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80042ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80042ec:	e894 0003 	ldmia.w	r4, {r0, r1}
 80042f0:	e885 0003 	stmia.w	r5, {r0, r1}
 80042f4:	1d33      	adds	r3, r6, #4
 80042f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80042f8:	6838      	ldr	r0, [r7, #0]
 80042fa:	f004 fd09 	bl	8008d10 <USB_CoreInit>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d005      	beq.n	8004310 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2202      	movs	r2, #2
 8004308:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e0d0      	b.n	80044b2 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2100      	movs	r1, #0
 8004316:	4618      	mov	r0, r3
 8004318:	f004 fe14 	bl	8008f44 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800431c:	2300      	movs	r3, #0
 800431e:	73fb      	strb	r3, [r7, #15]
 8004320:	e04a      	b.n	80043b8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004322:	7bfa      	ldrb	r2, [r7, #15]
 8004324:	6879      	ldr	r1, [r7, #4]
 8004326:	4613      	mov	r3, r2
 8004328:	00db      	lsls	r3, r3, #3
 800432a:	1a9b      	subs	r3, r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	440b      	add	r3, r1
 8004330:	333d      	adds	r3, #61	; 0x3d
 8004332:	2201      	movs	r2, #1
 8004334:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004336:	7bfa      	ldrb	r2, [r7, #15]
 8004338:	6879      	ldr	r1, [r7, #4]
 800433a:	4613      	mov	r3, r2
 800433c:	00db      	lsls	r3, r3, #3
 800433e:	1a9b      	subs	r3, r3, r2
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	440b      	add	r3, r1
 8004344:	333c      	adds	r3, #60	; 0x3c
 8004346:	7bfa      	ldrb	r2, [r7, #15]
 8004348:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800434a:	7bfa      	ldrb	r2, [r7, #15]
 800434c:	7bfb      	ldrb	r3, [r7, #15]
 800434e:	b298      	uxth	r0, r3
 8004350:	6879      	ldr	r1, [r7, #4]
 8004352:	4613      	mov	r3, r2
 8004354:	00db      	lsls	r3, r3, #3
 8004356:	1a9b      	subs	r3, r3, r2
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	440b      	add	r3, r1
 800435c:	3342      	adds	r3, #66	; 0x42
 800435e:	4602      	mov	r2, r0
 8004360:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004362:	7bfa      	ldrb	r2, [r7, #15]
 8004364:	6879      	ldr	r1, [r7, #4]
 8004366:	4613      	mov	r3, r2
 8004368:	00db      	lsls	r3, r3, #3
 800436a:	1a9b      	subs	r3, r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	440b      	add	r3, r1
 8004370:	333f      	adds	r3, #63	; 0x3f
 8004372:	2200      	movs	r2, #0
 8004374:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004376:	7bfa      	ldrb	r2, [r7, #15]
 8004378:	6879      	ldr	r1, [r7, #4]
 800437a:	4613      	mov	r3, r2
 800437c:	00db      	lsls	r3, r3, #3
 800437e:	1a9b      	subs	r3, r3, r2
 8004380:	009b      	lsls	r3, r3, #2
 8004382:	440b      	add	r3, r1
 8004384:	3344      	adds	r3, #68	; 0x44
 8004386:	2200      	movs	r2, #0
 8004388:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800438a:	7bfa      	ldrb	r2, [r7, #15]
 800438c:	6879      	ldr	r1, [r7, #4]
 800438e:	4613      	mov	r3, r2
 8004390:	00db      	lsls	r3, r3, #3
 8004392:	1a9b      	subs	r3, r3, r2
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	440b      	add	r3, r1
 8004398:	3348      	adds	r3, #72	; 0x48
 800439a:	2200      	movs	r2, #0
 800439c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800439e:	7bfa      	ldrb	r2, [r7, #15]
 80043a0:	6879      	ldr	r1, [r7, #4]
 80043a2:	4613      	mov	r3, r2
 80043a4:	00db      	lsls	r3, r3, #3
 80043a6:	1a9b      	subs	r3, r3, r2
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	440b      	add	r3, r1
 80043ac:	3350      	adds	r3, #80	; 0x50
 80043ae:	2200      	movs	r2, #0
 80043b0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043b2:	7bfb      	ldrb	r3, [r7, #15]
 80043b4:	3301      	adds	r3, #1
 80043b6:	73fb      	strb	r3, [r7, #15]
 80043b8:	7bfa      	ldrb	r2, [r7, #15]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	429a      	cmp	r2, r3
 80043c0:	d3af      	bcc.n	8004322 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043c2:	2300      	movs	r3, #0
 80043c4:	73fb      	strb	r3, [r7, #15]
 80043c6:	e044      	b.n	8004452 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80043c8:	7bfa      	ldrb	r2, [r7, #15]
 80043ca:	6879      	ldr	r1, [r7, #4]
 80043cc:	4613      	mov	r3, r2
 80043ce:	00db      	lsls	r3, r3, #3
 80043d0:	1a9b      	subs	r3, r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	440b      	add	r3, r1
 80043d6:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80043da:	2200      	movs	r2, #0
 80043dc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80043de:	7bfa      	ldrb	r2, [r7, #15]
 80043e0:	6879      	ldr	r1, [r7, #4]
 80043e2:	4613      	mov	r3, r2
 80043e4:	00db      	lsls	r3, r3, #3
 80043e6:	1a9b      	subs	r3, r3, r2
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	440b      	add	r3, r1
 80043ec:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80043f0:	7bfa      	ldrb	r2, [r7, #15]
 80043f2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80043f4:	7bfa      	ldrb	r2, [r7, #15]
 80043f6:	6879      	ldr	r1, [r7, #4]
 80043f8:	4613      	mov	r3, r2
 80043fa:	00db      	lsls	r3, r3, #3
 80043fc:	1a9b      	subs	r3, r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	440b      	add	r3, r1
 8004402:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004406:	2200      	movs	r2, #0
 8004408:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800440a:	7bfa      	ldrb	r2, [r7, #15]
 800440c:	6879      	ldr	r1, [r7, #4]
 800440e:	4613      	mov	r3, r2
 8004410:	00db      	lsls	r3, r3, #3
 8004412:	1a9b      	subs	r3, r3, r2
 8004414:	009b      	lsls	r3, r3, #2
 8004416:	440b      	add	r3, r1
 8004418:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800441c:	2200      	movs	r2, #0
 800441e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004420:	7bfa      	ldrb	r2, [r7, #15]
 8004422:	6879      	ldr	r1, [r7, #4]
 8004424:	4613      	mov	r3, r2
 8004426:	00db      	lsls	r3, r3, #3
 8004428:	1a9b      	subs	r3, r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	440b      	add	r3, r1
 800442e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004432:	2200      	movs	r2, #0
 8004434:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004436:	7bfa      	ldrb	r2, [r7, #15]
 8004438:	6879      	ldr	r1, [r7, #4]
 800443a:	4613      	mov	r3, r2
 800443c:	00db      	lsls	r3, r3, #3
 800443e:	1a9b      	subs	r3, r3, r2
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	440b      	add	r3, r1
 8004444:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004448:	2200      	movs	r2, #0
 800444a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800444c:	7bfb      	ldrb	r3, [r7, #15]
 800444e:	3301      	adds	r3, #1
 8004450:	73fb      	strb	r3, [r7, #15]
 8004452:	7bfa      	ldrb	r2, [r7, #15]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	429a      	cmp	r2, r3
 800445a:	d3b5      	bcc.n	80043c8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	603b      	str	r3, [r7, #0]
 8004462:	687e      	ldr	r6, [r7, #4]
 8004464:	466d      	mov	r5, sp
 8004466:	f106 0410 	add.w	r4, r6, #16
 800446a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800446c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800446e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004470:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004472:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004476:	e885 0003 	stmia.w	r5, {r0, r1}
 800447a:	1d33      	adds	r3, r6, #4
 800447c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800447e:	6838      	ldr	r0, [r7, #0]
 8004480:	f004 fd8a 	bl	8008f98 <USB_DevInit>
 8004484:	4603      	mov	r3, r0
 8004486:	2b00      	cmp	r3, #0
 8004488:	d005      	beq.n	8004496 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2202      	movs	r2, #2
 800448e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e00d      	b.n	80044b2 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2201      	movs	r2, #1
 80044a2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4618      	mov	r0, r3
 80044ac:	f005 fd71 	bl	8009f92 <USB_DevDisconnect>

  return HAL_OK;
 80044b0:	2300      	movs	r3, #0
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3714      	adds	r7, #20
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080044ba <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80044ba:	b580      	push	{r7, lr}
 80044bc:	b082      	sub	sp, #8
 80044be:	af00      	add	r7, sp, #0
 80044c0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d101      	bne.n	80044d0 <HAL_PCD_Start+0x16>
 80044cc:	2302      	movs	r3, #2
 80044ce:	e012      	b.n	80044f6 <HAL_PCD_Start+0x3c>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DevConnect(hpcd->Instance);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4618      	mov	r0, r3
 80044de:	f005 fd40 	bl	8009f62 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4618      	mov	r0, r3
 80044e8:	f004 fd0c 	bl	8008f04 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80044f4:	2300      	movs	r3, #0
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3708      	adds	r7, #8
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}

080044fe <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80044fe:	b590      	push	{r4, r7, lr}
 8004500:	b08d      	sub	sp, #52	; 0x34
 8004502:	af00      	add	r7, sp, #0
 8004504:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800450c:	6a3b      	ldr	r3, [r7, #32]
 800450e:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4618      	mov	r0, r3
 8004516:	f005 fde2 	bl	800a0de <USB_GetMode>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	f040 8380 	bne.w	8004c22 <HAL_PCD_IRQHandler+0x724>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4618      	mov	r0, r3
 8004528:	f005 fd4b 	bl	8009fc2 <USB_ReadInterrupts>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	f000 8376 	beq.w	8004c20 <HAL_PCD_IRQHandler+0x722>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4618      	mov	r0, r3
 800453a:	f005 fd42 	bl	8009fc2 <USB_ReadInterrupts>
 800453e:	4603      	mov	r3, r0
 8004540:	f003 0302 	and.w	r3, r3, #2
 8004544:	2b02      	cmp	r3, #2
 8004546:	d107      	bne.n	8004558 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	695a      	ldr	r2, [r3, #20]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f002 0202 	and.w	r2, r2, #2
 8004556:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4618      	mov	r0, r3
 800455e:	f005 fd30 	bl	8009fc2 <USB_ReadInterrupts>
 8004562:	4603      	mov	r3, r0
 8004564:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004568:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800456c:	d17b      	bne.n	8004666 <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 800456e:	2300      	movs	r3, #0
 8004570:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4618      	mov	r0, r3
 8004578:	f005 fd35 	bl	8009fe6 <USB_ReadDevAllOutEpInterrupt>
 800457c:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800457e:	e06f      	b.n	8004660 <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004582:	f003 0301 	and.w	r3, r3, #1
 8004586:	2b00      	cmp	r3, #0
 8004588:	d064      	beq.n	8004654 <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004590:	b2d2      	uxtb	r2, r2
 8004592:	4611      	mov	r1, r2
 8004594:	4618      	mov	r0, r3
 8004596:	f005 fd58 	bl	800a04a <USB_ReadDevOutEPInterrupt>
 800459a:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	f003 0301 	and.w	r3, r3, #1
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d00c      	beq.n	80045c0 <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80045a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a8:	015a      	lsls	r2, r3, #5
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	4413      	add	r3, r2
 80045ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045b2:	461a      	mov	r2, r3
 80045b4:	2301      	movs	r3, #1
 80045b6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80045b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f000 fdfe 	bl	80051bc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80045c0:	69bb      	ldr	r3, [r7, #24]
 80045c2:	f003 0308 	and.w	r3, r3, #8
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d00c      	beq.n	80045e4 <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80045ca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f000 fefd 	bl	80053cc <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80045d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d4:	015a      	lsls	r2, r3, #5
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	4413      	add	r3, r2
 80045da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045de:	461a      	mov	r2, r3
 80045e0:	2308      	movs	r3, #8
 80045e2:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80045e4:	69bb      	ldr	r3, [r7, #24]
 80045e6:	f003 0310 	and.w	r3, r3, #16
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d008      	beq.n	8004600 <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80045ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f0:	015a      	lsls	r2, r3, #5
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	4413      	add	r3, r2
 80045f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045fa:	461a      	mov	r2, r3
 80045fc:	2310      	movs	r3, #16
 80045fe:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	f003 0320 	and.w	r3, r3, #32
 8004606:	2b00      	cmp	r3, #0
 8004608:	d015      	beq.n	8004636 <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	691b      	ldr	r3, [r3, #16]
 800460e:	2b01      	cmp	r3, #1
 8004610:	d108      	bne.n	8004624 <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6818      	ldr	r0, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800461c:	461a      	mov	r2, r3
 800461e:	2101      	movs	r1, #1
 8004620:	f005 fd9e 	bl	800a160 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004626:	015a      	lsls	r2, r3, #5
 8004628:	69fb      	ldr	r3, [r7, #28]
 800462a:	4413      	add	r3, r2
 800462c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004630:	461a      	mov	r2, r3
 8004632:	2320      	movs	r3, #32
 8004634:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004636:	69bb      	ldr	r3, [r7, #24]
 8004638:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800463c:	2b00      	cmp	r3, #0
 800463e:	d009      	beq.n	8004654 <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004642:	015a      	lsls	r2, r3, #5
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	4413      	add	r3, r2
 8004648:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800464c:	461a      	mov	r2, r3
 800464e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004652:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004656:	3301      	adds	r3, #1
 8004658:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800465a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800465c:	085b      	lsrs	r3, r3, #1
 800465e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004662:	2b00      	cmp	r3, #0
 8004664:	d18c      	bne.n	8004580 <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4618      	mov	r0, r3
 800466c:	f005 fca9 	bl	8009fc2 <USB_ReadInterrupts>
 8004670:	4603      	mov	r3, r0
 8004672:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004676:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800467a:	f040 80c4 	bne.w	8004806 <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4618      	mov	r0, r3
 8004684:	f005 fcc8 	bl	800a018 <USB_ReadDevAllInEpInterrupt>
 8004688:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800468a:	2300      	movs	r3, #0
 800468c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800468e:	e0b6      	b.n	80047fe <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004692:	f003 0301 	and.w	r3, r3, #1
 8004696:	2b00      	cmp	r3, #0
 8004698:	f000 80ab 	beq.w	80047f2 <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046a2:	b2d2      	uxtb	r2, r2
 80046a4:	4611      	mov	r1, r2
 80046a6:	4618      	mov	r0, r3
 80046a8:	f005 fcec 	bl	800a084 <USB_ReadDevInEPInterrupt>
 80046ac:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80046ae:	69bb      	ldr	r3, [r7, #24]
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d05b      	beq.n	8004770 <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80046b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ba:	f003 030f 	and.w	r3, r3, #15
 80046be:	2201      	movs	r2, #1
 80046c0:	fa02 f303 	lsl.w	r3, r2, r3
 80046c4:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	43db      	mvns	r3, r3
 80046d2:	69f9      	ldr	r1, [r7, #28]
 80046d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80046d8:	4013      	ands	r3, r2
 80046da:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80046dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046de:	015a      	lsls	r2, r3, #5
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	4413      	add	r3, r2
 80046e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046e8:	461a      	mov	r2, r3
 80046ea:	2301      	movs	r3, #1
 80046ec:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d11b      	bne.n	800472e <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80046f6:	6879      	ldr	r1, [r7, #4]
 80046f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046fa:	4613      	mov	r3, r2
 80046fc:	00db      	lsls	r3, r3, #3
 80046fe:	1a9b      	subs	r3, r3, r2
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	440b      	add	r3, r1
 8004704:	3348      	adds	r3, #72	; 0x48
 8004706:	6819      	ldr	r1, [r3, #0]
 8004708:	6878      	ldr	r0, [r7, #4]
 800470a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800470c:	4613      	mov	r3, r2
 800470e:	00db      	lsls	r3, r3, #3
 8004710:	1a9b      	subs	r3, r3, r2
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	4403      	add	r3, r0
 8004716:	3344      	adds	r3, #68	; 0x44
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4419      	add	r1, r3
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004720:	4613      	mov	r3, r2
 8004722:	00db      	lsls	r3, r3, #3
 8004724:	1a9b      	subs	r3, r3, r2
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	4403      	add	r3, r0
 800472a:	3348      	adds	r3, #72	; 0x48
 800472c:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800472e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004730:	b2db      	uxtb	r3, r3
 8004732:	4619      	mov	r1, r3
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f00c fdc8 	bl	80112ca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	2b01      	cmp	r3, #1
 8004740:	d116      	bne.n	8004770 <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004744:	2b00      	cmp	r3, #0
 8004746:	d113      	bne.n	8004770 <HAL_PCD_IRQHandler+0x272>
 8004748:	6879      	ldr	r1, [r7, #4]
 800474a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800474c:	4613      	mov	r3, r2
 800474e:	00db      	lsls	r3, r3, #3
 8004750:	1a9b      	subs	r3, r3, r2
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	440b      	add	r3, r1
 8004756:	3350      	adds	r3, #80	; 0x50
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d108      	bne.n	8004770 <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6818      	ldr	r0, [r3, #0]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004768:	461a      	mov	r2, r3
 800476a:	2101      	movs	r1, #1
 800476c:	f005 fcf8 	bl	800a160 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004770:	69bb      	ldr	r3, [r7, #24]
 8004772:	f003 0308 	and.w	r3, r3, #8
 8004776:	2b00      	cmp	r3, #0
 8004778:	d008      	beq.n	800478c <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800477a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800477c:	015a      	lsls	r2, r3, #5
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	4413      	add	r3, r2
 8004782:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004786:	461a      	mov	r2, r3
 8004788:	2308      	movs	r3, #8
 800478a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	f003 0310 	and.w	r3, r3, #16
 8004792:	2b00      	cmp	r3, #0
 8004794:	d008      	beq.n	80047a8 <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004798:	015a      	lsls	r2, r3, #5
 800479a:	69fb      	ldr	r3, [r7, #28]
 800479c:	4413      	add	r3, r2
 800479e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047a2:	461a      	mov	r2, r3
 80047a4:	2310      	movs	r3, #16
 80047a6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d008      	beq.n	80047c4 <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80047b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b4:	015a      	lsls	r2, r3, #5
 80047b6:	69fb      	ldr	r3, [r7, #28]
 80047b8:	4413      	add	r3, r2
 80047ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047be:	461a      	mov	r2, r3
 80047c0:	2340      	movs	r3, #64	; 0x40
 80047c2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d008      	beq.n	80047e0 <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80047ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d0:	015a      	lsls	r2, r3, #5
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	4413      	add	r3, r2
 80047d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047da:	461a      	mov	r2, r3
 80047dc:	2302      	movs	r3, #2
 80047de:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80047e0:	69bb      	ldr	r3, [r7, #24]
 80047e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d003      	beq.n	80047f2 <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80047ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80047ec:	6878      	ldr	r0, [r7, #4]
 80047ee:	f000 fc58 	bl	80050a2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80047f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f4:	3301      	adds	r3, #1
 80047f6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80047f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047fa:	085b      	lsrs	r3, r3, #1
 80047fc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80047fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004800:	2b00      	cmp	r3, #0
 8004802:	f47f af45 	bne.w	8004690 <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4618      	mov	r0, r3
 800480c:	f005 fbd9 	bl	8009fc2 <USB_ReadInterrupts>
 8004810:	4603      	mov	r3, r0
 8004812:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004816:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800481a:	d114      	bne.n	8004846 <HAL_PCD_IRQHandler+0x348>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800481c:	69fb      	ldr	r3, [r7, #28]
 800481e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	69fa      	ldr	r2, [r7, #28]
 8004826:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800482a:	f023 0301 	bic.w	r3, r3, #1
 800482e:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f00c fdc1 	bl	80113b8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	695a      	ldr	r2, [r3, #20]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004844:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4618      	mov	r0, r3
 800484c:	f005 fbb9 	bl	8009fc2 <USB_ReadInterrupts>
 8004850:	4603      	mov	r3, r0
 8004852:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004856:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800485a:	d112      	bne.n	8004882 <HAL_PCD_IRQHandler+0x384>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f003 0301 	and.w	r3, r3, #1
 8004868:	2b01      	cmp	r3, #1
 800486a:	d102      	bne.n	8004872 <HAL_PCD_IRQHandler+0x374>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800486c:	6878      	ldr	r0, [r7, #4]
 800486e:	f00c fd7d 	bl	801136c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	695a      	ldr	r2, [r3, #20]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004880:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4618      	mov	r0, r3
 8004888:	f005 fb9b 	bl	8009fc2 <USB_ReadInterrupts>
 800488c:	4603      	mov	r3, r0
 800488e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004892:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004896:	f040 80a7 	bne.w	80049e8 <HAL_PCD_IRQHandler+0x4ea>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	69fa      	ldr	r2, [r7, #28]
 80048a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80048a8:	f023 0301 	bic.w	r3, r3, #1
 80048ac:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2110      	movs	r1, #16
 80048b4:	4618      	mov	r0, r3
 80048b6:	f004 fce1 	bl	800927c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048ba:	2300      	movs	r3, #0
 80048bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048be:	e036      	b.n	800492e <HAL_PCD_IRQHandler+0x430>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80048c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048c2:	015a      	lsls	r2, r3, #5
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	4413      	add	r3, r2
 80048c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048cc:	461a      	mov	r2, r3
 80048ce:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80048d2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80048d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048d6:	015a      	lsls	r2, r3, #5
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	4413      	add	r3, r2
 80048dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048e4:	0151      	lsls	r1, r2, #5
 80048e6:	69fa      	ldr	r2, [r7, #28]
 80048e8:	440a      	add	r2, r1
 80048ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80048ee:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80048f2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80048f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048f6:	015a      	lsls	r2, r3, #5
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	4413      	add	r3, r2
 80048fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004900:	461a      	mov	r2, r3
 8004902:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004906:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800490a:	015a      	lsls	r2, r3, #5
 800490c:	69fb      	ldr	r3, [r7, #28]
 800490e:	4413      	add	r3, r2
 8004910:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004918:	0151      	lsls	r1, r2, #5
 800491a:	69fa      	ldr	r2, [r7, #28]
 800491c:	440a      	add	r2, r1
 800491e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004922:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004926:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800492a:	3301      	adds	r3, #1
 800492c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004934:	429a      	cmp	r2, r3
 8004936:	d3c3      	bcc.n	80048c0 <HAL_PCD_IRQHandler+0x3c2>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800493e:	69db      	ldr	r3, [r3, #28]
 8004940:	69fa      	ldr	r2, [r7, #28]
 8004942:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004946:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800494a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004950:	2b00      	cmp	r3, #0
 8004952:	d016      	beq.n	8004982 <HAL_PCD_IRQHandler+0x484>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004954:	69fb      	ldr	r3, [r7, #28]
 8004956:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800495a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800495e:	69fa      	ldr	r2, [r7, #28]
 8004960:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004964:	f043 030b 	orr.w	r3, r3, #11
 8004968:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800496c:	69fb      	ldr	r3, [r7, #28]
 800496e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004972:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004974:	69fa      	ldr	r2, [r7, #28]
 8004976:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800497a:	f043 030b 	orr.w	r3, r3, #11
 800497e:	6453      	str	r3, [r2, #68]	; 0x44
 8004980:	e015      	b.n	80049ae <HAL_PCD_IRQHandler+0x4b0>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004988:	695b      	ldr	r3, [r3, #20]
 800498a:	69fa      	ldr	r2, [r7, #28]
 800498c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004990:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004994:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004998:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049a0:	691b      	ldr	r3, [r3, #16]
 80049a2:	69fa      	ldr	r2, [r7, #28]
 80049a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049a8:	f043 030b 	orr.w	r3, r3, #11
 80049ac:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	69fa      	ldr	r2, [r7, #28]
 80049b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049bc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80049c0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6818      	ldr	r0, [r3, #0]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80049d2:	461a      	mov	r2, r3
 80049d4:	f005 fbc4 	bl	800a160 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	695a      	ldr	r2, [r3, #20]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80049e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4618      	mov	r0, r3
 80049ee:	f005 fae8 	bl	8009fc2 <USB_ReadInterrupts>
 80049f2:	4603      	mov	r3, r0
 80049f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049fc:	d124      	bne.n	8004a48 <HAL_PCD_IRQHandler+0x54a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4618      	mov	r0, r3
 8004a04:	f005 fb78 	bl	800a0f8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f004 fc91 	bl	8009334 <USB_GetDevSpeed>
 8004a12:	4603      	mov	r3, r0
 8004a14:	461a      	mov	r2, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681c      	ldr	r4, [r3, #0]
 8004a1e:	f001 f9b9 	bl	8005d94 <HAL_RCC_GetHCLKFreq>
 8004a22:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	4620      	mov	r0, r4
 8004a2e:	f004 f9c7 	bl	8008dc0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f00c fc71 	bl	801131a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	695a      	ldr	r2, [r3, #20]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004a46:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f005 fab8 	bl	8009fc2 <USB_ReadInterrupts>
 8004a52:	4603      	mov	r3, r0
 8004a54:	f003 0310 	and.w	r3, r3, #16
 8004a58:	2b10      	cmp	r3, #16
 8004a5a:	d161      	bne.n	8004b20 <HAL_PCD_IRQHandler+0x622>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	699a      	ldr	r2, [r3, #24]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f022 0210 	bic.w	r2, r2, #16
 8004a6a:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004a6c:	6a3b      	ldr	r3, [r7, #32]
 8004a6e:	6a1b      	ldr	r3, [r3, #32]
 8004a70:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	f003 020f 	and.w	r2, r3, #15
 8004a78:	4613      	mov	r3, r2
 8004a7a:	00db      	lsls	r3, r3, #3
 8004a7c:	1a9b      	subs	r3, r3, r2
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	4413      	add	r3, r2
 8004a88:	3304      	adds	r3, #4
 8004a8a:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	0c5b      	lsrs	r3, r3, #17
 8004a90:	f003 030f 	and.w	r3, r3, #15
 8004a94:	2b02      	cmp	r3, #2
 8004a96:	d124      	bne.n	8004ae2 <HAL_PCD_IRQHandler+0x5e4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004a98:	693a      	ldr	r2, [r7, #16]
 8004a9a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d035      	beq.n	8004b10 <HAL_PCD_IRQHandler+0x612>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	091b      	lsrs	r3, r3, #4
 8004aac:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004aae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	6a38      	ldr	r0, [r7, #32]
 8004ab8:	f005 f934 	bl	8009d24 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	68da      	ldr	r2, [r3, #12]
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	091b      	lsrs	r3, r3, #4
 8004ac4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ac8:	441a      	add	r2, r3
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	699a      	ldr	r2, [r3, #24]
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	091b      	lsrs	r3, r3, #4
 8004ad6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ada:	441a      	add	r2, r3
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	619a      	str	r2, [r3, #24]
 8004ae0:	e016      	b.n	8004b10 <HAL_PCD_IRQHandler+0x612>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	0c5b      	lsrs	r3, r3, #17
 8004ae6:	f003 030f 	and.w	r3, r3, #15
 8004aea:	2b06      	cmp	r3, #6
 8004aec:	d110      	bne.n	8004b10 <HAL_PCD_IRQHandler+0x612>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004af4:	2208      	movs	r2, #8
 8004af6:	4619      	mov	r1, r3
 8004af8:	6a38      	ldr	r0, [r7, #32]
 8004afa:	f005 f913 	bl	8009d24 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	699a      	ldr	r2, [r3, #24]
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	091b      	lsrs	r3, r3, #4
 8004b06:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b0a:	441a      	add	r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	699a      	ldr	r2, [r3, #24]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f042 0210 	orr.w	r2, r2, #16
 8004b1e:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4618      	mov	r0, r3
 8004b26:	f005 fa4c 	bl	8009fc2 <USB_ReadInterrupts>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	f003 0308 	and.w	r3, r3, #8
 8004b30:	2b08      	cmp	r3, #8
 8004b32:	d10a      	bne.n	8004b4a <HAL_PCD_IRQHandler+0x64c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f00c fbe2 	bl	80112fe <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	695a      	ldr	r2, [r3, #20]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f002 0208 	and.w	r2, r2, #8
 8004b48:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f005 fa37 	bl	8009fc2 <USB_ReadInterrupts>
 8004b54:	4603      	mov	r3, r0
 8004b56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b5e:	d10f      	bne.n	8004b80 <HAL_PCD_IRQHandler+0x682>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004b60:	2300      	movs	r3, #0
 8004b62:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	4619      	mov	r1, r3
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f00c fc44 	bl	80113f8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	695a      	ldr	r2, [r3, #20]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004b7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4618      	mov	r0, r3
 8004b86:	f005 fa1c 	bl	8009fc2 <USB_ReadInterrupts>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b90:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004b94:	d10f      	bne.n	8004bb6 <HAL_PCD_IRQHandler+0x6b8>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004b96:	2300      	movs	r3, #0
 8004b98:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f00c fc17 	bl	80113d4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	695a      	ldr	r2, [r3, #20]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004bb4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f005 fa01 	bl	8009fc2 <USB_ReadInterrupts>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004bc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bca:	d10a      	bne.n	8004be2 <HAL_PCD_IRQHandler+0x6e4>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004bcc:	6878      	ldr	r0, [r7, #4]
 8004bce:	f00c fc25 	bl	801141c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	695a      	ldr	r2, [r3, #20]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004be0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4618      	mov	r0, r3
 8004be8:	f005 f9eb 	bl	8009fc2 <USB_ReadInterrupts>
 8004bec:	4603      	mov	r3, r0
 8004bee:	f003 0304 	and.w	r3, r3, #4
 8004bf2:	2b04      	cmp	r3, #4
 8004bf4:	d115      	bne.n	8004c22 <HAL_PCD_IRQHandler+0x724>
    {
      temp = hpcd->Instance->GOTGINT;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	f003 0304 	and.w	r3, r3, #4
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d002      	beq.n	8004c0e <HAL_PCD_IRQHandler+0x710>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	f00c fc15 	bl	8011438 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	6859      	ldr	r1, [r3, #4]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	693a      	ldr	r2, [r7, #16]
 8004c1a:	430a      	orrs	r2, r1
 8004c1c:	605a      	str	r2, [r3, #4]
 8004c1e:	e000      	b.n	8004c22 <HAL_PCD_IRQHandler+0x724>
      return;
 8004c20:	bf00      	nop
    }
  }
}
 8004c22:	3734      	adds	r7, #52	; 0x34
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd90      	pop	{r4, r7, pc}

08004c28 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b082      	sub	sp, #8
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	460b      	mov	r3, r1
 8004c32:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d101      	bne.n	8004c42 <HAL_PCD_SetAddress+0x1a>
 8004c3e:	2302      	movs	r3, #2
 8004c40:	e013      	b.n	8004c6a <HAL_PCD_SetAddress+0x42>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2201      	movs	r2, #1
 8004c46:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	78fa      	ldrb	r2, [r7, #3]
 8004c4e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	78fa      	ldrb	r2, [r7, #3]
 8004c58:	4611      	mov	r1, r2
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f005 f95c 	bl	8009f18 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3708      	adds	r7, #8
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8004c72:	b580      	push	{r7, lr}
 8004c74:	b084      	sub	sp, #16
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	6078      	str	r0, [r7, #4]
 8004c7a:	4608      	mov	r0, r1
 8004c7c:	4611      	mov	r1, r2
 8004c7e:	461a      	mov	r2, r3
 8004c80:	4603      	mov	r3, r0
 8004c82:	70fb      	strb	r3, [r7, #3]
 8004c84:	460b      	mov	r3, r1
 8004c86:	803b      	strh	r3, [r7, #0]
 8004c88:	4613      	mov	r3, r2
 8004c8a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004c90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	da0f      	bge.n	8004cb8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c98:	78fb      	ldrb	r3, [r7, #3]
 8004c9a:	f003 020f 	and.w	r2, r3, #15
 8004c9e:	4613      	mov	r3, r2
 8004ca0:	00db      	lsls	r3, r3, #3
 8004ca2:	1a9b      	subs	r3, r3, r2
 8004ca4:	009b      	lsls	r3, r3, #2
 8004ca6:	3338      	adds	r3, #56	; 0x38
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	4413      	add	r3, r2
 8004cac:	3304      	adds	r3, #4
 8004cae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	705a      	strb	r2, [r3, #1]
 8004cb6:	e00f      	b.n	8004cd8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004cb8:	78fb      	ldrb	r3, [r7, #3]
 8004cba:	f003 020f 	and.w	r2, r3, #15
 8004cbe:	4613      	mov	r3, r2
 8004cc0:	00db      	lsls	r3, r3, #3
 8004cc2:	1a9b      	subs	r3, r3, r2
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004cca:	687a      	ldr	r2, [r7, #4]
 8004ccc:	4413      	add	r3, r2
 8004cce:	3304      	adds	r3, #4
 8004cd0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004cd8:	78fb      	ldrb	r3, [r7, #3]
 8004cda:	f003 030f 	and.w	r3, r3, #15
 8004cde:	b2da      	uxtb	r2, r3
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004ce4:	883a      	ldrh	r2, [r7, #0]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	78ba      	ldrb	r2, [r7, #2]
 8004cee:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	785b      	ldrb	r3, [r3, #1]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d004      	beq.n	8004d02 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	781b      	ldrb	r3, [r3, #0]
 8004cfc:	b29a      	uxth	r2, r3
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004d02:	78bb      	ldrb	r3, [r7, #2]
 8004d04:	2b02      	cmp	r3, #2
 8004d06:	d102      	bne.n	8004d0e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d101      	bne.n	8004d1c <HAL_PCD_EP_Open+0xaa>
 8004d18:	2302      	movs	r3, #2
 8004d1a:	e00e      	b.n	8004d3a <HAL_PCD_EP_Open+0xc8>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	68f9      	ldr	r1, [r7, #12]
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f004 fb26 	bl	800937c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004d38:	7afb      	ldrb	r3, [r7, #11]
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	3710      	adds	r7, #16
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d42:	b580      	push	{r7, lr}
 8004d44:	b084      	sub	sp, #16
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004d4e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	da0f      	bge.n	8004d76 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d56:	78fb      	ldrb	r3, [r7, #3]
 8004d58:	f003 020f 	and.w	r2, r3, #15
 8004d5c:	4613      	mov	r3, r2
 8004d5e:	00db      	lsls	r3, r3, #3
 8004d60:	1a9b      	subs	r3, r3, r2
 8004d62:	009b      	lsls	r3, r3, #2
 8004d64:	3338      	adds	r3, #56	; 0x38
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	4413      	add	r3, r2
 8004d6a:	3304      	adds	r3, #4
 8004d6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2201      	movs	r2, #1
 8004d72:	705a      	strb	r2, [r3, #1]
 8004d74:	e00f      	b.n	8004d96 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d76:	78fb      	ldrb	r3, [r7, #3]
 8004d78:	f003 020f 	and.w	r2, r3, #15
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	00db      	lsls	r3, r3, #3
 8004d80:	1a9b      	subs	r3, r3, r2
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	4413      	add	r3, r2
 8004d8c:	3304      	adds	r3, #4
 8004d8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004d96:	78fb      	ldrb	r3, [r7, #3]
 8004d98:	f003 030f 	and.w	r3, r3, #15
 8004d9c:	b2da      	uxtb	r2, r3
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d101      	bne.n	8004db0 <HAL_PCD_EP_Close+0x6e>
 8004dac:	2302      	movs	r3, #2
 8004dae:	e00e      	b.n	8004dce <HAL_PCD_EP_Close+0x8c>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	68f9      	ldr	r1, [r7, #12]
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f004 fb62 	bl	8009488 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004dcc:	2300      	movs	r3, #0
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3710      	adds	r7, #16
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}

08004dd6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004dd6:	b580      	push	{r7, lr}
 8004dd8:	b086      	sub	sp, #24
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	60f8      	str	r0, [r7, #12]
 8004dde:	607a      	str	r2, [r7, #4]
 8004de0:	603b      	str	r3, [r7, #0]
 8004de2:	460b      	mov	r3, r1
 8004de4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004de6:	7afb      	ldrb	r3, [r7, #11]
 8004de8:	f003 020f 	and.w	r2, r3, #15
 8004dec:	4613      	mov	r3, r2
 8004dee:	00db      	lsls	r3, r3, #3
 8004df0:	1a9b      	subs	r3, r3, r2
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004df8:	68fa      	ldr	r2, [r7, #12]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	3304      	adds	r3, #4
 8004dfe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	683a      	ldr	r2, [r7, #0]
 8004e0a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	2200      	movs	r2, #0
 8004e16:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e18:	7afb      	ldrb	r3, [r7, #11]
 8004e1a:	f003 030f 	and.w	r3, r3, #15
 8004e1e:	b2da      	uxtb	r2, r3
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d102      	bne.n	8004e32 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004e32:	7afb      	ldrb	r3, [r7, #11]
 8004e34:	f003 030f 	and.w	r3, r3, #15
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d109      	bne.n	8004e50 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6818      	ldr	r0, [r3, #0]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	461a      	mov	r2, r3
 8004e48:	6979      	ldr	r1, [r7, #20]
 8004e4a:	f004 fde5 	bl	8009a18 <USB_EP0StartXfer>
 8004e4e:	e008      	b.n	8004e62 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6818      	ldr	r0, [r3, #0]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	691b      	ldr	r3, [r3, #16]
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	6979      	ldr	r1, [r7, #20]
 8004e5e:	f004 fb97 	bl	8009590 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004e62:	2300      	movs	r3, #0
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3718      	adds	r7, #24
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	460b      	mov	r3, r1
 8004e76:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004e78:	78fb      	ldrb	r3, [r7, #3]
 8004e7a:	f003 020f 	and.w	r2, r3, #15
 8004e7e:	6879      	ldr	r1, [r7, #4]
 8004e80:	4613      	mov	r3, r2
 8004e82:	00db      	lsls	r3, r3, #3
 8004e84:	1a9b      	subs	r3, r3, r2
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	440b      	add	r3, r1
 8004e8a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004e8e:	681b      	ldr	r3, [r3, #0]
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bc80      	pop	{r7}
 8004e98:	4770      	bx	lr

08004e9a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004e9a:	b580      	push	{r7, lr}
 8004e9c:	b086      	sub	sp, #24
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	60f8      	str	r0, [r7, #12]
 8004ea2:	607a      	str	r2, [r7, #4]
 8004ea4:	603b      	str	r3, [r7, #0]
 8004ea6:	460b      	mov	r3, r1
 8004ea8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004eaa:	7afb      	ldrb	r3, [r7, #11]
 8004eac:	f003 020f 	and.w	r2, r3, #15
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	00db      	lsls	r3, r3, #3
 8004eb4:	1a9b      	subs	r3, r3, r2
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	3338      	adds	r3, #56	; 0x38
 8004eba:	68fa      	ldr	r2, [r7, #12]
 8004ebc:	4413      	add	r3, r2
 8004ebe:	3304      	adds	r3, #4
 8004ec0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	683a      	ldr	r2, [r7, #0]
 8004ecc:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004eda:	7afb      	ldrb	r3, [r7, #11]
 8004edc:	f003 030f 	and.w	r3, r3, #15
 8004ee0:	b2da      	uxtb	r2, r3
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	691b      	ldr	r3, [r3, #16]
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d102      	bne.n	8004ef4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004ef4:	7afb      	ldrb	r3, [r7, #11]
 8004ef6:	f003 030f 	and.w	r3, r3, #15
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d109      	bne.n	8004f12 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	6818      	ldr	r0, [r3, #0]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	691b      	ldr	r3, [r3, #16]
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	461a      	mov	r2, r3
 8004f0a:	6979      	ldr	r1, [r7, #20]
 8004f0c:	f004 fd84 	bl	8009a18 <USB_EP0StartXfer>
 8004f10:	e008      	b.n	8004f24 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6818      	ldr	r0, [r3, #0]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	691b      	ldr	r3, [r3, #16]
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	6979      	ldr	r1, [r7, #20]
 8004f20:	f004 fb36 	bl	8009590 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3718      	adds	r7, #24
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}

08004f2e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f2e:	b580      	push	{r7, lr}
 8004f30:	b084      	sub	sp, #16
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
 8004f36:	460b      	mov	r3, r1
 8004f38:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004f3a:	78fb      	ldrb	r3, [r7, #3]
 8004f3c:	f003 020f 	and.w	r2, r3, #15
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d901      	bls.n	8004f4c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e050      	b.n	8004fee <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004f4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	da0f      	bge.n	8004f74 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f54:	78fb      	ldrb	r3, [r7, #3]
 8004f56:	f003 020f 	and.w	r2, r3, #15
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	00db      	lsls	r3, r3, #3
 8004f5e:	1a9b      	subs	r3, r3, r2
 8004f60:	009b      	lsls	r3, r3, #2
 8004f62:	3338      	adds	r3, #56	; 0x38
 8004f64:	687a      	ldr	r2, [r7, #4]
 8004f66:	4413      	add	r3, r2
 8004f68:	3304      	adds	r3, #4
 8004f6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	705a      	strb	r2, [r3, #1]
 8004f72:	e00d      	b.n	8004f90 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004f74:	78fa      	ldrb	r2, [r7, #3]
 8004f76:	4613      	mov	r3, r2
 8004f78:	00db      	lsls	r3, r3, #3
 8004f7a:	1a9b      	subs	r3, r3, r2
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004f82:	687a      	ldr	r2, [r7, #4]
 8004f84:	4413      	add	r3, r2
 8004f86:	3304      	adds	r3, #4
 8004f88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2201      	movs	r2, #1
 8004f94:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f96:	78fb      	ldrb	r3, [r7, #3]
 8004f98:	f003 030f 	and.w	r3, r3, #15
 8004f9c:	b2da      	uxtb	r2, r3
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d101      	bne.n	8004fb0 <HAL_PCD_EP_SetStall+0x82>
 8004fac:	2302      	movs	r3, #2
 8004fae:	e01e      	b.n	8004fee <HAL_PCD_EP_SetStall+0xc0>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	68f9      	ldr	r1, [r7, #12]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f004 fed8 	bl	8009d74 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004fc4:	78fb      	ldrb	r3, [r7, #3]
 8004fc6:	f003 030f 	and.w	r3, r3, #15
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d10a      	bne.n	8004fe4 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6818      	ldr	r0, [r3, #0]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	691b      	ldr	r3, [r3, #16]
 8004fd6:	b2d9      	uxtb	r1, r3
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004fde:	461a      	mov	r2, r3
 8004fe0:	f005 f8be 	bl	800a160 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3710      	adds	r7, #16
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}

08004ff6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ff6:	b580      	push	{r7, lr}
 8004ff8:	b084      	sub	sp, #16
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
 8004ffe:	460b      	mov	r3, r1
 8005000:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005002:	78fb      	ldrb	r3, [r7, #3]
 8005004:	f003 020f 	and.w	r2, r3, #15
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	429a      	cmp	r2, r3
 800500e:	d901      	bls.n	8005014 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	e042      	b.n	800509a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005014:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005018:	2b00      	cmp	r3, #0
 800501a:	da0f      	bge.n	800503c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800501c:	78fb      	ldrb	r3, [r7, #3]
 800501e:	f003 020f 	and.w	r2, r3, #15
 8005022:	4613      	mov	r3, r2
 8005024:	00db      	lsls	r3, r3, #3
 8005026:	1a9b      	subs	r3, r3, r2
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	3338      	adds	r3, #56	; 0x38
 800502c:	687a      	ldr	r2, [r7, #4]
 800502e:	4413      	add	r3, r2
 8005030:	3304      	adds	r3, #4
 8005032:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2201      	movs	r2, #1
 8005038:	705a      	strb	r2, [r3, #1]
 800503a:	e00f      	b.n	800505c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800503c:	78fb      	ldrb	r3, [r7, #3]
 800503e:	f003 020f 	and.w	r2, r3, #15
 8005042:	4613      	mov	r3, r2
 8005044:	00db      	lsls	r3, r3, #3
 8005046:	1a9b      	subs	r3, r3, r2
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	4413      	add	r3, r2
 8005052:	3304      	adds	r3, #4
 8005054:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2200      	movs	r2, #0
 8005060:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005062:	78fb      	ldrb	r3, [r7, #3]
 8005064:	f003 030f 	and.w	r3, r3, #15
 8005068:	b2da      	uxtb	r2, r3
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005074:	2b01      	cmp	r3, #1
 8005076:	d101      	bne.n	800507c <HAL_PCD_EP_ClrStall+0x86>
 8005078:	2302      	movs	r3, #2
 800507a:	e00e      	b.n	800509a <HAL_PCD_EP_ClrStall+0xa4>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68f9      	ldr	r1, [r7, #12]
 800508a:	4618      	mov	r0, r3
 800508c:	f004 fedf 	bl	8009e4e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2200      	movs	r2, #0
 8005094:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3710      	adds	r7, #16
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}

080050a2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80050a2:	b580      	push	{r7, lr}
 80050a4:	b08a      	sub	sp, #40	; 0x28
 80050a6:	af02      	add	r7, sp, #8
 80050a8:	6078      	str	r0, [r7, #4]
 80050aa:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80050b6:	683a      	ldr	r2, [r7, #0]
 80050b8:	4613      	mov	r3, r2
 80050ba:	00db      	lsls	r3, r3, #3
 80050bc:	1a9b      	subs	r3, r3, r2
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	3338      	adds	r3, #56	; 0x38
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	4413      	add	r3, r2
 80050c6:	3304      	adds	r3, #4
 80050c8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	699a      	ldr	r2, [r3, #24]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	695b      	ldr	r3, [r3, #20]
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d901      	bls.n	80050da <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e06c      	b.n	80051b4 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	695a      	ldr	r2, [r3, #20]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	699b      	ldr	r3, [r3, #24]
 80050e2:	1ad3      	subs	r3, r2, r3
 80050e4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	69fa      	ldr	r2, [r7, #28]
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d902      	bls.n	80050f6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80050f6:	69fb      	ldr	r3, [r7, #28]
 80050f8:	3303      	adds	r3, #3
 80050fa:	089b      	lsrs	r3, r3, #2
 80050fc:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80050fe:	e02b      	b.n	8005158 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	695a      	ldr	r2, [r3, #20]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	1ad3      	subs	r3, r2, r3
 800510a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	69fa      	ldr	r2, [r7, #28]
 8005112:	429a      	cmp	r2, r3
 8005114:	d902      	bls.n	800511c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	3303      	adds	r3, #3
 8005120:	089b      	lsrs	r3, r3, #2
 8005122:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	68d9      	ldr	r1, [r3, #12]
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	b2da      	uxtb	r2, r3
 800512c:	69fb      	ldr	r3, [r7, #28]
 800512e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005134:	b2db      	uxtb	r3, r3
 8005136:	9300      	str	r3, [sp, #0]
 8005138:	4603      	mov	r3, r0
 800513a:	6978      	ldr	r0, [r7, #20]
 800513c:	f004 fdbe 	bl	8009cbc <USB_WritePacket>

    ep->xfer_buff  += len;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	68da      	ldr	r2, [r3, #12]
 8005144:	69fb      	ldr	r3, [r7, #28]
 8005146:	441a      	add	r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	699a      	ldr	r2, [r3, #24]
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	441a      	add	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	015a      	lsls	r2, r3, #5
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	4413      	add	r3, r2
 8005160:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005164:	699b      	ldr	r3, [r3, #24]
 8005166:	b29b      	uxth	r3, r3
 8005168:	69ba      	ldr	r2, [r7, #24]
 800516a:	429a      	cmp	r2, r3
 800516c:	d809      	bhi.n	8005182 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	699a      	ldr	r2, [r3, #24]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005176:	429a      	cmp	r2, r3
 8005178:	d203      	bcs.n	8005182 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	695b      	ldr	r3, [r3, #20]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1be      	bne.n	8005100 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	695a      	ldr	r2, [r3, #20]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	699b      	ldr	r3, [r3, #24]
 800518a:	429a      	cmp	r2, r3
 800518c:	d811      	bhi.n	80051b2 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	f003 030f 	and.w	r3, r3, #15
 8005194:	2201      	movs	r2, #1
 8005196:	fa02 f303 	lsl.w	r3, r2, r3
 800519a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	43db      	mvns	r3, r3
 80051a8:	6939      	ldr	r1, [r7, #16]
 80051aa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80051ae:	4013      	ands	r3, r2
 80051b0:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80051b2:	2300      	movs	r3, #0
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3720      	adds	r7, #32
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b086      	sub	sp, #24
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
 80051c4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	333c      	adds	r3, #60	; 0x3c
 80051d4:	3304      	adds	r3, #4
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	015a      	lsls	r2, r3, #5
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	4413      	add	r3, r2
 80051e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	f040 80b3 	bne.w	800535a <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	f003 0308 	and.w	r3, r3, #8
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d028      	beq.n	8005250 <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	4a70      	ldr	r2, [pc, #448]	; (80053c4 <PCD_EP_OutXfrComplete_int+0x208>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d90e      	bls.n	8005224 <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800520c:	2b00      	cmp	r3, #0
 800520e:	d009      	beq.n	8005224 <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	015a      	lsls	r2, r3, #5
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	4413      	add	r3, r2
 8005218:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800521c:	461a      	mov	r2, r3
 800521e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005222:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f00c f823 	bl	8011270 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6818      	ldr	r0, [r3, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005234:	461a      	mov	r2, r3
 8005236:	2101      	movs	r1, #1
 8005238:	f004 ff92 	bl	800a160 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	015a      	lsls	r2, r3, #5
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	4413      	add	r3, r2
 8005244:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005248:	461a      	mov	r2, r3
 800524a:	2308      	movs	r3, #8
 800524c:	6093      	str	r3, [r2, #8]
 800524e:	e0b3      	b.n	80053b8 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	f003 0320 	and.w	r3, r3, #32
 8005256:	2b00      	cmp	r3, #0
 8005258:	d009      	beq.n	800526e <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	015a      	lsls	r2, r3, #5
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	4413      	add	r3, r2
 8005262:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005266:	461a      	mov	r2, r3
 8005268:	2320      	movs	r3, #32
 800526a:	6093      	str	r3, [r2, #8]
 800526c:	e0a4      	b.n	80053b8 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005274:	2b00      	cmp	r3, #0
 8005276:	f040 809f 	bne.w	80053b8 <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	4a51      	ldr	r2, [pc, #324]	; (80053c4 <PCD_EP_OutXfrComplete_int+0x208>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d90f      	bls.n	80052a2 <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005288:	2b00      	cmp	r3, #0
 800528a:	d00a      	beq.n	80052a2 <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	015a      	lsls	r2, r3, #5
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	4413      	add	r3, r2
 8005294:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005298:	461a      	mov	r2, r3
 800529a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800529e:	6093      	str	r3, [r2, #8]
 80052a0:	e08a      	b.n	80053b8 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80052a2:	6879      	ldr	r1, [r7, #4]
 80052a4:	683a      	ldr	r2, [r7, #0]
 80052a6:	4613      	mov	r3, r2
 80052a8:	00db      	lsls	r3, r3, #3
 80052aa:	1a9b      	subs	r3, r3, r2
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	440b      	add	r3, r1
 80052b0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80052b4:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	0159      	lsls	r1, r3, #5
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	440b      	add	r3, r1
 80052be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052c2:	691b      	ldr	r3, [r3, #16]
 80052c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80052c8:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	683a      	ldr	r2, [r7, #0]
 80052ce:	4613      	mov	r3, r2
 80052d0:	00db      	lsls	r3, r3, #3
 80052d2:	1a9b      	subs	r3, r3, r2
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	4403      	add	r3, r0
 80052d8:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80052dc:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80052de:	6879      	ldr	r1, [r7, #4]
 80052e0:	683a      	ldr	r2, [r7, #0]
 80052e2:	4613      	mov	r3, r2
 80052e4:	00db      	lsls	r3, r3, #3
 80052e6:	1a9b      	subs	r3, r3, r2
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	440b      	add	r3, r1
 80052ec:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80052f0:	6819      	ldr	r1, [r3, #0]
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	683a      	ldr	r2, [r7, #0]
 80052f6:	4613      	mov	r3, r2
 80052f8:	00db      	lsls	r3, r3, #3
 80052fa:	1a9b      	subs	r3, r3, r2
 80052fc:	009b      	lsls	r3, r3, #2
 80052fe:	4403      	add	r3, r0
 8005300:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4419      	add	r1, r3
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	683a      	ldr	r2, [r7, #0]
 800530c:	4613      	mov	r3, r2
 800530e:	00db      	lsls	r3, r3, #3
 8005310:	1a9b      	subs	r3, r3, r2
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	4403      	add	r3, r0
 8005316:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800531a:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	b2db      	uxtb	r3, r3
 8005320:	4619      	mov	r1, r3
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f00b ffb6 	bl	8011294 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d144      	bne.n	80053b8 <PCD_EP_OutXfrComplete_int+0x1fc>
 800532e:	6879      	ldr	r1, [r7, #4]
 8005330:	683a      	ldr	r2, [r7, #0]
 8005332:	4613      	mov	r3, r2
 8005334:	00db      	lsls	r3, r3, #3
 8005336:	1a9b      	subs	r3, r3, r2
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	440b      	add	r3, r1
 800533c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d138      	bne.n	80053b8 <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6818      	ldr	r0, [r3, #0]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005350:	461a      	mov	r2, r3
 8005352:	2101      	movs	r1, #1
 8005354:	f004 ff04 	bl	800a160 <USB_EP0_OutStart>
 8005358:	e02e      	b.n	80053b8 <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	4a1a      	ldr	r2, [pc, #104]	; (80053c8 <PCD_EP_OutXfrComplete_int+0x20c>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d124      	bne.n	80053ac <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005368:	2b00      	cmp	r3, #0
 800536a:	d00a      	beq.n	8005382 <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	015a      	lsls	r2, r3, #5
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	4413      	add	r3, r2
 8005374:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005378:	461a      	mov	r2, r3
 800537a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800537e:	6093      	str	r3, [r2, #8]
 8005380:	e01a      	b.n	80053b8 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	f003 0320 	and.w	r3, r3, #32
 8005388:	2b00      	cmp	r3, #0
 800538a:	d008      	beq.n	800539e <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	015a      	lsls	r2, r3, #5
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	4413      	add	r3, r2
 8005394:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005398:	461a      	mov	r2, r3
 800539a:	2320      	movs	r3, #32
 800539c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	4619      	mov	r1, r3
 80053a4:	6878      	ldr	r0, [r7, #4]
 80053a6:	f00b ff75 	bl	8011294 <HAL_PCD_DataOutStageCallback>
 80053aa:	e005      	b.n	80053b8 <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	4619      	mov	r1, r3
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f00b ff6e 	bl	8011294 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3718      	adds	r7, #24
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	4f54300a 	.word	0x4f54300a
 80053c8:	4f54310a 	.word	0x4f54310a

080053cc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b086      	sub	sp, #24
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	333c      	adds	r3, #60	; 0x3c
 80053e4:	3304      	adds	r3, #4
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	015a      	lsls	r2, r3, #5
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	4413      	add	r3, r2
 80053f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	691b      	ldr	r3, [r3, #16]
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d113      	bne.n	800542a <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	4a1f      	ldr	r2, [pc, #124]	; (8005484 <PCD_EP_OutSetupPacket_int+0xb8>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d922      	bls.n	8005450 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005410:	2b00      	cmp	r3, #0
 8005412:	d01d      	beq.n	8005450 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	015a      	lsls	r2, r3, #5
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	4413      	add	r3, r2
 800541c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005420:	461a      	mov	r2, r3
 8005422:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005426:	6093      	str	r3, [r2, #8]
 8005428:	e012      	b.n	8005450 <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	4a16      	ldr	r2, [pc, #88]	; (8005488 <PCD_EP_OutSetupPacket_int+0xbc>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d10e      	bne.n	8005450 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8005438:	2b00      	cmp	r3, #0
 800543a:	d009      	beq.n	8005450 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	015a      	lsls	r2, r3, #5
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	4413      	add	r3, r2
 8005444:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005448:	461a      	mov	r2, r3
 800544a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800544e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f00b ff0d 	bl	8011270 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	4a0a      	ldr	r2, [pc, #40]	; (8005484 <PCD_EP_OutSetupPacket_int+0xb8>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d90c      	bls.n	8005478 <PCD_EP_OutSetupPacket_int+0xac>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	691b      	ldr	r3, [r3, #16]
 8005462:	2b01      	cmp	r3, #1
 8005464:	d108      	bne.n	8005478 <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6818      	ldr	r0, [r3, #0]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005470:	461a      	mov	r2, r3
 8005472:	2101      	movs	r1, #1
 8005474:	f004 fe74 	bl	800a160 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005478:	2300      	movs	r3, #0
}
 800547a:	4618      	mov	r0, r3
 800547c:	3718      	adds	r7, #24
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	4f54300a 	.word	0x4f54300a
 8005488:	4f54310a 	.word	0x4f54310a

0800548c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800548c:	b480      	push	{r7}
 800548e:	b085      	sub	sp, #20
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	460b      	mov	r3, r1
 8005496:	70fb      	strb	r3, [r7, #3]
 8005498:	4613      	mov	r3, r2
 800549a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80054a4:	78fb      	ldrb	r3, [r7, #3]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d107      	bne.n	80054ba <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80054aa:	883b      	ldrh	r3, [r7, #0]
 80054ac:	0419      	lsls	r1, r3, #16
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	68ba      	ldr	r2, [r7, #8]
 80054b4:	430a      	orrs	r2, r1
 80054b6:	629a      	str	r2, [r3, #40]	; 0x28
 80054b8:	e028      	b.n	800550c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054c0:	0c1b      	lsrs	r3, r3, #16
 80054c2:	68ba      	ldr	r2, [r7, #8]
 80054c4:	4413      	add	r3, r2
 80054c6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80054c8:	2300      	movs	r3, #0
 80054ca:	73fb      	strb	r3, [r7, #15]
 80054cc:	e00d      	b.n	80054ea <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	7bfb      	ldrb	r3, [r7, #15]
 80054d4:	3340      	adds	r3, #64	; 0x40
 80054d6:	009b      	lsls	r3, r3, #2
 80054d8:	4413      	add	r3, r2
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	0c1b      	lsrs	r3, r3, #16
 80054de:	68ba      	ldr	r2, [r7, #8]
 80054e0:	4413      	add	r3, r2
 80054e2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80054e4:	7bfb      	ldrb	r3, [r7, #15]
 80054e6:	3301      	adds	r3, #1
 80054e8:	73fb      	strb	r3, [r7, #15]
 80054ea:	7bfa      	ldrb	r2, [r7, #15]
 80054ec:	78fb      	ldrb	r3, [r7, #3]
 80054ee:	3b01      	subs	r3, #1
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d3ec      	bcc.n	80054ce <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80054f4:	883b      	ldrh	r3, [r7, #0]
 80054f6:	0418      	lsls	r0, r3, #16
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6819      	ldr	r1, [r3, #0]
 80054fc:	78fb      	ldrb	r3, [r7, #3]
 80054fe:	3b01      	subs	r3, #1
 8005500:	68ba      	ldr	r2, [r7, #8]
 8005502:	4302      	orrs	r2, r0
 8005504:	3340      	adds	r3, #64	; 0x40
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	440b      	add	r3, r1
 800550a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	3714      	adds	r7, #20
 8005512:	46bd      	mov	sp, r7
 8005514:	bc80      	pop	{r7}
 8005516:	4770      	bx	lr

08005518 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	460b      	mov	r3, r1
 8005522:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	887a      	ldrh	r2, [r7, #2]
 800552a:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	370c      	adds	r7, #12
 8005532:	46bd      	mov	sp, r7
 8005534:	bc80      	pop	{r7}
 8005536:	4770      	bx	lr

08005538 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b090      	sub	sp, #64	; 0x40
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d101      	bne.n	800554a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e253      	b.n	80059f2 <HAL_RCC_OscConfig+0x4ba>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f003 0301 	and.w	r3, r3, #1
 8005552:	2b00      	cmp	r3, #0
 8005554:	d050      	beq.n	80055f8 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005556:	4ba3      	ldr	r3, [pc, #652]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	f003 030c 	and.w	r3, r3, #12
 800555e:	2b04      	cmp	r3, #4
 8005560:	d00c      	beq.n	800557c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005562:	4ba0      	ldr	r3, [pc, #640]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800556a:	2b08      	cmp	r3, #8
 800556c:	d112      	bne.n	8005594 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800556e:	4b9d      	ldr	r3, [pc, #628]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005576:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800557a:	d10b      	bne.n	8005594 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800557c:	4b99      	ldr	r3, [pc, #612]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d036      	beq.n	80055f6 <HAL_RCC_OscConfig+0xbe>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d132      	bne.n	80055f6 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	e22e      	b.n	80059f2 <HAL_RCC_OscConfig+0x4ba>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	685a      	ldr	r2, [r3, #4]
 8005598:	4b93      	ldr	r3, [pc, #588]	; (80057e8 <HAL_RCC_OscConfig+0x2b0>)
 800559a:	b2d2      	uxtb	r2, r2
 800559c:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d013      	beq.n	80055ce <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055a6:	f7fc facd 	bl	8001b44 <HAL_GetTick>
 80055aa:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055ac:	e008      	b.n	80055c0 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80055ae:	f7fc fac9 	bl	8001b44 <HAL_GetTick>
 80055b2:	4602      	mov	r2, r0
 80055b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055b6:	1ad3      	subs	r3, r2, r3
 80055b8:	2b64      	cmp	r3, #100	; 0x64
 80055ba:	d901      	bls.n	80055c0 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 80055bc:	2303      	movs	r3, #3
 80055be:	e218      	b.n	80059f2 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055c0:	4b88      	ldr	r3, [pc, #544]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d0f0      	beq.n	80055ae <HAL_RCC_OscConfig+0x76>
 80055cc:	e014      	b.n	80055f8 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055ce:	f7fc fab9 	bl	8001b44 <HAL_GetTick>
 80055d2:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055d4:	e008      	b.n	80055e8 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80055d6:	f7fc fab5 	bl	8001b44 <HAL_GetTick>
 80055da:	4602      	mov	r2, r0
 80055dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055de:	1ad3      	subs	r3, r2, r3
 80055e0:	2b64      	cmp	r3, #100	; 0x64
 80055e2:	d901      	bls.n	80055e8 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80055e4:	2303      	movs	r3, #3
 80055e6:	e204      	b.n	80059f2 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055e8:	4b7e      	ldr	r3, [pc, #504]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d1f0      	bne.n	80055d6 <HAL_RCC_OscConfig+0x9e>
 80055f4:	e000      	b.n	80055f8 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055f6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 0302 	and.w	r3, r3, #2
 8005600:	2b00      	cmp	r3, #0
 8005602:	d077      	beq.n	80056f4 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005604:	4b77      	ldr	r3, [pc, #476]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	f003 030c 	and.w	r3, r3, #12
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00b      	beq.n	8005628 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005610:	4b74      	ldr	r3, [pc, #464]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005618:	2b08      	cmp	r3, #8
 800561a:	d126      	bne.n	800566a <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800561c:	4b71      	ldr	r3, [pc, #452]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005624:	2b00      	cmp	r3, #0
 8005626:	d120      	bne.n	800566a <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005628:	4b6e      	ldr	r3, [pc, #440]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0302 	and.w	r3, r3, #2
 8005630:	2b00      	cmp	r3, #0
 8005632:	d005      	beq.n	8005640 <HAL_RCC_OscConfig+0x108>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	2b01      	cmp	r3, #1
 800563a:	d001      	beq.n	8005640 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e1d8      	b.n	80059f2 <HAL_RCC_OscConfig+0x4ba>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005640:	4b68      	ldr	r3, [pc, #416]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	691b      	ldr	r3, [r3, #16]
 800564c:	21f8      	movs	r1, #248	; 0xf8
 800564e:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005650:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005652:	fa91 f1a1 	rbit	r1, r1
 8005656:	62f9      	str	r1, [r7, #44]	; 0x2c
  return result;
 8005658:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800565a:	fab1 f181 	clz	r1, r1
 800565e:	b2c9      	uxtb	r1, r1
 8005660:	408b      	lsls	r3, r1
 8005662:	4960      	ldr	r1, [pc, #384]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 8005664:	4313      	orrs	r3, r2
 8005666:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005668:	e044      	b.n	80056f4 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d02a      	beq.n	80056c8 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005672:	4b5e      	ldr	r3, [pc, #376]	; (80057ec <HAL_RCC_OscConfig+0x2b4>)
 8005674:	2201      	movs	r2, #1
 8005676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005678:	f7fc fa64 	bl	8001b44 <HAL_GetTick>
 800567c:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800567e:	e008      	b.n	8005692 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005680:	f7fc fa60 	bl	8001b44 <HAL_GetTick>
 8005684:	4602      	mov	r2, r0
 8005686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005688:	1ad3      	subs	r3, r2, r3
 800568a:	2b02      	cmp	r3, #2
 800568c:	d901      	bls.n	8005692 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800568e:	2303      	movs	r3, #3
 8005690:	e1af      	b.n	80059f2 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005692:	4b54      	ldr	r3, [pc, #336]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 0302 	and.w	r3, r3, #2
 800569a:	2b00      	cmp	r3, #0
 800569c:	d0f0      	beq.n	8005680 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800569e:	4b51      	ldr	r3, [pc, #324]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	21f8      	movs	r1, #248	; 0xf8
 80056ac:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80056b0:	fa91 f1a1 	rbit	r1, r1
 80056b4:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 80056b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80056b8:	fab1 f181 	clz	r1, r1
 80056bc:	b2c9      	uxtb	r1, r1
 80056be:	408b      	lsls	r3, r1
 80056c0:	4948      	ldr	r1, [pc, #288]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 80056c2:	4313      	orrs	r3, r2
 80056c4:	600b      	str	r3, [r1, #0]
 80056c6:	e015      	b.n	80056f4 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056c8:	4b48      	ldr	r3, [pc, #288]	; (80057ec <HAL_RCC_OscConfig+0x2b4>)
 80056ca:	2200      	movs	r2, #0
 80056cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056ce:	f7fc fa39 	bl	8001b44 <HAL_GetTick>
 80056d2:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056d4:	e008      	b.n	80056e8 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80056d6:	f7fc fa35 	bl	8001b44 <HAL_GetTick>
 80056da:	4602      	mov	r2, r0
 80056dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056de:	1ad3      	subs	r3, r2, r3
 80056e0:	2b02      	cmp	r3, #2
 80056e2:	d901      	bls.n	80056e8 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80056e4:	2303      	movs	r3, #3
 80056e6:	e184      	b.n	80059f2 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056e8:	4b3e      	ldr	r3, [pc, #248]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 0302 	and.w	r3, r3, #2
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1f0      	bne.n	80056d6 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 0308 	and.w	r3, r3, #8
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d030      	beq.n	8005762 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	695b      	ldr	r3, [r3, #20]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d016      	beq.n	8005736 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005708:	4b39      	ldr	r3, [pc, #228]	; (80057f0 <HAL_RCC_OscConfig+0x2b8>)
 800570a:	2201      	movs	r2, #1
 800570c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800570e:	f7fc fa19 	bl	8001b44 <HAL_GetTick>
 8005712:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005714:	e008      	b.n	8005728 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005716:	f7fc fa15 	bl	8001b44 <HAL_GetTick>
 800571a:	4602      	mov	r2, r0
 800571c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	2b02      	cmp	r3, #2
 8005722:	d901      	bls.n	8005728 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8005724:	2303      	movs	r3, #3
 8005726:	e164      	b.n	80059f2 <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005728:	4b2e      	ldr	r3, [pc, #184]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 800572a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800572c:	f003 0302 	and.w	r3, r3, #2
 8005730:	2b00      	cmp	r3, #0
 8005732:	d0f0      	beq.n	8005716 <HAL_RCC_OscConfig+0x1de>
 8005734:	e015      	b.n	8005762 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005736:	4b2e      	ldr	r3, [pc, #184]	; (80057f0 <HAL_RCC_OscConfig+0x2b8>)
 8005738:	2200      	movs	r2, #0
 800573a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800573c:	f7fc fa02 	bl	8001b44 <HAL_GetTick>
 8005740:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005742:	e008      	b.n	8005756 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005744:	f7fc f9fe 	bl	8001b44 <HAL_GetTick>
 8005748:	4602      	mov	r2, r0
 800574a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	2b02      	cmp	r3, #2
 8005750:	d901      	bls.n	8005756 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e14d      	b.n	80059f2 <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005756:	4b23      	ldr	r3, [pc, #140]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 8005758:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800575a:	f003 0302 	and.w	r3, r3, #2
 800575e:	2b00      	cmp	r3, #0
 8005760:	d1f0      	bne.n	8005744 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f003 0304 	and.w	r3, r3, #4
 800576a:	2b00      	cmp	r3, #0
 800576c:	f000 8088 	beq.w	8005880 <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005770:	2300      	movs	r3, #0
 8005772:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005776:	4b1b      	ldr	r3, [pc, #108]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 8005778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800577a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d110      	bne.n	80057a4 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005782:	2300      	movs	r3, #0
 8005784:	60bb      	str	r3, [r7, #8]
 8005786:	4b17      	ldr	r3, [pc, #92]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 8005788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800578a:	4a16      	ldr	r2, [pc, #88]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 800578c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005790:	6413      	str	r3, [r2, #64]	; 0x40
 8005792:	4b14      	ldr	r3, [pc, #80]	; (80057e4 <HAL_RCC_OscConfig+0x2ac>)
 8005794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800579a:	60bb      	str	r3, [r7, #8]
 800579c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800579e:	2301      	movs	r3, #1
 80057a0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80057a4:	4b13      	ldr	r3, [pc, #76]	; (80057f4 <HAL_RCC_OscConfig+0x2bc>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a12      	ldr	r2, [pc, #72]	; (80057f4 <HAL_RCC_OscConfig+0x2bc>)
 80057aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057ae:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057b0:	4b10      	ldr	r3, [pc, #64]	; (80057f4 <HAL_RCC_OscConfig+0x2bc>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d123      	bne.n	8005804 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057bc:	4b0d      	ldr	r3, [pc, #52]	; (80057f4 <HAL_RCC_OscConfig+0x2bc>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a0c      	ldr	r2, [pc, #48]	; (80057f4 <HAL_RCC_OscConfig+0x2bc>)
 80057c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057c6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057c8:	f7fc f9bc 	bl	8001b44 <HAL_GetTick>
 80057cc:	63b8      	str	r0, [r7, #56]	; 0x38

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057ce:	e013      	b.n	80057f8 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057d0:	f7fc f9b8 	bl	8001b44 <HAL_GetTick>
 80057d4:	4602      	mov	r2, r0
 80057d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d90c      	bls.n	80057f8 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 80057de:	2303      	movs	r3, #3
 80057e0:	e107      	b.n	80059f2 <HAL_RCC_OscConfig+0x4ba>
 80057e2:	bf00      	nop
 80057e4:	40023800 	.word	0x40023800
 80057e8:	40023802 	.word	0x40023802
 80057ec:	42470000 	.word	0x42470000
 80057f0:	42470e80 	.word	0x42470e80
 80057f4:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057f8:	4b80      	ldr	r3, [pc, #512]	; (80059fc <HAL_RCC_OscConfig+0x4c4>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005800:	2b00      	cmp	r3, #0
 8005802:	d0e5      	beq.n	80057d0 <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	689a      	ldr	r2, [r3, #8]
 8005808:	4b7d      	ldr	r3, [pc, #500]	; (8005a00 <HAL_RCC_OscConfig+0x4c8>)
 800580a:	b2d2      	uxtb	r2, r2
 800580c:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d015      	beq.n	8005842 <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005816:	f7fc f995 	bl	8001b44 <HAL_GetTick>
 800581a:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800581c:	e00a      	b.n	8005834 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800581e:	f7fc f991 	bl	8001b44 <HAL_GetTick>
 8005822:	4602      	mov	r2, r0
 8005824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	f241 3288 	movw	r2, #5000	; 0x1388
 800582c:	4293      	cmp	r3, r2
 800582e:	d901      	bls.n	8005834 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005830:	2303      	movs	r3, #3
 8005832:	e0de      	b.n	80059f2 <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005834:	4b73      	ldr	r3, [pc, #460]	; (8005a04 <HAL_RCC_OscConfig+0x4cc>)
 8005836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005838:	f003 0302 	and.w	r3, r3, #2
 800583c:	2b00      	cmp	r3, #0
 800583e:	d0ee      	beq.n	800581e <HAL_RCC_OscConfig+0x2e6>
 8005840:	e014      	b.n	800586c <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005842:	f7fc f97f 	bl	8001b44 <HAL_GetTick>
 8005846:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005848:	e00a      	b.n	8005860 <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800584a:	f7fc f97b 	bl	8001b44 <HAL_GetTick>
 800584e:	4602      	mov	r2, r0
 8005850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005852:	1ad3      	subs	r3, r2, r3
 8005854:	f241 3288 	movw	r2, #5000	; 0x1388
 8005858:	4293      	cmp	r3, r2
 800585a:	d901      	bls.n	8005860 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 800585c:	2303      	movs	r3, #3
 800585e:	e0c8      	b.n	80059f2 <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005860:	4b68      	ldr	r3, [pc, #416]	; (8005a04 <HAL_RCC_OscConfig+0x4cc>)
 8005862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005864:	f003 0302 	and.w	r3, r3, #2
 8005868:	2b00      	cmp	r3, #0
 800586a:	d1ee      	bne.n	800584a <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800586c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005870:	2b01      	cmp	r3, #1
 8005872:	d105      	bne.n	8005880 <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005874:	4b63      	ldr	r3, [pc, #396]	; (8005a04 <HAL_RCC_OscConfig+0x4cc>)
 8005876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005878:	4a62      	ldr	r2, [pc, #392]	; (8005a04 <HAL_RCC_OscConfig+0x4cc>)
 800587a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800587e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	699b      	ldr	r3, [r3, #24]
 8005884:	2b00      	cmp	r3, #0
 8005886:	f000 80b3 	beq.w	80059f0 <HAL_RCC_OscConfig+0x4b8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800588a:	4b5e      	ldr	r3, [pc, #376]	; (8005a04 <HAL_RCC_OscConfig+0x4cc>)
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	f003 030c 	and.w	r3, r3, #12
 8005892:	2b08      	cmp	r3, #8
 8005894:	d07d      	beq.n	8005992 <HAL_RCC_OscConfig+0x45a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	699b      	ldr	r3, [r3, #24]
 800589a:	2b02      	cmp	r3, #2
 800589c:	d162      	bne.n	8005964 <HAL_RCC_OscConfig+0x42c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800589e:	4b5a      	ldr	r3, [pc, #360]	; (8005a08 <HAL_RCC_OscConfig+0x4d0>)
 80058a0:	2200      	movs	r2, #0
 80058a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058a4:	f7fc f94e 	bl	8001b44 <HAL_GetTick>
 80058a8:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058aa:	e008      	b.n	80058be <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058ac:	f7fc f94a 	bl	8001b44 <HAL_GetTick>
 80058b0:	4602      	mov	r2, r0
 80058b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	2b64      	cmp	r3, #100	; 0x64
 80058b8:	d901      	bls.n	80058be <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e099      	b.n	80059f2 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058be:	4b51      	ldr	r3, [pc, #324]	; (8005a04 <HAL_RCC_OscConfig+0x4cc>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d1f0      	bne.n	80058ac <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                              | \
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	69da      	ldr	r2, [r3, #28]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6a1b      	ldr	r3, [r3, #32]
 80058d2:	431a      	orrs	r2, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d8:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80058dc:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058de:	6939      	ldr	r1, [r7, #16]
 80058e0:	fa91 f1a1 	rbit	r1, r1
 80058e4:	60f9      	str	r1, [r7, #12]
  return result;
 80058e6:	68f9      	ldr	r1, [r7, #12]
 80058e8:	fab1 f181 	clz	r1, r1
 80058ec:	b2c9      	uxtb	r1, r1
 80058ee:	408b      	lsls	r3, r1
 80058f0:	431a      	orrs	r2, r3
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058f6:	085b      	lsrs	r3, r3, #1
 80058f8:	3b01      	subs	r3, #1
 80058fa:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 80058fe:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005900:	69b9      	ldr	r1, [r7, #24]
 8005902:	fa91 f1a1 	rbit	r1, r1
 8005906:	6179      	str	r1, [r7, #20]
  return result;
 8005908:	6979      	ldr	r1, [r7, #20]
 800590a:	fab1 f181 	clz	r1, r1
 800590e:	b2c9      	uxtb	r1, r1
 8005910:	408b      	lsls	r3, r1
 8005912:	431a      	orrs	r2, r3
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005918:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 800591c:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800591e:	6a39      	ldr	r1, [r7, #32]
 8005920:	fa91 f1a1 	rbit	r1, r1
 8005924:	61f9      	str	r1, [r7, #28]
  return result;
 8005926:	69f9      	ldr	r1, [r7, #28]
 8005928:	fab1 f181 	clz	r1, r1
 800592c:	b2c9      	uxtb	r1, r1
 800592e:	408b      	lsls	r3, r1
 8005930:	4934      	ldr	r1, [pc, #208]	; (8005a04 <HAL_RCC_OscConfig+0x4cc>)
 8005932:	4313      	orrs	r3, r2
 8005934:	604b      	str	r3, [r1, #4]
                                RCC_OscInitStruct->PLL.PLLM                                                    | \
                                (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))                | \
                                (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005936:	4b34      	ldr	r3, [pc, #208]	; (8005a08 <HAL_RCC_OscConfig+0x4d0>)
 8005938:	2201      	movs	r2, #1
 800593a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800593c:	f7fc f902 	bl	8001b44 <HAL_GetTick>
 8005940:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005942:	e008      	b.n	8005956 <HAL_RCC_OscConfig+0x41e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005944:	f7fc f8fe 	bl	8001b44 <HAL_GetTick>
 8005948:	4602      	mov	r2, r0
 800594a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800594c:	1ad3      	subs	r3, r2, r3
 800594e:	2b64      	cmp	r3, #100	; 0x64
 8005950:	d901      	bls.n	8005956 <HAL_RCC_OscConfig+0x41e>
          {
            return HAL_TIMEOUT;
 8005952:	2303      	movs	r3, #3
 8005954:	e04d      	b.n	80059f2 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005956:	4b2b      	ldr	r3, [pc, #172]	; (8005a04 <HAL_RCC_OscConfig+0x4cc>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800595e:	2b00      	cmp	r3, #0
 8005960:	d0f0      	beq.n	8005944 <HAL_RCC_OscConfig+0x40c>
 8005962:	e045      	b.n	80059f0 <HAL_RCC_OscConfig+0x4b8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005964:	4b28      	ldr	r3, [pc, #160]	; (8005a08 <HAL_RCC_OscConfig+0x4d0>)
 8005966:	2200      	movs	r2, #0
 8005968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800596a:	f7fc f8eb 	bl	8001b44 <HAL_GetTick>
 800596e:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005970:	e008      	b.n	8005984 <HAL_RCC_OscConfig+0x44c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005972:	f7fc f8e7 	bl	8001b44 <HAL_GetTick>
 8005976:	4602      	mov	r2, r0
 8005978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800597a:	1ad3      	subs	r3, r2, r3
 800597c:	2b64      	cmp	r3, #100	; 0x64
 800597e:	d901      	bls.n	8005984 <HAL_RCC_OscConfig+0x44c>
          {
            return HAL_TIMEOUT;
 8005980:	2303      	movs	r3, #3
 8005982:	e036      	b.n	80059f2 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005984:	4b1f      	ldr	r3, [pc, #124]	; (8005a04 <HAL_RCC_OscConfig+0x4cc>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800598c:	2b00      	cmp	r3, #0
 800598e:	d1f0      	bne.n	8005972 <HAL_RCC_OscConfig+0x43a>
 8005990:	e02e      	b.n	80059f0 <HAL_RCC_OscConfig+0x4b8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	699b      	ldr	r3, [r3, #24]
 8005996:	2b01      	cmp	r3, #1
 8005998:	d101      	bne.n	800599e <HAL_RCC_OscConfig+0x466>
      {
        return HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	e029      	b.n	80059f2 <HAL_RCC_OscConfig+0x4ba>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 800599e:	4b19      	ldr	r3, [pc, #100]	; (8005a04 <HAL_RCC_OscConfig+0x4cc>)
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	637b      	str	r3, [r7, #52]	; 0x34
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059a6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	69db      	ldr	r3, [r3, #28]
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d11c      	bne.n	80059ec <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80059b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059b4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059bc:	429a      	cmp	r2, r3
 80059be:	d115      	bne.n	80059ec <HAL_RCC_OscConfig+0x4b4>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80059c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059c2:	099b      	lsrs	r3, r3, #6
 80059c4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d10d      	bne.n	80059ec <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80059d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059d2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80059da:	429a      	cmp	r2, r3
 80059dc:	d106      	bne.n	80059ec <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80059de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059e0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d001      	beq.n	80059f0 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	e000      	b.n	80059f2 <HAL_RCC_OscConfig+0x4ba>
        }
      }
    }
  }
  return HAL_OK;
 80059f0:	2300      	movs	r3, #0
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3740      	adds	r7, #64	; 0x40
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	40007000 	.word	0x40007000
 8005a00:	40023870 	.word	0x40023870
 8005a04:	40023800 	.word	0x40023800
 8005a08:	42470060 	.word	0x42470060

08005a0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b086      	sub	sp, #24
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d101      	bne.n	8005a20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e0d2      	b.n	8005bc6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a20:	4b6b      	ldr	r3, [pc, #428]	; (8005bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f003 030f 	and.w	r3, r3, #15
 8005a28:	683a      	ldr	r2, [r7, #0]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d90c      	bls.n	8005a48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a2e:	4b68      	ldr	r3, [pc, #416]	; (8005bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8005a30:	683a      	ldr	r2, [r7, #0]
 8005a32:	b2d2      	uxtb	r2, r2
 8005a34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a36:	4b66      	ldr	r3, [pc, #408]	; (8005bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f003 030f 	and.w	r3, r3, #15
 8005a3e:	683a      	ldr	r2, [r7, #0]
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d001      	beq.n	8005a48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	e0be      	b.n	8005bc6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0302 	and.w	r3, r3, #2
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d020      	beq.n	8005a96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0304 	and.w	r3, r3, #4
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d005      	beq.n	8005a6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a60:	4b5c      	ldr	r3, [pc, #368]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	4a5b      	ldr	r2, [pc, #364]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005a66:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005a6a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0308 	and.w	r3, r3, #8
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d005      	beq.n	8005a84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8005a78:	4b56      	ldr	r3, [pc, #344]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	4a55      	ldr	r2, [pc, #340]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005a7e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005a82:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a84:	4b53      	ldr	r3, [pc, #332]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	4950      	ldr	r1, [pc, #320]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005a92:	4313      	orrs	r3, r2
 8005a94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0301 	and.w	r3, r3, #1
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d040      	beq.n	8005b24 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d107      	bne.n	8005aba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005aaa:	4b4a      	ldr	r3, [pc, #296]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d115      	bne.n	8005ae2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e085      	b.n	8005bc6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	d107      	bne.n	8005ad2 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ac2:	4b44      	ldr	r3, [pc, #272]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d109      	bne.n	8005ae2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e079      	b.n	8005bc6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ad2:	4b40      	ldr	r3, [pc, #256]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f003 0302 	and.w	r3, r3, #2
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d101      	bne.n	8005ae2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e071      	b.n	8005bc6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ae2:	4b3c      	ldr	r3, [pc, #240]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	f023 0203 	bic.w	r2, r3, #3
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	4939      	ldr	r1, [pc, #228]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005af0:	4313      	orrs	r3, r2
 8005af2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005af4:	f7fc f826 	bl	8001b44 <HAL_GetTick>
 8005af8:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005afa:	e00a      	b.n	8005b12 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005afc:	f7fc f822 	bl	8001b44 <HAL_GetTick>
 8005b00:	4602      	mov	r2, r0
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	1ad3      	subs	r3, r2, r3
 8005b06:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d901      	bls.n	8005b12 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005b0e:	2303      	movs	r3, #3
 8005b10:	e059      	b.n	8005bc6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b12:	4b30      	ldr	r3, [pc, #192]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	f003 020c 	and.w	r2, r3, #12
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d1eb      	bne.n	8005afc <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b24:	4b2a      	ldr	r3, [pc, #168]	; (8005bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 030f 	and.w	r3, r3, #15
 8005b2c:	683a      	ldr	r2, [r7, #0]
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	d20c      	bcs.n	8005b4c <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b32:	4b27      	ldr	r3, [pc, #156]	; (8005bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8005b34:	683a      	ldr	r2, [r7, #0]
 8005b36:	b2d2      	uxtb	r2, r2
 8005b38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b3a:	4b25      	ldr	r3, [pc, #148]	; (8005bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 030f 	and.w	r3, r3, #15
 8005b42:	683a      	ldr	r2, [r7, #0]
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d001      	beq.n	8005b4c <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e03c      	b.n	8005bc6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0304 	and.w	r3, r3, #4
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d008      	beq.n	8005b6a <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b58:	4b1e      	ldr	r3, [pc, #120]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	68db      	ldr	r3, [r3, #12]
 8005b64:	491b      	ldr	r1, [pc, #108]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005b66:	4313      	orrs	r3, r2
 8005b68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f003 0308 	and.w	r3, r3, #8
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d009      	beq.n	8005b8a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b76:	4b17      	ldr	r3, [pc, #92]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	691b      	ldr	r3, [r3, #16]
 8005b82:	00db      	lsls	r3, r3, #3
 8005b84:	4913      	ldr	r1, [pc, #76]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005b86:	4313      	orrs	r3, r2
 8005b88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8005b8a:	f000 f82b 	bl	8005be4 <HAL_RCC_GetSysClockFreq>
 8005b8e:	4601      	mov	r1, r0
 8005b90:	4b10      	ldr	r3, [pc, #64]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b98:	22f0      	movs	r2, #240	; 0xf0
 8005b9a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b9c:	693a      	ldr	r2, [r7, #16]
 8005b9e:	fa92 f2a2 	rbit	r2, r2
 8005ba2:	60fa      	str	r2, [r7, #12]
  return result;
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	fab2 f282 	clz	r2, r2
 8005baa:	b2d2      	uxtb	r2, r2
 8005bac:	40d3      	lsrs	r3, r2
 8005bae:	4a0a      	ldr	r2, [pc, #40]	; (8005bd8 <HAL_RCC_ClockConfig+0x1cc>)
 8005bb0:	5cd3      	ldrb	r3, [r2, r3]
 8005bb2:	fa21 f303 	lsr.w	r3, r1, r3
 8005bb6:	4a09      	ldr	r2, [pc, #36]	; (8005bdc <HAL_RCC_ClockConfig+0x1d0>)
 8005bb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005bba:	4b09      	ldr	r3, [pc, #36]	; (8005be0 <HAL_RCC_ClockConfig+0x1d4>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f7fb ff7e 	bl	8001ac0 <HAL_InitTick>

  return HAL_OK;
 8005bc4:	2300      	movs	r3, #0
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3718      	adds	r7, #24
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop
 8005bd0:	40023c00 	.word	0x40023c00
 8005bd4:	40023800 	.word	0x40023800
 8005bd8:	08013cc8 	.word	0x08013cc8
 8005bdc:	20000004 	.word	0x20000004
 8005be0:	20000008 	.word	0x20000008

08005be4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005be4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005be6:	b085      	sub	sp, #20
 8005be8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005bea:	2300      	movs	r3, #0
 8005bec:	607b      	str	r3, [r7, #4]
 8005bee:	2300      	movs	r3, #0
 8005bf0:	60fb      	str	r3, [r7, #12]
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005bfa:	4b63      	ldr	r3, [pc, #396]	; (8005d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	f003 030c 	and.w	r3, r3, #12
 8005c02:	2b04      	cmp	r3, #4
 8005c04:	d007      	beq.n	8005c16 <HAL_RCC_GetSysClockFreq+0x32>
 8005c06:	2b08      	cmp	r3, #8
 8005c08:	d008      	beq.n	8005c1c <HAL_RCC_GetSysClockFreq+0x38>
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	f040 80b4 	bne.w	8005d78 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005c10:	4b5e      	ldr	r3, [pc, #376]	; (8005d8c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005c12:	60bb      	str	r3, [r7, #8]
       break;
 8005c14:	e0b3      	b.n	8005d7e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005c16:	4b5e      	ldr	r3, [pc, #376]	; (8005d90 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005c18:	60bb      	str	r3, [r7, #8]
      break;
 8005c1a:	e0b0      	b.n	8005d7e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c1c:	4b5a      	ldr	r3, [pc, #360]	; (8005d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c24:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c26:	4b58      	ldr	r3, [pc, #352]	; (8005d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d04a      	beq.n	8005cc8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c32:	4b55      	ldr	r3, [pc, #340]	; (8005d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	099b      	lsrs	r3, r3, #6
 8005c38:	f04f 0400 	mov.w	r4, #0
 8005c3c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005c40:	f04f 0200 	mov.w	r2, #0
 8005c44:	ea03 0501 	and.w	r5, r3, r1
 8005c48:	ea04 0602 	and.w	r6, r4, r2
 8005c4c:	4629      	mov	r1, r5
 8005c4e:	4632      	mov	r2, r6
 8005c50:	f04f 0300 	mov.w	r3, #0
 8005c54:	f04f 0400 	mov.w	r4, #0
 8005c58:	0154      	lsls	r4, r2, #5
 8005c5a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005c5e:	014b      	lsls	r3, r1, #5
 8005c60:	4619      	mov	r1, r3
 8005c62:	4622      	mov	r2, r4
 8005c64:	1b49      	subs	r1, r1, r5
 8005c66:	eb62 0206 	sbc.w	r2, r2, r6
 8005c6a:	f04f 0300 	mov.w	r3, #0
 8005c6e:	f04f 0400 	mov.w	r4, #0
 8005c72:	0194      	lsls	r4, r2, #6
 8005c74:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005c78:	018b      	lsls	r3, r1, #6
 8005c7a:	1a5b      	subs	r3, r3, r1
 8005c7c:	eb64 0402 	sbc.w	r4, r4, r2
 8005c80:	f04f 0100 	mov.w	r1, #0
 8005c84:	f04f 0200 	mov.w	r2, #0
 8005c88:	00e2      	lsls	r2, r4, #3
 8005c8a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005c8e:	00d9      	lsls	r1, r3, #3
 8005c90:	460b      	mov	r3, r1
 8005c92:	4614      	mov	r4, r2
 8005c94:	195b      	adds	r3, r3, r5
 8005c96:	eb44 0406 	adc.w	r4, r4, r6
 8005c9a:	f04f 0100 	mov.w	r1, #0
 8005c9e:	f04f 0200 	mov.w	r2, #0
 8005ca2:	0262      	lsls	r2, r4, #9
 8005ca4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005ca8:	0259      	lsls	r1, r3, #9
 8005caa:	460b      	mov	r3, r1
 8005cac:	4614      	mov	r4, r2
 8005cae:	4618      	mov	r0, r3
 8005cb0:	4621      	mov	r1, r4
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	f04f 0400 	mov.w	r4, #0
 8005cb8:	461a      	mov	r2, r3
 8005cba:	4623      	mov	r3, r4
 8005cbc:	f7fa fa8a 	bl	80001d4 <__aeabi_uldivmod>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	460c      	mov	r4, r1
 8005cc4:	60fb      	str	r3, [r7, #12]
 8005cc6:	e049      	b.n	8005d5c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005cc8:	4b2f      	ldr	r3, [pc, #188]	; (8005d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	099b      	lsrs	r3, r3, #6
 8005cce:	f04f 0400 	mov.w	r4, #0
 8005cd2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005cd6:	f04f 0200 	mov.w	r2, #0
 8005cda:	ea03 0501 	and.w	r5, r3, r1
 8005cde:	ea04 0602 	and.w	r6, r4, r2
 8005ce2:	4629      	mov	r1, r5
 8005ce4:	4632      	mov	r2, r6
 8005ce6:	f04f 0300 	mov.w	r3, #0
 8005cea:	f04f 0400 	mov.w	r4, #0
 8005cee:	0154      	lsls	r4, r2, #5
 8005cf0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005cf4:	014b      	lsls	r3, r1, #5
 8005cf6:	4619      	mov	r1, r3
 8005cf8:	4622      	mov	r2, r4
 8005cfa:	1b49      	subs	r1, r1, r5
 8005cfc:	eb62 0206 	sbc.w	r2, r2, r6
 8005d00:	f04f 0300 	mov.w	r3, #0
 8005d04:	f04f 0400 	mov.w	r4, #0
 8005d08:	0194      	lsls	r4, r2, #6
 8005d0a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005d0e:	018b      	lsls	r3, r1, #6
 8005d10:	1a5b      	subs	r3, r3, r1
 8005d12:	eb64 0402 	sbc.w	r4, r4, r2
 8005d16:	f04f 0100 	mov.w	r1, #0
 8005d1a:	f04f 0200 	mov.w	r2, #0
 8005d1e:	00e2      	lsls	r2, r4, #3
 8005d20:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005d24:	00d9      	lsls	r1, r3, #3
 8005d26:	460b      	mov	r3, r1
 8005d28:	4614      	mov	r4, r2
 8005d2a:	195b      	adds	r3, r3, r5
 8005d2c:	eb44 0406 	adc.w	r4, r4, r6
 8005d30:	f04f 0100 	mov.w	r1, #0
 8005d34:	f04f 0200 	mov.w	r2, #0
 8005d38:	02a2      	lsls	r2, r4, #10
 8005d3a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005d3e:	0299      	lsls	r1, r3, #10
 8005d40:	460b      	mov	r3, r1
 8005d42:	4614      	mov	r4, r2
 8005d44:	4618      	mov	r0, r3
 8005d46:	4621      	mov	r1, r4
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f04f 0400 	mov.w	r4, #0
 8005d4e:	461a      	mov	r2, r3
 8005d50:	4623      	mov	r3, r4
 8005d52:	f7fa fa3f 	bl	80001d4 <__aeabi_uldivmod>
 8005d56:	4603      	mov	r3, r0
 8005d58:	460c      	mov	r4, r1
 8005d5a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005d5c:	4b0a      	ldr	r3, [pc, #40]	; (8005d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	0c1b      	lsrs	r3, r3, #16
 8005d62:	f003 0303 	and.w	r3, r3, #3
 8005d66:	3301      	adds	r3, #1
 8005d68:	005b      	lsls	r3, r3, #1
 8005d6a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005d6c:	68fa      	ldr	r2, [r7, #12]
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d74:	60bb      	str	r3, [r7, #8]
      break;
 8005d76:	e002      	b.n	8005d7e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005d78:	4b04      	ldr	r3, [pc, #16]	; (8005d8c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005d7a:	60bb      	str	r3, [r7, #8]
      break;
 8005d7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d7e:	68bb      	ldr	r3, [r7, #8]
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3714      	adds	r7, #20
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d88:	40023800 	.word	0x40023800
 8005d8c:	00f42400 	.word	0x00f42400
 8005d90:	007a1200 	.word	0x007a1200

08005d94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d94:	b480      	push	{r7}
 8005d96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d98:	4b02      	ldr	r3, [pc, #8]	; (8005da4 <HAL_RCC_GetHCLKFreq+0x10>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bc80      	pop	{r7}
 8005da2:	4770      	bx	lr
 8005da4:	20000004 	.word	0x20000004

08005da8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b082      	sub	sp, #8
 8005dac:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8005dae:	f7ff fff1 	bl	8005d94 <HAL_RCC_GetHCLKFreq>
 8005db2:	4601      	mov	r1, r0
 8005db4:	4b0b      	ldr	r3, [pc, #44]	; (8005de4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8005dbc:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8005dc0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	fa92 f2a2 	rbit	r2, r2
 8005dc8:	603a      	str	r2, [r7, #0]
  return result;
 8005dca:	683a      	ldr	r2, [r7, #0]
 8005dcc:	fab2 f282 	clz	r2, r2
 8005dd0:	b2d2      	uxtb	r2, r2
 8005dd2:	40d3      	lsrs	r3, r2
 8005dd4:	4a04      	ldr	r2, [pc, #16]	; (8005de8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005dd6:	5cd3      	ldrb	r3, [r2, r3]
 8005dd8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3708      	adds	r7, #8
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd80      	pop	{r7, pc}
 8005de4:	40023800 	.word	0x40023800
 8005de8:	08013cd8 	.word	0x08013cd8

08005dec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b082      	sub	sp, #8
 8005df0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8005df2:	f7ff ffcf 	bl	8005d94 <HAL_RCC_GetHCLKFreq>
 8005df6:	4601      	mov	r1, r0
 8005df8:	4b0b      	ldr	r3, [pc, #44]	; (8005e28 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005e00:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8005e04:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e06:	687a      	ldr	r2, [r7, #4]
 8005e08:	fa92 f2a2 	rbit	r2, r2
 8005e0c:	603a      	str	r2, [r7, #0]
  return result;
 8005e0e:	683a      	ldr	r2, [r7, #0]
 8005e10:	fab2 f282 	clz	r2, r2
 8005e14:	b2d2      	uxtb	r2, r2
 8005e16:	40d3      	lsrs	r3, r2
 8005e18:	4a04      	ldr	r2, [pc, #16]	; (8005e2c <HAL_RCC_GetPCLK2Freq+0x40>)
 8005e1a:	5cd3      	ldrb	r3, [r2, r3]
 8005e1c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3708      	adds	r7, #8
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}
 8005e28:	40023800 	.word	0x40023800
 8005e2c:	08013cd8 	.word	0x08013cd8

08005e30 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b082      	sub	sp, #8
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d101      	bne.n	8005e42 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e022      	b.n	8005e88 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d105      	bne.n	8005e5a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	f7fb f97d 	bl	8001154 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2203      	movs	r2, #3
 8005e5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 f814 	bl	8005e90 <HAL_SD_InitCard>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d001      	beq.n	8005e72 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e00a      	b.n	8005e88 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2200      	movs	r2, #0
 8005e76:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2201      	movs	r2, #1
 8005e82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005e86:	2300      	movs	r3, #0
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3708      	adds	r7, #8
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}

08005e90 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005e90:	b5b0      	push	{r4, r5, r7, lr}
 8005e92:	b08e      	sub	sp, #56	; 0x38
 8005e94:	af04      	add	r7, sp, #16
 8005e96:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8005eac:	2376      	movs	r3, #118	; 0x76
 8005eae:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681d      	ldr	r5, [r3, #0]
 8005eb4:	466c      	mov	r4, sp
 8005eb6:	f107 0314 	add.w	r3, r7, #20
 8005eba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005ebe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005ec2:	f107 0308 	add.w	r3, r7, #8
 8005ec6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ec8:	4628      	mov	r0, r5
 8005eca:	f002 f8f5 	bl	80080b8 <SDIO_Init>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8005ed4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d001      	beq.n	8005ee0 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e031      	b.n	8005f44 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8005ee0:	4b1a      	ldr	r3, [pc, #104]	; (8005f4c <HAL_SD_InitCard+0xbc>)
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4618      	mov	r0, r3
 8005eec:	f002 f92a 	bl	8008144 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8005ef0:	4b16      	ldr	r3, [pc, #88]	; (8005f4c <HAL_SD_InitCard+0xbc>)
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f001 f8f0 	bl	80070dc <SD_PowerON>
 8005efc:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005efe:	6a3b      	ldr	r3, [r7, #32]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d00b      	beq.n	8005f1c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f10:	6a3b      	ldr	r3, [r7, #32]
 8005f12:	431a      	orrs	r2, r3
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e013      	b.n	8005f44 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f001 f80f 	bl	8006f40 <SD_InitCard>
 8005f22:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005f24:	6a3b      	ldr	r3, [r7, #32]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d00b      	beq.n	8005f42 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f36:	6a3b      	ldr	r3, [r7, #32]
 8005f38:	431a      	orrs	r2, r3
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e000      	b.n	8005f44 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8005f42:	2300      	movs	r3, #0
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3728      	adds	r7, #40	; 0x28
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bdb0      	pop	{r4, r5, r7, pc}
 8005f4c:	422580a0 	.word	0x422580a0

08005f50 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b092      	sub	sp, #72	; 0x48
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	607a      	str	r2, [r7, #4]
 8005f5c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005f5e:	f7fb fdf1 	bl	8001b44 <HAL_GetTick>
 8005f62:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d107      	bne.n	8005f82 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f76:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e1d9      	b.n	8006336 <HAL_SD_ReadBlocks+0x3e6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005f88:	b2db      	uxtb	r3, r3
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	f040 81cc 	bne.w	8006328 <HAL_SD_ReadBlocks+0x3d8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2200      	movs	r2, #0
 8005f94:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005f96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	441a      	add	r2, r3
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	d907      	bls.n	8005fb4 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fa8:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e1c0      	b.n	8006336 <HAL_SD_ReadBlocks+0x3e6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2203      	movs	r2, #3
 8005fb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d002      	beq.n	8005fd2 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8005fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fce:	025b      	lsls	r3, r3, #9
 8005fd0:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f002 f940 	bl	8008260 <SDMMC_CmdBlockLength>
 8005fe0:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8005fe2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d00f      	beq.n	8006008 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a9b      	ldr	r2, [pc, #620]	; (800625c <HAL_SD_ReadBlocks+0x30c>)
 8005fee:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ff4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ff6:	431a      	orrs	r2, r3
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e196      	b.n	8006336 <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006008:	f04f 33ff 	mov.w	r3, #4294967295
 800600c:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	025b      	lsls	r3, r3, #9
 8006012:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006014:	2390      	movs	r3, #144	; 0x90
 8006016:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006018:	2302      	movs	r3, #2
 800601a:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800601c:	2300      	movs	r3, #0
 800601e:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8006020:	2301      	movs	r3, #1
 8006022:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f107 0214 	add.w	r2, r7, #20
 800602c:	4611      	mov	r1, r2
 800602e:	4618      	mov	r0, r3
 8006030:	f002 f8eb 	bl	800820a <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	2b01      	cmp	r3, #1
 8006038:	d90a      	bls.n	8006050 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2202      	movs	r2, #2
 800603e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006046:	4618      	mov	r0, r3
 8006048:	f002 f94e 	bl	80082e8 <SDMMC_CmdReadMultiBlock>
 800604c:	6478      	str	r0, [r7, #68]	; 0x44
 800604e:	e009      	b.n	8006064 <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2201      	movs	r2, #1
 8006054:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800605c:	4618      	mov	r0, r3
 800605e:	f002 f921 	bl	80082a4 <SDMMC_CmdReadSingleBlock>
 8006062:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006064:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006066:	2b00      	cmp	r3, #0
 8006068:	d012      	beq.n	8006090 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a7b      	ldr	r2, [pc, #492]	; (800625c <HAL_SD_ReadBlocks+0x30c>)
 8006070:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006076:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006078:	431a      	orrs	r2, r3
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2201      	movs	r2, #1
 8006082:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2200      	movs	r2, #0
 800608a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800608c:	2301      	movs	r3, #1
 800608e:	e152      	b.n	8006336 <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8006090:	69bb      	ldr	r3, [r7, #24]
 8006092:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006094:	e061      	b.n	800615a <HAL_SD_ReadBlocks+0x20a>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800609c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d03c      	beq.n	800611e <HAL_SD_ReadBlocks+0x1ce>
 80060a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d039      	beq.n	800611e <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80060aa:	2300      	movs	r3, #0
 80060ac:	643b      	str	r3, [r7, #64]	; 0x40
 80060ae:	e033      	b.n	8006118 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4618      	mov	r0, r3
 80060b6:	f002 f829 	bl	800810c <SDIO_ReadFIFO>
 80060ba:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80060bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060be:	b2da      	uxtb	r2, r3
 80060c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060c2:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80060c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060c6:	3301      	adds	r3, #1
 80060c8:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80060ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060cc:	3b01      	subs	r3, #1
 80060ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80060d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060d2:	0a1b      	lsrs	r3, r3, #8
 80060d4:	b2da      	uxtb	r2, r3
 80060d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060d8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80060da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060dc:	3301      	adds	r3, #1
 80060de:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80060e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060e2:	3b01      	subs	r3, #1
 80060e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80060e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060e8:	0c1b      	lsrs	r3, r3, #16
 80060ea:	b2da      	uxtb	r2, r3
 80060ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060ee:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80060f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060f2:	3301      	adds	r3, #1
 80060f4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80060f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060f8:	3b01      	subs	r3, #1
 80060fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80060fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060fe:	0e1b      	lsrs	r3, r3, #24
 8006100:	b2da      	uxtb	r2, r3
 8006102:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006104:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006106:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006108:	3301      	adds	r3, #1
 800610a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800610c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800610e:	3b01      	subs	r3, #1
 8006110:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8006112:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006114:	3301      	adds	r3, #1
 8006116:	643b      	str	r3, [r7, #64]	; 0x40
 8006118:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800611a:	2b07      	cmp	r3, #7
 800611c:	d9c8      	bls.n	80060b0 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800611e:	f7fb fd11 	bl	8001b44 <HAL_GetTick>
 8006122:	4602      	mov	r2, r0
 8006124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006126:	1ad3      	subs	r3, r2, r3
 8006128:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800612a:	429a      	cmp	r2, r3
 800612c:	d902      	bls.n	8006134 <HAL_SD_ReadBlocks+0x1e4>
 800612e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006130:	2b00      	cmp	r3, #0
 8006132:	d112      	bne.n	800615a <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a48      	ldr	r2, [pc, #288]	; (800625c <HAL_SD_ReadBlocks+0x30c>)
 800613a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006140:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2200      	movs	r2, #0
 8006154:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8006156:	2303      	movs	r3, #3
 8006158:	e0ed      	b.n	8006336 <HAL_SD_ReadBlocks+0x3e6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006160:	f240 332a 	movw	r3, #810	; 0x32a
 8006164:	4013      	ands	r3, r2
 8006166:	2b00      	cmp	r3, #0
 8006168:	d095      	beq.n	8006096 <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006170:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006174:	2b00      	cmp	r3, #0
 8006176:	d022      	beq.n	80061be <HAL_SD_ReadBlocks+0x26e>
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	2b01      	cmp	r3, #1
 800617c:	d91f      	bls.n	80061be <HAL_SD_ReadBlocks+0x26e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006182:	2b03      	cmp	r3, #3
 8006184:	d01b      	beq.n	80061be <HAL_SD_ReadBlocks+0x26e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4618      	mov	r0, r3
 800618c:	f002 f912 	bl	80083b4 <SDMMC_CmdStopTransfer>
 8006190:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006192:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006194:	2b00      	cmp	r3, #0
 8006196:	d012      	beq.n	80061be <HAL_SD_ReadBlocks+0x26e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a2f      	ldr	r2, [pc, #188]	; (800625c <HAL_SD_ReadBlocks+0x30c>)
 800619e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80061a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061a6:	431a      	orrs	r2, r3
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2200      	movs	r2, #0
 80061b8:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	e0bb      	b.n	8006336 <HAL_SD_ReadBlocks+0x3e6>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061c4:	f003 0308 	and.w	r3, r3, #8
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d012      	beq.n	80061f2 <HAL_SD_ReadBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a22      	ldr	r2, [pc, #136]	; (800625c <HAL_SD_ReadBlocks+0x30c>)
 80061d2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061d8:	f043 0208 	orr.w	r2, r3, #8
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2201      	movs	r2, #1
 80061e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2200      	movs	r2, #0
 80061ec:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e0a1      	b.n	8006336 <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061f8:	f003 0302 	and.w	r3, r3, #2
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d012      	beq.n	8006226 <HAL_SD_ReadBlocks+0x2d6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a15      	ldr	r2, [pc, #84]	; (800625c <HAL_SD_ReadBlocks+0x30c>)
 8006206:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800620c:	f043 0202 	orr.w	r2, r3, #2
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e087      	b.n	8006336 <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800622c:	f003 0320 	and.w	r3, r3, #32
 8006230:	2b00      	cmp	r3, #0
 8006232:	d064      	beq.n	80062fe <HAL_SD_ReadBlocks+0x3ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a08      	ldr	r2, [pc, #32]	; (800625c <HAL_SD_ReadBlocks+0x30c>)
 800623a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006240:	f043 0220 	orr.w	r2, r3, #32
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	2200      	movs	r2, #0
 8006254:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	e06d      	b.n	8006336 <HAL_SD_ReadBlocks+0x3e6>
 800625a:	bf00      	nop
 800625c:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4618      	mov	r0, r3
 8006266:	f001 ff51 	bl	800810c <SDIO_ReadFIFO>
 800626a:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 800626c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800626e:	b2da      	uxtb	r2, r3
 8006270:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006272:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006274:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006276:	3301      	adds	r3, #1
 8006278:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800627a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800627c:	3b01      	subs	r3, #1
 800627e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006282:	0a1b      	lsrs	r3, r3, #8
 8006284:	b2da      	uxtb	r2, r3
 8006286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006288:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800628a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800628c:	3301      	adds	r3, #1
 800628e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006290:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006292:	3b01      	subs	r3, #1
 8006294:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8006296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006298:	0c1b      	lsrs	r3, r3, #16
 800629a:	b2da      	uxtb	r2, r3
 800629c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800629e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80062a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062a2:	3301      	adds	r3, #1
 80062a4:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80062a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062a8:	3b01      	subs	r3, #1
 80062aa:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80062ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062ae:	0e1b      	lsrs	r3, r3, #24
 80062b0:	b2da      	uxtb	r2, r3
 80062b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062b4:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80062b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062b8:	3301      	adds	r3, #1
 80062ba:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80062bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062be:	3b01      	subs	r3, #1
 80062c0:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80062c2:	f7fb fc3f 	bl	8001b44 <HAL_GetTick>
 80062c6:	4602      	mov	r2, r0
 80062c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ca:	1ad3      	subs	r3, r2, r3
 80062cc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80062ce:	429a      	cmp	r2, r3
 80062d0:	d902      	bls.n	80062d8 <HAL_SD_ReadBlocks+0x388>
 80062d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d112      	bne.n	80062fe <HAL_SD_ReadBlocks+0x3ae>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a18      	ldr	r2, [pc, #96]	; (8006340 <HAL_SD_ReadBlocks+0x3f0>)
 80062de:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062e4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2200      	movs	r2, #0
 80062f8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e01b      	b.n	8006336 <HAL_SD_ReadBlocks+0x3e6>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006304:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006308:	2b00      	cmp	r3, #0
 800630a:	d002      	beq.n	8006312 <HAL_SD_ReadBlocks+0x3c2>
 800630c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800630e:	2b00      	cmp	r3, #0
 8006310:	d1a6      	bne.n	8006260 <HAL_SD_ReadBlocks+0x310>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f240 523a 	movw	r2, #1338	; 0x53a
 800631a:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8006324:	2300      	movs	r3, #0
 8006326:	e006      	b.n	8006336 <HAL_SD_ReadBlocks+0x3e6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800632c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006334:	2301      	movs	r3, #1
  }
}
 8006336:	4618      	mov	r0, r3
 8006338:	3748      	adds	r7, #72	; 0x48
 800633a:	46bd      	mov	sp, r7
 800633c:	bd80      	pop	{r7, pc}
 800633e:	bf00      	nop
 8006340:	004005ff 	.word	0x004005ff

08006344 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b092      	sub	sp, #72	; 0x48
 8006348:	af00      	add	r7, sp, #0
 800634a:	60f8      	str	r0, [r7, #12]
 800634c:	60b9      	str	r1, [r7, #8]
 800634e:	607a      	str	r2, [r7, #4]
 8006350:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006352:	f7fb fbf7 	bl	8001b44 <HAL_GetTick>
 8006356:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d107      	bne.n	8006376 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800636a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e184      	b.n	8006680 <HAL_SD_WriteBlocks+0x33c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b01      	cmp	r3, #1
 8006380:	f040 8177 	bne.w	8006672 <HAL_SD_WriteBlocks+0x32e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2200      	movs	r2, #0
 8006388:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800638a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	441a      	add	r2, r3
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006394:	429a      	cmp	r2, r3
 8006396:	d907      	bls.n	80063a8 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800639c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	e16b      	b.n	8006680 <HAL_SD_WriteBlocks+0x33c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2203      	movs	r2, #3
 80063ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	2200      	movs	r2, #0
 80063b6:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d002      	beq.n	80063c6 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80063c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063c2:	025b      	lsls	r3, r3, #9
 80063c4:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80063ce:	4618      	mov	r0, r3
 80063d0:	f001 ff46 	bl	8008260 <SDMMC_CmdBlockLength>
 80063d4:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 80063d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d00f      	beq.n	80063fc <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a9d      	ldr	r2, [pc, #628]	; (8006658 <HAL_SD_WriteBlocks+0x314>)
 80063e2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063ea:	431a      	orrs	r2, r3
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2201      	movs	r2, #1
 80063f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80063f8:	2301      	movs	r3, #1
 80063fa:	e141      	b.n	8006680 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80063fc:	f04f 33ff 	mov.w	r3, #4294967295
 8006400:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	025b      	lsls	r3, r3, #9
 8006406:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006408:	2390      	movs	r3, #144	; 0x90
 800640a:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800640c:	2300      	movs	r3, #0
 800640e:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006410:	2300      	movs	r3, #0
 8006412:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8006414:	2301      	movs	r3, #1
 8006416:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f107 0218 	add.w	r2, r7, #24
 8006420:	4611      	mov	r1, r2
 8006422:	4618      	mov	r0, r3
 8006424:	f001 fef1 	bl	800820a <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	2b01      	cmp	r3, #1
 800642c:	d90a      	bls.n	8006444 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2220      	movs	r2, #32
 8006432:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800643a:	4618      	mov	r0, r3
 800643c:	f001 ff98 	bl	8008370 <SDMMC_CmdWriteMultiBlock>
 8006440:	6478      	str	r0, [r7, #68]	; 0x44
 8006442:	e009      	b.n	8006458 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2210      	movs	r2, #16
 8006448:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006450:	4618      	mov	r0, r3
 8006452:	f001 ff6b 	bl	800832c <SDMMC_CmdWriteSingleBlock>
 8006456:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006458:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800645a:	2b00      	cmp	r3, #0
 800645c:	d012      	beq.n	8006484 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a7d      	ldr	r2, [pc, #500]	; (8006658 <HAL_SD_WriteBlocks+0x314>)
 8006464:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800646a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800646c:	431a      	orrs	r2, r3
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2201      	movs	r2, #1
 8006476:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	e0fd      	b.n	8006680 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006488:	e065      	b.n	8006556 <HAL_SD_WriteBlocks+0x212>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006490:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006494:	2b00      	cmp	r3, #0
 8006496:	d040      	beq.n	800651a <HAL_SD_WriteBlocks+0x1d6>
 8006498:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800649a:	2b00      	cmp	r3, #0
 800649c:	d03d      	beq.n	800651a <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800649e:	2300      	movs	r3, #0
 80064a0:	643b      	str	r3, [r7, #64]	; 0x40
 80064a2:	e037      	b.n	8006514 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 80064a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064a6:	781b      	ldrb	r3, [r3, #0]
 80064a8:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80064aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064ac:	3301      	adds	r3, #1
 80064ae:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80064b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064b2:	3b01      	subs	r3, #1
 80064b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 80064b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064b8:	781b      	ldrb	r3, [r3, #0]
 80064ba:	021a      	lsls	r2, r3, #8
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	4313      	orrs	r3, r2
 80064c0:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80064c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064c4:	3301      	adds	r3, #1
 80064c6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80064c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064ca:	3b01      	subs	r3, #1
 80064cc:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 80064ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064d0:	781b      	ldrb	r3, [r3, #0]
 80064d2:	041a      	lsls	r2, r3, #16
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80064da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064dc:	3301      	adds	r3, #1
 80064de:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80064e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064e2:	3b01      	subs	r3, #1
 80064e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80064e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064e8:	781b      	ldrb	r3, [r3, #0]
 80064ea:	061a      	lsls	r2, r3, #24
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	4313      	orrs	r3, r2
 80064f0:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80064f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064f4:	3301      	adds	r3, #1
 80064f6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80064f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064fa:	3b01      	subs	r3, #1
 80064fc:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f107 0214 	add.w	r2, r7, #20
 8006506:	4611      	mov	r1, r2
 8006508:	4618      	mov	r0, r3
 800650a:	f001 fe0b 	bl	8008124 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800650e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006510:	3301      	adds	r3, #1
 8006512:	643b      	str	r3, [r7, #64]	; 0x40
 8006514:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006516:	2b07      	cmp	r3, #7
 8006518:	d9c4      	bls.n	80064a4 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800651a:	f7fb fb13 	bl	8001b44 <HAL_GetTick>
 800651e:	4602      	mov	r2, r0
 8006520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006526:	429a      	cmp	r2, r3
 8006528:	d902      	bls.n	8006530 <HAL_SD_WriteBlocks+0x1ec>
 800652a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800652c:	2b00      	cmp	r3, #0
 800652e:	d112      	bne.n	8006556 <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a48      	ldr	r2, [pc, #288]	; (8006658 <HAL_SD_WriteBlocks+0x314>)
 8006536:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800653c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800653e:	431a      	orrs	r2, r3
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2201      	movs	r2, #1
 8006548:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2200      	movs	r2, #0
 8006550:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8006552:	2303      	movs	r3, #3
 8006554:	e094      	b.n	8006680 <HAL_SD_WriteBlocks+0x33c>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800655c:	f240 331a 	movw	r3, #794	; 0x31a
 8006560:	4013      	ands	r3, r2
 8006562:	2b00      	cmp	r3, #0
 8006564:	d091      	beq.n	800648a <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800656c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006570:	2b00      	cmp	r3, #0
 8006572:	d022      	beq.n	80065ba <HAL_SD_WriteBlocks+0x276>
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	2b01      	cmp	r3, #1
 8006578:	d91f      	bls.n	80065ba <HAL_SD_WriteBlocks+0x276>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800657e:	2b03      	cmp	r3, #3
 8006580:	d01b      	beq.n	80065ba <HAL_SD_WriteBlocks+0x276>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4618      	mov	r0, r3
 8006588:	f001 ff14 	bl	80083b4 <SDMMC_CmdStopTransfer>
 800658c:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800658e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006590:	2b00      	cmp	r3, #0
 8006592:	d012      	beq.n	80065ba <HAL_SD_WriteBlocks+0x276>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a2f      	ldr	r2, [pc, #188]	; (8006658 <HAL_SD_WriteBlocks+0x314>)
 800659a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80065a2:	431a      	orrs	r2, r3
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2200      	movs	r2, #0
 80065b4:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	e062      	b.n	8006680 <HAL_SD_WriteBlocks+0x33c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065c0:	f003 0308 	and.w	r3, r3, #8
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d012      	beq.n	80065ee <HAL_SD_WriteBlocks+0x2aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a22      	ldr	r2, [pc, #136]	; (8006658 <HAL_SD_WriteBlocks+0x314>)
 80065ce:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065d4:	f043 0208 	orr.w	r2, r3, #8
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2200      	movs	r2, #0
 80065e8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e048      	b.n	8006680 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065f4:	f003 0302 	and.w	r3, r3, #2
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d012      	beq.n	8006622 <HAL_SD_WriteBlocks+0x2de>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a15      	ldr	r2, [pc, #84]	; (8006658 <HAL_SD_WriteBlocks+0x314>)
 8006602:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006608:	f043 0202 	orr.w	r2, r3, #2
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2201      	movs	r2, #1
 8006614:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2200      	movs	r2, #0
 800661c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e02e      	b.n	8006680 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006628:	f003 0310 	and.w	r3, r3, #16
 800662c:	2b00      	cmp	r3, #0
 800662e:	d015      	beq.n	800665c <HAL_SD_WriteBlocks+0x318>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a08      	ldr	r2, [pc, #32]	; (8006658 <HAL_SD_WriteBlocks+0x314>)
 8006636:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800663c:	f043 0210 	orr.w	r2, r3, #16
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2201      	movs	r2, #1
 8006648:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2200      	movs	r2, #0
 8006650:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	e014      	b.n	8006680 <HAL_SD_WriteBlocks+0x33c>
 8006656:	bf00      	nop
 8006658:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f240 523a 	movw	r2, #1338	; 0x53a
 8006664:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2201      	movs	r2, #1
 800666a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800666e:	2300      	movs	r3, #0
 8006670:	e006      	b.n	8006680 <HAL_SD_WriteBlocks+0x33c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006676:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800667e:	2301      	movs	r3, #1
  }
}
 8006680:	4618      	mov	r0, r3
 8006682:	3748      	adds	r7, #72	; 0x48
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}

08006688 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006694:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800669c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d008      	beq.n	80066b6 <HAL_SD_IRQHandler+0x2e>
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f003 0308 	and.w	r3, r3, #8
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d003      	beq.n	80066b6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 ff2a 	bl	8007508 <SD_Read_IT>
 80066b4:	e157      	b.n	8006966 <HAL_SD_IRQHandler+0x2de>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	f000 808f 	beq.w	80067e4 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80066ce:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066d6:	687a      	ldr	r2, [r7, #4]
 80066d8:	6812      	ldr	r2, [r2, #0]
 80066da:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 80066de:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80066e2:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f022 0201 	bic.w	r2, r2, #1
 80066f2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f003 0308 	and.w	r3, r3, #8
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d039      	beq.n	8006772 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f003 0302 	and.w	r3, r3, #2
 8006704:	2b00      	cmp	r3, #0
 8006706:	d104      	bne.n	8006712 <HAL_SD_IRQHandler+0x8a>
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f003 0320 	and.w	r3, r3, #32
 800670e:	2b00      	cmp	r3, #0
 8006710:	d011      	beq.n	8006736 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4618      	mov	r0, r3
 8006718:	f001 fe4c 	bl	80083b4 <SDMMC_CmdStopTransfer>
 800671c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d008      	beq.n	8006736 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	431a      	orrs	r2, r3
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f000 f921 	bl	8006978 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f240 523a 	movw	r2, #1338	; 0x53a
 800673e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2201      	movs	r2, #1
 8006744:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	f003 0301 	and.w	r3, r3, #1
 8006754:	2b00      	cmp	r3, #0
 8006756:	d104      	bne.n	8006762 <HAL_SD_IRQHandler+0xda>
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f003 0302 	and.w	r3, r3, #2
 800675e:	2b00      	cmp	r3, #0
 8006760:	d003      	beq.n	800676a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f003 fe30 	bl	800a3c8 <HAL_SD_RxCpltCallback>
 8006768:	e0fd      	b.n	8006966 <HAL_SD_IRQHandler+0x2de>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f003 fe22 	bl	800a3b4 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006770:	e0f9      	b.n	8006966 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006778:	2b00      	cmp	r3, #0
 800677a:	f000 80f4 	beq.w	8006966 <HAL_SD_IRQHandler+0x2de>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	f003 0320 	and.w	r3, r3, #32
 8006784:	2b00      	cmp	r3, #0
 8006786:	d011      	beq.n	80067ac <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4618      	mov	r0, r3
 800678e:	f001 fe11 	bl	80083b4 <SDMMC_CmdStopTransfer>
 8006792:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d008      	beq.n	80067ac <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	431a      	orrs	r2, r3
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 f8e6 	bl	8006978 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	f003 0301 	and.w	r3, r3, #1
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	f040 80d7 	bne.w	8006966 <HAL_SD_IRQHandler+0x2de>
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f003 0302 	and.w	r3, r3, #2
 80067be:	2b00      	cmp	r3, #0
 80067c0:	f040 80d1 	bne.w	8006966 <HAL_SD_IRQHandler+0x2de>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f022 0208 	bic.w	r2, r2, #8
 80067d2:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f003 fde9 	bl	800a3b4 <HAL_SD_TxCpltCallback>
}
 80067e2:	e0c0      	b.n	8006966 <HAL_SD_IRQHandler+0x2de>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d008      	beq.n	8006804 <HAL_SD_IRQHandler+0x17c>
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	f003 0308 	and.w	r3, r3, #8
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d003      	beq.n	8006804 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f000 fed4 	bl	80075aa <SD_Write_IT>
 8006802:	e0b0      	b.n	8006966 <HAL_SD_IRQHandler+0x2de>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800680a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800680e:	2b00      	cmp	r3, #0
 8006810:	f000 80a9 	beq.w	8006966 <HAL_SD_IRQHandler+0x2de>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800681a:	f003 0302 	and.w	r3, r3, #2
 800681e:	2b00      	cmp	r3, #0
 8006820:	d005      	beq.n	800682e <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006826:	f043 0202 	orr.w	r2, r3, #2
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006834:	f003 0308 	and.w	r3, r3, #8
 8006838:	2b00      	cmp	r3, #0
 800683a:	d005      	beq.n	8006848 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006840:	f043 0208 	orr.w	r2, r3, #8
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800684e:	f003 0320 	and.w	r3, r3, #32
 8006852:	2b00      	cmp	r3, #0
 8006854:	d005      	beq.n	8006862 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800685a:	f043 0220 	orr.w	r2, r3, #32
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006868:	f003 0310 	and.w	r3, r3, #16
 800686c:	2b00      	cmp	r3, #0
 800686e:	d005      	beq.n	800687c <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006874:	f043 0210 	orr.w	r2, r3, #16
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f240 723a 	movw	r2, #1850	; 0x73a
 8006884:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800688c:	687a      	ldr	r2, [r7, #4]
 800688e:	6812      	ldr	r2, [r2, #0]
 8006890:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8006894:	f023 0302 	bic.w	r3, r3, #2
 8006898:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4618      	mov	r0, r3
 80068a0:	f001 fd88 	bl	80083b4 <SDMMC_CmdStopTransfer>
 80068a4:	4602      	mov	r2, r0
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068aa:	431a      	orrs	r2, r3
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f003 0308 	and.w	r3, r3, #8
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d00a      	beq.n	80068d0 <HAL_SD_IRQHandler+0x248>
      hsd->State = HAL_SD_STATE_READY;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2201      	movs	r2, #1
 80068be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2200      	movs	r2, #0
 80068c6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f000 f855 	bl	8006978 <HAL_SD_ErrorCallback>
}
 80068ce:	e04a      	b.n	8006966 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d045      	beq.n	8006966 <HAL_SD_IRQHandler+0x2de>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	f003 0310 	and.w	r3, r3, #16
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d104      	bne.n	80068ee <HAL_SD_IRQHandler+0x266>
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f003 0320 	and.w	r3, r3, #32
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d011      	beq.n	8006912 <HAL_SD_IRQHandler+0x28a>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068f2:	4a1f      	ldr	r2, [pc, #124]	; (8006970 <HAL_SD_IRQHandler+0x2e8>)
 80068f4:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068fa:	4618      	mov	r0, r3
 80068fc:	f7fb fed8 	bl	80026b0 <HAL_DMA_Abort_IT>
 8006900:	4603      	mov	r3, r0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d02f      	beq.n	8006966 <HAL_SD_IRQHandler+0x2de>
          SD_DMATxAbort(hsd->hdmatx);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800690a:	4618      	mov	r0, r3
 800690c:	f000 faaa 	bl	8006e64 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8006910:	e029      	b.n	8006966 <HAL_SD_IRQHandler+0x2de>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	f003 0301 	and.w	r3, r3, #1
 8006918:	2b00      	cmp	r3, #0
 800691a:	d104      	bne.n	8006926 <HAL_SD_IRQHandler+0x29e>
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f003 0302 	and.w	r3, r3, #2
 8006922:	2b00      	cmp	r3, #0
 8006924:	d011      	beq.n	800694a <HAL_SD_IRQHandler+0x2c2>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800692a:	4a12      	ldr	r2, [pc, #72]	; (8006974 <HAL_SD_IRQHandler+0x2ec>)
 800692c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006932:	4618      	mov	r0, r3
 8006934:	f7fb febc 	bl	80026b0 <HAL_DMA_Abort_IT>
 8006938:	4603      	mov	r3, r0
 800693a:	2b00      	cmp	r3, #0
 800693c:	d013      	beq.n	8006966 <HAL_SD_IRQHandler+0x2de>
          SD_DMARxAbort(hsd->hdmarx);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006942:	4618      	mov	r0, r3
 8006944:	f000 fac5 	bl	8006ed2 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8006948:	e00d      	b.n	8006966 <HAL_SD_IRQHandler+0x2de>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2201      	movs	r2, #1
 8006954:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2200      	movs	r2, #0
 800695c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f003 fd1e 	bl	800a3a0 <HAL_SD_AbortCallback>
}
 8006964:	e7ff      	b.n	8006966 <HAL_SD_IRQHandler+0x2de>
 8006966:	bf00      	nop
 8006968:	3710      	adds	r7, #16
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}
 800696e:	bf00      	nop
 8006970:	08006e65 	.word	0x08006e65
 8006974:	08006ed3 	.word	0x08006ed3

08006978 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8006980:	bf00      	nop
 8006982:	370c      	adds	r7, #12
 8006984:	46bd      	mov	sp, r7
 8006986:	bc80      	pop	{r7}
 8006988:	4770      	bx	lr
	...

0800698c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800698c:	b480      	push	{r7}
 800698e:	b083      	sub	sp, #12
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800699a:	0f9b      	lsrs	r3, r3, #30
 800699c:	b2da      	uxtb	r2, r3
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069a6:	0e9b      	lsrs	r3, r3, #26
 80069a8:	b2db      	uxtb	r3, r3
 80069aa:	f003 030f 	and.w	r3, r3, #15
 80069ae:	b2da      	uxtb	r2, r3
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069b8:	0e1b      	lsrs	r3, r3, #24
 80069ba:	b2db      	uxtb	r3, r3
 80069bc:	f003 0303 	and.w	r3, r3, #3
 80069c0:	b2da      	uxtb	r2, r3
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069ca:	0c1b      	lsrs	r3, r3, #16
 80069cc:	b2da      	uxtb	r2, r3
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069d6:	0a1b      	lsrs	r3, r3, #8
 80069d8:	b2da      	uxtb	r2, r3
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069e2:	b2da      	uxtb	r2, r3
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80069ec:	0d1b      	lsrs	r3, r3, #20
 80069ee:	b29a      	uxth	r2, r3
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80069f8:	0c1b      	lsrs	r3, r3, #16
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	f003 030f 	and.w	r3, r3, #15
 8006a00:	b2da      	uxtb	r2, r3
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a0a:	0bdb      	lsrs	r3, r3, #15
 8006a0c:	b2db      	uxtb	r3, r3
 8006a0e:	f003 0301 	and.w	r3, r3, #1
 8006a12:	b2da      	uxtb	r2, r3
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a1c:	0b9b      	lsrs	r3, r3, #14
 8006a1e:	b2db      	uxtb	r3, r3
 8006a20:	f003 0301 	and.w	r3, r3, #1
 8006a24:	b2da      	uxtb	r2, r3
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a2e:	0b5b      	lsrs	r3, r3, #13
 8006a30:	b2db      	uxtb	r3, r3
 8006a32:	f003 0301 	and.w	r3, r3, #1
 8006a36:	b2da      	uxtb	r2, r3
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a40:	0b1b      	lsrs	r3, r3, #12
 8006a42:	b2db      	uxtb	r3, r3
 8006a44:	f003 0301 	and.w	r3, r3, #1
 8006a48:	b2da      	uxtb	r2, r3
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	2200      	movs	r2, #0
 8006a52:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d163      	bne.n	8006b24 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a60:	009a      	lsls	r2, r3, #2
 8006a62:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006a66:	4013      	ands	r3, r2
 8006a68:	687a      	ldr	r2, [r7, #4]
 8006a6a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006a6c:	0f92      	lsrs	r2, r2, #30
 8006a6e:	431a      	orrs	r2, r3
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a78:	0edb      	lsrs	r3, r3, #27
 8006a7a:	b2db      	uxtb	r3, r3
 8006a7c:	f003 0307 	and.w	r3, r3, #7
 8006a80:	b2da      	uxtb	r2, r3
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a8a:	0e1b      	lsrs	r3, r3, #24
 8006a8c:	b2db      	uxtb	r3, r3
 8006a8e:	f003 0307 	and.w	r3, r3, #7
 8006a92:	b2da      	uxtb	r2, r3
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a9c:	0d5b      	lsrs	r3, r3, #21
 8006a9e:	b2db      	uxtb	r3, r3
 8006aa0:	f003 0307 	and.w	r3, r3, #7
 8006aa4:	b2da      	uxtb	r2, r3
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006aae:	0c9b      	lsrs	r3, r3, #18
 8006ab0:	b2db      	uxtb	r3, r3
 8006ab2:	f003 0307 	and.w	r3, r3, #7
 8006ab6:	b2da      	uxtb	r2, r3
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ac0:	0bdb      	lsrs	r3, r3, #15
 8006ac2:	b2db      	uxtb	r3, r3
 8006ac4:	f003 0307 	and.w	r3, r3, #7
 8006ac8:	b2da      	uxtb	r2, r3
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	691b      	ldr	r3, [r3, #16]
 8006ad2:	1c5a      	adds	r2, r3, #1
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	7e1b      	ldrb	r3, [r3, #24]
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	f003 0307 	and.w	r3, r3, #7
 8006ae2:	3302      	adds	r3, #2
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8006aea:	687a      	ldr	r2, [r7, #4]
 8006aec:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006aee:	fb02 f203 	mul.w	r2, r2, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	7a1b      	ldrb	r3, [r3, #8]
 8006afa:	b2db      	uxtb	r3, r3
 8006afc:	f003 030f 	and.w	r3, r3, #15
 8006b00:	2201      	movs	r2, #1
 8006b02:	409a      	lsls	r2, r3
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b0c:	687a      	ldr	r2, [r7, #4]
 8006b0e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8006b10:	0a52      	lsrs	r2, r2, #9
 8006b12:	fb02 f203 	mul.w	r2, r2, r3
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b20:	661a      	str	r2, [r3, #96]	; 0x60
 8006b22:	e031      	b.n	8006b88 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d11d      	bne.n	8006b68 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006b30:	041b      	lsls	r3, r3, #16
 8006b32:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b3a:	0c1b      	lsrs	r3, r3, #16
 8006b3c:	431a      	orrs	r2, r3
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	691b      	ldr	r3, [r3, #16]
 8006b46:	3301      	adds	r3, #1
 8006b48:	029a      	lsls	r2, r3, #10
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b5c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	661a      	str	r2, [r3, #96]	; 0x60
 8006b66:	e00f      	b.n	8006b88 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4a58      	ldr	r2, [pc, #352]	; (8006cd0 <HAL_SD_GetCardCSD+0x344>)
 8006b6e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b74:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006b84:	2301      	movs	r3, #1
 8006b86:	e09d      	b.n	8006cc4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b8c:	0b9b      	lsrs	r3, r3, #14
 8006b8e:	b2db      	uxtb	r3, r3
 8006b90:	f003 0301 	and.w	r3, r3, #1
 8006b94:	b2da      	uxtb	r2, r3
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b9e:	09db      	lsrs	r3, r3, #7
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ba6:	b2da      	uxtb	r2, r3
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006bb0:	b2db      	uxtb	r3, r3
 8006bb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bb6:	b2da      	uxtb	r2, r3
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bc0:	0fdb      	lsrs	r3, r3, #31
 8006bc2:	b2da      	uxtb	r2, r3
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bcc:	0f5b      	lsrs	r3, r3, #29
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	f003 0303 	and.w	r3, r3, #3
 8006bd4:	b2da      	uxtb	r2, r3
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bde:	0e9b      	lsrs	r3, r3, #26
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	f003 0307 	and.w	r3, r3, #7
 8006be6:	b2da      	uxtb	r2, r3
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bf0:	0d9b      	lsrs	r3, r3, #22
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	f003 030f 	and.w	r3, r3, #15
 8006bf8:	b2da      	uxtb	r2, r3
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c02:	0d5b      	lsrs	r3, r3, #21
 8006c04:	b2db      	uxtb	r3, r3
 8006c06:	f003 0301 	and.w	r3, r3, #1
 8006c0a:	b2da      	uxtb	r2, r3
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c1e:	0c1b      	lsrs	r3, r3, #16
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	f003 0301 	and.w	r3, r3, #1
 8006c26:	b2da      	uxtb	r2, r3
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c32:	0bdb      	lsrs	r3, r3, #15
 8006c34:	b2db      	uxtb	r3, r3
 8006c36:	f003 0301 	and.w	r3, r3, #1
 8006c3a:	b2da      	uxtb	r2, r3
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c46:	0b9b      	lsrs	r3, r3, #14
 8006c48:	b2db      	uxtb	r3, r3
 8006c4a:	f003 0301 	and.w	r3, r3, #1
 8006c4e:	b2da      	uxtb	r2, r3
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c5a:	0b5b      	lsrs	r3, r3, #13
 8006c5c:	b2db      	uxtb	r3, r3
 8006c5e:	f003 0301 	and.w	r3, r3, #1
 8006c62:	b2da      	uxtb	r2, r3
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c6e:	0b1b      	lsrs	r3, r3, #12
 8006c70:	b2db      	uxtb	r3, r3
 8006c72:	f003 0301 	and.w	r3, r3, #1
 8006c76:	b2da      	uxtb	r2, r3
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c82:	0a9b      	lsrs	r3, r3, #10
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	f003 0303 	and.w	r3, r3, #3
 8006c8a:	b2da      	uxtb	r2, r3
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c96:	0a1b      	lsrs	r3, r3, #8
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	f003 0303 	and.w	r3, r3, #3
 8006c9e:	b2da      	uxtb	r2, r3
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006caa:	085b      	lsrs	r3, r3, #1
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006cb2:	b2da      	uxtb	r2, r3
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8006cc2:	2300      	movs	r3, #0
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	370c      	adds	r7, #12
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bc80      	pop	{r7}
 8006ccc:	4770      	bx	lr
 8006cce:	bf00      	nop
 8006cd0:	004005ff 	.word	0x004005ff

08006cd4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b083      	sub	sp, #12
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
 8006cdc:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8006d1e:	2300      	movs	r3, #0
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	370c      	adds	r7, #12
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bc80      	pop	{r7}
 8006d28:	4770      	bx	lr
	...

08006d2c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8006d2c:	b5b0      	push	{r4, r5, r7, lr}
 8006d2e:	b08e      	sub	sp, #56	; 0x38
 8006d30:	af04      	add	r7, sp, #16
 8006d32:	6078      	str	r0, [r7, #4]
 8006d34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2203      	movs	r2, #3
 8006d3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d42:	2b03      	cmp	r3, #3
 8006d44:	d02e      	beq.n	8006da4 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d4c:	d106      	bne.n	8006d5c <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d52:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	639a      	str	r2, [r3, #56]	; 0x38
 8006d5a:	e029      	b.n	8006db0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d62:	d10a      	bne.n	8006d7a <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f000 fa6f 	bl	8007248 <SD_WideBus_Enable>
 8006d6a:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d72:	431a      	orrs	r2, r3
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	639a      	str	r2, [r3, #56]	; 0x38
 8006d78:	e01a      	b.n	8006db0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d10a      	bne.n	8006d96 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8006d80:	6878      	ldr	r0, [r7, #4]
 8006d82:	f000 faac 	bl	80072de <SD_WideBus_Disable>
 8006d86:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d8e:	431a      	orrs	r2, r3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	639a      	str	r2, [r3, #56]	; 0x38
 8006d94:	e00c      	b.n	8006db0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d9a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	639a      	str	r2, [r3, #56]	; 0x38
 8006da2:	e005      	b.n	8006db0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006da8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d009      	beq.n	8006dcc <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a18      	ldr	r2, [pc, #96]	; (8006e20 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8006dbe:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006dc8:	2301      	movs	r3, #1
 8006dca:	e024      	b.n	8006e16 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	68db      	ldr	r3, [r3, #12]
 8006ddc:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	695b      	ldr	r3, [r3, #20]
 8006de6:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	699b      	ldr	r3, [r3, #24]
 8006dec:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681d      	ldr	r5, [r3, #0]
 8006df2:	466c      	mov	r4, sp
 8006df4:	f107 0318 	add.w	r3, r7, #24
 8006df8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006dfc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006e00:	f107 030c 	add.w	r3, r7, #12
 8006e04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006e06:	4628      	mov	r0, r5
 8006e08:	f001 f956 	bl	80080b8 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006e14:	2300      	movs	r3, #0
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3728      	adds	r7, #40	; 0x28
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bdb0      	pop	{r4, r5, r7, pc}
 8006e1e:	bf00      	nop
 8006e20:	004005ff 	.word	0x004005ff

08006e24 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b086      	sub	sp, #24
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8006e30:	f107 030c 	add.w	r3, r7, #12
 8006e34:	4619      	mov	r1, r3
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f000 f9de 	bl	80071f8 <SD_SendStatus>
 8006e3c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d005      	beq.n	8006e50 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	431a      	orrs	r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	0a5b      	lsrs	r3, r3, #9
 8006e54:	f003 030f 	and.w	r3, r3, #15
 8006e58:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8006e5a:	693b      	ldr	r3, [r7, #16]
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3718      	adds	r7, #24
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}

08006e64 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b084      	sub	sp, #16
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e70:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f240 523a 	movw	r2, #1338	; 0x53a
 8006e7a:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8006e7c:	68f8      	ldr	r0, [r7, #12]
 8006e7e:	f7ff ffd1 	bl	8006e24 <HAL_SD_GetCardState>
 8006e82:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	2201      	movs	r2, #1
 8006e88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	2b06      	cmp	r3, #6
 8006e96:	d002      	beq.n	8006e9e <SD_DMATxAbort+0x3a>
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	2b05      	cmp	r3, #5
 8006e9c:	d10a      	bne.n	8006eb4 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f001 fa86 	bl	80083b4 <SDMMC_CmdStopTransfer>
 8006ea8:	4602      	mov	r2, r0
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eae:	431a      	orrs	r2, r3
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d103      	bne.n	8006ec4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8006ebc:	68f8      	ldr	r0, [r7, #12]
 8006ebe:	f003 fa6f 	bl	800a3a0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8006ec2:	e002      	b.n	8006eca <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8006ec4:	68f8      	ldr	r0, [r7, #12]
 8006ec6:	f7ff fd57 	bl	8006978 <HAL_SD_ErrorCallback>
}
 8006eca:	bf00      	nop
 8006ecc:	3710      	adds	r7, #16
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}

08006ed2 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8006ed2:	b580      	push	{r7, lr}
 8006ed4:	b084      	sub	sp, #16
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ede:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f240 523a 	movw	r2, #1338	; 0x53a
 8006ee8:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8006eea:	68f8      	ldr	r0, [r7, #12]
 8006eec:	f7ff ff9a 	bl	8006e24 <HAL_SD_GetCardState>
 8006ef0:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	2200      	movs	r2, #0
 8006efe:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	2b06      	cmp	r3, #6
 8006f04:	d002      	beq.n	8006f0c <SD_DMARxAbort+0x3a>
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	2b05      	cmp	r3, #5
 8006f0a:	d10a      	bne.n	8006f22 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4618      	mov	r0, r3
 8006f12:	f001 fa4f 	bl	80083b4 <SDMMC_CmdStopTransfer>
 8006f16:	4602      	mov	r2, r0
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f1c:	431a      	orrs	r2, r3
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d103      	bne.n	8006f32 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8006f2a:	68f8      	ldr	r0, [r7, #12]
 8006f2c:	f003 fa38 	bl	800a3a0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8006f30:	e002      	b.n	8006f38 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8006f32:	68f8      	ldr	r0, [r7, #12]
 8006f34:	f7ff fd20 	bl	8006978 <HAL_SD_ErrorCallback>
}
 8006f38:	bf00      	nop
 8006f3a:	3710      	adds	r7, #16
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}

08006f40 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006f40:	b5b0      	push	{r4, r5, r7, lr}
 8006f42:	b094      	sub	sp, #80	; 0x50
 8006f44:	af04      	add	r7, sp, #16
 8006f46:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4618      	mov	r0, r3
 8006f52:	f001 f906 	bl	8008162 <SDIO_GetPowerState>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d102      	bne.n	8006f62 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006f5c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006f60:	e0b7      	b.n	80070d2 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f66:	2b03      	cmp	r3, #3
 8006f68:	d02f      	beq.n	8006fca <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f001 fb2a 	bl	80085c8 <SDMMC_CmdSendCID>
 8006f74:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006f76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d001      	beq.n	8006f80 <SD_InitCard+0x40>
    {
      return errorstate;
 8006f7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f7e:	e0a8      	b.n	80070d2 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	2100      	movs	r1, #0
 8006f86:	4618      	mov	r0, r3
 8006f88:	f001 f92d 	bl	80081e6 <SDIO_GetResponse>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	2104      	movs	r1, #4
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f001 f924 	bl	80081e6 <SDIO_GetResponse>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	2108      	movs	r1, #8
 8006faa:	4618      	mov	r0, r3
 8006fac:	f001 f91b 	bl	80081e6 <SDIO_GetResponse>
 8006fb0:	4602      	mov	r2, r0
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	210c      	movs	r1, #12
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f001 f912 	bl	80081e6 <SDIO_GetResponse>
 8006fc2:	4602      	mov	r2, r0
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fce:	2b03      	cmp	r3, #3
 8006fd0:	d00d      	beq.n	8006fee <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f107 020e 	add.w	r2, r7, #14
 8006fda:	4611      	mov	r1, r2
 8006fdc:	4618      	mov	r0, r3
 8006fde:	f001 fb30 	bl	8008642 <SDMMC_CmdSetRelAdd>
 8006fe2:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006fe4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d001      	beq.n	8006fee <SD_InitCard+0xae>
    {
      return errorstate;
 8006fea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fec:	e071      	b.n	80070d2 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ff2:	2b03      	cmp	r3, #3
 8006ff4:	d036      	beq.n	8007064 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8006ff6:	89fb      	ldrh	r3, [r7, #14]
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007006:	041b      	lsls	r3, r3, #16
 8007008:	4619      	mov	r1, r3
 800700a:	4610      	mov	r0, r2
 800700c:	f001 fafa 	bl	8008604 <SDMMC_CmdSendCSD>
 8007010:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007012:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007014:	2b00      	cmp	r3, #0
 8007016:	d001      	beq.n	800701c <SD_InitCard+0xdc>
    {
      return errorstate;
 8007018:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800701a:	e05a      	b.n	80070d2 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2100      	movs	r1, #0
 8007022:	4618      	mov	r0, r3
 8007024:	f001 f8df 	bl	80081e6 <SDIO_GetResponse>
 8007028:	4602      	mov	r2, r0
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	2104      	movs	r1, #4
 8007034:	4618      	mov	r0, r3
 8007036:	f001 f8d6 	bl	80081e6 <SDIO_GetResponse>
 800703a:	4602      	mov	r2, r0
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	2108      	movs	r1, #8
 8007046:	4618      	mov	r0, r3
 8007048:	f001 f8cd 	bl	80081e6 <SDIO_GetResponse>
 800704c:	4602      	mov	r2, r0
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	210c      	movs	r1, #12
 8007058:	4618      	mov	r0, r3
 800705a:	f001 f8c4 	bl	80081e6 <SDIO_GetResponse>
 800705e:	4602      	mov	r2, r0
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	2104      	movs	r1, #4
 800706a:	4618      	mov	r0, r3
 800706c:	f001 f8bb 	bl	80081e6 <SDIO_GetResponse>
 8007070:	4603      	mov	r3, r0
 8007072:	0d1a      	lsrs	r2, r3, #20
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007078:	f107 0310 	add.w	r3, r7, #16
 800707c:	4619      	mov	r1, r3
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f7ff fc84 	bl	800698c <HAL_SD_GetCardCSD>
 8007084:	4603      	mov	r3, r0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d002      	beq.n	8007090 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800708a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800708e:	e020      	b.n	80070d2 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6819      	ldr	r1, [r3, #0]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007098:	041b      	lsls	r3, r3, #16
 800709a:	f04f 0400 	mov.w	r4, #0
 800709e:	461a      	mov	r2, r3
 80070a0:	4623      	mov	r3, r4
 80070a2:	4608      	mov	r0, r1
 80070a4:	f001 f9a8 	bl	80083f8 <SDMMC_CmdSelDesel>
 80070a8:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80070aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d001      	beq.n	80070b4 <SD_InitCard+0x174>
  {
    return errorstate;
 80070b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070b2:	e00e      	b.n	80070d2 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681d      	ldr	r5, [r3, #0]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	466c      	mov	r4, sp
 80070bc:	f103 0210 	add.w	r2, r3, #16
 80070c0:	ca07      	ldmia	r2, {r0, r1, r2}
 80070c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80070c6:	3304      	adds	r3, #4
 80070c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80070ca:	4628      	mov	r0, r5
 80070cc:	f000 fff4 	bl	80080b8 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80070d0:	2300      	movs	r3, #0
}
 80070d2:	4618      	mov	r0, r3
 80070d4:	3740      	adds	r7, #64	; 0x40
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080070dc <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b086      	sub	sp, #24
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80070e4:	2300      	movs	r3, #0
 80070e6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80070e8:	2300      	movs	r3, #0
 80070ea:	617b      	str	r3, [r7, #20]
 80070ec:	2300      	movs	r3, #0
 80070ee:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4618      	mov	r0, r3
 80070f6:	f001 f9a2 	bl	800843e <SDMMC_CmdGoIdleState>
 80070fa:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d001      	beq.n	8007106 <SD_PowerON+0x2a>
  {
    return errorstate;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	e072      	b.n	80071ec <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4618      	mov	r0, r3
 800710c:	f001 f9b5 	bl	800847a <SDMMC_CmdOperCond>
 8007110:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d00d      	beq.n	8007134 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4618      	mov	r0, r3
 8007124:	f001 f98b 	bl	800843e <SDMMC_CmdGoIdleState>
 8007128:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d004      	beq.n	800713a <SD_PowerON+0x5e>
    {
      return errorstate;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	e05b      	b.n	80071ec <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2201      	movs	r2, #1
 8007138:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800713e:	2b01      	cmp	r3, #1
 8007140:	d137      	bne.n	80071b2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	2100      	movs	r1, #0
 8007148:	4618      	mov	r0, r3
 800714a:	f001 f9b5 	bl	80084b8 <SDMMC_CmdAppCommand>
 800714e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d02d      	beq.n	80071b2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007156:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800715a:	e047      	b.n	80071ec <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	2100      	movs	r1, #0
 8007162:	4618      	mov	r0, r3
 8007164:	f001 f9a8 	bl	80084b8 <SDMMC_CmdAppCommand>
 8007168:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d001      	beq.n	8007174 <SD_PowerON+0x98>
    {
      return errorstate;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	e03b      	b.n	80071ec <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	491e      	ldr	r1, [pc, #120]	; (80071f4 <SD_PowerON+0x118>)
 800717a:	4618      	mov	r0, r3
 800717c:	f001 f9be 	bl	80084fc <SDMMC_CmdAppOperCommand>
 8007180:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d002      	beq.n	800718e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007188:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800718c:	e02e      	b.n	80071ec <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	2100      	movs	r1, #0
 8007194:	4618      	mov	r0, r3
 8007196:	f001 f826 	bl	80081e6 <SDIO_GetResponse>
 800719a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	0fdb      	lsrs	r3, r3, #31
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	d101      	bne.n	80071a8 <SD_PowerON+0xcc>
 80071a4:	2301      	movs	r3, #1
 80071a6:	e000      	b.n	80071aa <SD_PowerON+0xce>
 80071a8:	2300      	movs	r3, #0
 80071aa:	613b      	str	r3, [r7, #16]

    count++;
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	3301      	adds	r3, #1
 80071b0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d802      	bhi.n	80071c2 <SD_PowerON+0xe6>
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d0cc      	beq.n	800715c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d902      	bls.n	80071d2 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80071cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80071d0:	e00c      	b.n	80071ec <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d003      	beq.n	80071e4 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2201      	movs	r2, #1
 80071e0:	645a      	str	r2, [r3, #68]	; 0x44
 80071e2:	e002      	b.n	80071ea <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2200      	movs	r2, #0
 80071e8:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80071ea:	2300      	movs	r3, #0
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3718      	adds	r7, #24
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}
 80071f4:	c1100000 	.word	0xc1100000

080071f8 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b084      	sub	sp, #16
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d102      	bne.n	800720e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007208:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800720c:	e018      	b.n	8007240 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681a      	ldr	r2, [r3, #0]
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007216:	041b      	lsls	r3, r3, #16
 8007218:	4619      	mov	r1, r3
 800721a:	4610      	mov	r0, r2
 800721c:	f001 fa32 	bl	8008684 <SDMMC_CmdSendStatus>
 8007220:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d001      	beq.n	800722c <SD_SendStatus+0x34>
  {
    return errorstate;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	e009      	b.n	8007240 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	2100      	movs	r1, #0
 8007232:	4618      	mov	r0, r3
 8007234:	f000 ffd7 	bl	80081e6 <SDIO_GetResponse>
 8007238:	4602      	mov	r2, r0
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800723e:	2300      	movs	r3, #0
}
 8007240:	4618      	mov	r0, r3
 8007242:	3710      	adds	r7, #16
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}

08007248 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b086      	sub	sp, #24
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007250:	2300      	movs	r3, #0
 8007252:	60fb      	str	r3, [r7, #12]
 8007254:	2300      	movs	r3, #0
 8007256:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	2100      	movs	r1, #0
 800725e:	4618      	mov	r0, r3
 8007260:	f000 ffc1 	bl	80081e6 <SDIO_GetResponse>
 8007264:	4603      	mov	r3, r0
 8007266:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800726a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800726e:	d102      	bne.n	8007276 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007270:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007274:	e02f      	b.n	80072d6 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007276:	f107 030c 	add.w	r3, r7, #12
 800727a:	4619      	mov	r1, r3
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f000 f879 	bl	8007374 <SD_FindSCR>
 8007282:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d001      	beq.n	800728e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	e023      	b.n	80072d6 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007294:	2b00      	cmp	r3, #0
 8007296:	d01c      	beq.n	80072d2 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681a      	ldr	r2, [r3, #0]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072a0:	041b      	lsls	r3, r3, #16
 80072a2:	4619      	mov	r1, r3
 80072a4:	4610      	mov	r0, r2
 80072a6:	f001 f907 	bl	80084b8 <SDMMC_CmdAppCommand>
 80072aa:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d001      	beq.n	80072b6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	e00f      	b.n	80072d6 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	2102      	movs	r1, #2
 80072bc:	4618      	mov	r0, r3
 80072be:	f001 f940 	bl	8008542 <SDMMC_CmdBusWidth>
 80072c2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d001      	beq.n	80072ce <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	e003      	b.n	80072d6 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80072ce:	2300      	movs	r3, #0
 80072d0:	e001      	b.n	80072d6 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80072d2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	3718      	adds	r7, #24
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}

080072de <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80072de:	b580      	push	{r7, lr}
 80072e0:	b086      	sub	sp, #24
 80072e2:	af00      	add	r7, sp, #0
 80072e4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80072e6:	2300      	movs	r3, #0
 80072e8:	60fb      	str	r3, [r7, #12]
 80072ea:	2300      	movs	r3, #0
 80072ec:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	2100      	movs	r1, #0
 80072f4:	4618      	mov	r0, r3
 80072f6:	f000 ff76 	bl	80081e6 <SDIO_GetResponse>
 80072fa:	4603      	mov	r3, r0
 80072fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007300:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007304:	d102      	bne.n	800730c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007306:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800730a:	e02f      	b.n	800736c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800730c:	f107 030c 	add.w	r3, r7, #12
 8007310:	4619      	mov	r1, r3
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 f82e 	bl	8007374 <SD_FindSCR>
 8007318:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d001      	beq.n	8007324 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	e023      	b.n	800736c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007324:	693b      	ldr	r3, [r7, #16]
 8007326:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800732a:	2b00      	cmp	r3, #0
 800732c:	d01c      	beq.n	8007368 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007336:	041b      	lsls	r3, r3, #16
 8007338:	4619      	mov	r1, r3
 800733a:	4610      	mov	r0, r2
 800733c:	f001 f8bc 	bl	80084b8 <SDMMC_CmdAppCommand>
 8007340:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d001      	beq.n	800734c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	e00f      	b.n	800736c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	2100      	movs	r1, #0
 8007352:	4618      	mov	r0, r3
 8007354:	f001 f8f5 	bl	8008542 <SDMMC_CmdBusWidth>
 8007358:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d001      	beq.n	8007364 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	e003      	b.n	800736c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007364:	2300      	movs	r3, #0
 8007366:	e001      	b.n	800736c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007368:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800736c:	4618      	mov	r0, r3
 800736e:	3718      	adds	r7, #24
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}

08007374 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007374:	b590      	push	{r4, r7, lr}
 8007376:	b08f      	sub	sp, #60	; 0x3c
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
 800737c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800737e:	f7fa fbe1 	bl	8001b44 <HAL_GetTick>
 8007382:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8007384:	2300      	movs	r3, #0
 8007386:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007388:	2300      	movs	r3, #0
 800738a:	60bb      	str	r3, [r7, #8]
 800738c:	2300      	movs	r3, #0
 800738e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	2108      	movs	r1, #8
 800739a:	4618      	mov	r0, r3
 800739c:	f000 ff60 	bl	8008260 <SDMMC_CmdBlockLength>
 80073a0:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80073a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d001      	beq.n	80073ac <SD_FindSCR+0x38>
  {
    return errorstate;
 80073a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073aa:	e0a9      	b.n	8007500 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681a      	ldr	r2, [r3, #0]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073b4:	041b      	lsls	r3, r3, #16
 80073b6:	4619      	mov	r1, r3
 80073b8:	4610      	mov	r0, r2
 80073ba:	f001 f87d 	bl	80084b8 <SDMMC_CmdAppCommand>
 80073be:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80073c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d001      	beq.n	80073ca <SD_FindSCR+0x56>
  {
    return errorstate;
 80073c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c8:	e09a      	b.n	8007500 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80073ca:	f04f 33ff 	mov.w	r3, #4294967295
 80073ce:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80073d0:	2308      	movs	r3, #8
 80073d2:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80073d4:	2330      	movs	r3, #48	; 0x30
 80073d6:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80073d8:	2302      	movs	r3, #2
 80073da:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80073dc:	2300      	movs	r3, #0
 80073de:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 80073e0:	2301      	movs	r3, #1
 80073e2:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f107 0210 	add.w	r2, r7, #16
 80073ec:	4611      	mov	r1, r2
 80073ee:	4618      	mov	r0, r3
 80073f0:	f000 ff0b 	bl	800820a <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4618      	mov	r0, r3
 80073fa:	f001 f8c4 	bl	8008586 <SDMMC_CmdSendSCR>
 80073fe:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007402:	2b00      	cmp	r3, #0
 8007404:	d022      	beq.n	800744c <SD_FindSCR+0xd8>
  {
    return errorstate;
 8007406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007408:	e07a      	b.n	8007500 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007410:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007414:	2b00      	cmp	r3, #0
 8007416:	d00e      	beq.n	8007436 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6819      	ldr	r1, [r3, #0]
 800741c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800741e:	009b      	lsls	r3, r3, #2
 8007420:	f107 0208 	add.w	r2, r7, #8
 8007424:	18d4      	adds	r4, r2, r3
 8007426:	4608      	mov	r0, r1
 8007428:	f000 fe70 	bl	800810c <SDIO_ReadFIFO>
 800742c:	4603      	mov	r3, r0
 800742e:	6023      	str	r3, [r4, #0]
      index++;
 8007430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007432:	3301      	adds	r3, #1
 8007434:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8007436:	f7fa fb85 	bl	8001b44 <HAL_GetTick>
 800743a:	4602      	mov	r2, r0
 800743c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800743e:	1ad3      	subs	r3, r2, r3
 8007440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007444:	d102      	bne.n	800744c <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007446:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800744a:	e059      	b.n	8007500 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007452:	f240 432a 	movw	r3, #1066	; 0x42a
 8007456:	4013      	ands	r3, r2
 8007458:	2b00      	cmp	r3, #0
 800745a:	d0d6      	beq.n	800740a <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007462:	f003 0308 	and.w	r3, r3, #8
 8007466:	2b00      	cmp	r3, #0
 8007468:	d005      	beq.n	8007476 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	2208      	movs	r2, #8
 8007470:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007472:	2308      	movs	r3, #8
 8007474:	e044      	b.n	8007500 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800747c:	f003 0302 	and.w	r3, r3, #2
 8007480:	2b00      	cmp	r3, #0
 8007482:	d005      	beq.n	8007490 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	2202      	movs	r2, #2
 800748a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800748c:	2302      	movs	r3, #2
 800748e:	e037      	b.n	8007500 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007496:	f003 0320 	and.w	r3, r3, #32
 800749a:	2b00      	cmp	r3, #0
 800749c:	d005      	beq.n	80074aa <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	2220      	movs	r2, #32
 80074a4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80074a6:	2320      	movs	r3, #32
 80074a8:	e02a      	b.n	8007500 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f240 523a 	movw	r2, #1338	; 0x53a
 80074b2:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	061a      	lsls	r2, r3, #24
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	021b      	lsls	r3, r3, #8
 80074bc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80074c0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	0a1b      	lsrs	r3, r3, #8
 80074c6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80074ca:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	0e1b      	lsrs	r3, r3, #24
 80074d0:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80074d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074d4:	601a      	str	r2, [r3, #0]
    scr++;
 80074d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074d8:	3304      	adds	r3, #4
 80074da:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	061a      	lsls	r2, r3, #24
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	021b      	lsls	r3, r3, #8
 80074e4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80074e8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	0a1b      	lsrs	r3, r3, #8
 80074ee:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80074f2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	0e1b      	lsrs	r3, r3, #24
 80074f8:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80074fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074fc:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80074fe:	2300      	movs	r3, #0
}
 8007500:	4618      	mov	r0, r3
 8007502:	373c      	adds	r7, #60	; 0x3c
 8007504:	46bd      	mov	sp, r7
 8007506:	bd90      	pop	{r4, r7, pc}

08007508 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b086      	sub	sp, #24
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007514:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800751a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d03f      	beq.n	80075a2 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8007522:	2300      	movs	r3, #0
 8007524:	617b      	str	r3, [r7, #20]
 8007526:	e033      	b.n	8007590 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4618      	mov	r0, r3
 800752e:	f000 fded 	bl	800810c <SDIO_ReadFIFO>
 8007532:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	b2da      	uxtb	r2, r3
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	3301      	adds	r3, #1
 8007540:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	3b01      	subs	r3, #1
 8007546:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	0a1b      	lsrs	r3, r3, #8
 800754c:	b2da      	uxtb	r2, r3
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	3301      	adds	r3, #1
 8007556:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007558:	693b      	ldr	r3, [r7, #16]
 800755a:	3b01      	subs	r3, #1
 800755c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	0c1b      	lsrs	r3, r3, #16
 8007562:	b2da      	uxtb	r2, r3
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	3301      	adds	r3, #1
 800756c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	3b01      	subs	r3, #1
 8007572:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	0e1b      	lsrs	r3, r3, #24
 8007578:	b2da      	uxtb	r2, r3
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	3301      	adds	r3, #1
 8007582:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007584:	693b      	ldr	r3, [r7, #16]
 8007586:	3b01      	subs	r3, #1
 8007588:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	3301      	adds	r3, #1
 800758e:	617b      	str	r3, [r7, #20]
 8007590:	697b      	ldr	r3, [r7, #20]
 8007592:	2b07      	cmp	r3, #7
 8007594:	d9c8      	bls.n	8007528 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	68fa      	ldr	r2, [r7, #12]
 800759a:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	693a      	ldr	r2, [r7, #16]
 80075a0:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80075a2:	bf00      	nop
 80075a4:	3718      	adds	r7, #24
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}

080075aa <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80075aa:	b580      	push	{r7, lr}
 80075ac:	b086      	sub	sp, #24
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6a1b      	ldr	r3, [r3, #32]
 80075b6:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075bc:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d043      	beq.n	800764c <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80075c4:	2300      	movs	r3, #0
 80075c6:	617b      	str	r3, [r7, #20]
 80075c8:	e037      	b.n	800763a <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	781b      	ldrb	r3, [r3, #0]
 80075ce:	60bb      	str	r3, [r7, #8]
      tmp++;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	3301      	adds	r3, #1
 80075d4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	3b01      	subs	r3, #1
 80075da:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	781b      	ldrb	r3, [r3, #0]
 80075e0:	021a      	lsls	r2, r3, #8
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	4313      	orrs	r3, r2
 80075e6:	60bb      	str	r3, [r7, #8]
      tmp++;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	3301      	adds	r3, #1
 80075ec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	3b01      	subs	r3, #1
 80075f2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	781b      	ldrb	r3, [r3, #0]
 80075f8:	041a      	lsls	r2, r3, #16
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	4313      	orrs	r3, r2
 80075fe:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	3301      	adds	r3, #1
 8007604:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007606:	693b      	ldr	r3, [r7, #16]
 8007608:	3b01      	subs	r3, #1
 800760a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	781b      	ldrb	r3, [r3, #0]
 8007610:	061a      	lsls	r2, r3, #24
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	4313      	orrs	r3, r2
 8007616:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	3301      	adds	r3, #1
 800761c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	3b01      	subs	r3, #1
 8007622:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f107 0208 	add.w	r2, r7, #8
 800762c:	4611      	mov	r1, r2
 800762e:	4618      	mov	r0, r3
 8007630:	f000 fd78 	bl	8008124 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	3301      	adds	r3, #1
 8007638:	617b      	str	r3, [r7, #20]
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	2b07      	cmp	r3, #7
 800763e:	d9c4      	bls.n	80075ca <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	68fa      	ldr	r2, [r7, #12]
 8007644:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	693a      	ldr	r2, [r7, #16]
 800764a:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800764c:	bf00      	nop
 800764e:	3718      	adds	r7, #24
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}

08007654 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b082      	sub	sp, #8
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d101      	bne.n	8007666 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007662:	2301      	movs	r3, #1
 8007664:	e056      	b.n	8007714 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007672:	b2db      	uxtb	r3, r3
 8007674:	2b00      	cmp	r3, #0
 8007676:	d106      	bne.n	8007686 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2200      	movs	r2, #0
 800767c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f7f9 fe67 	bl	8001354 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2202      	movs	r2, #2
 800768a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	681a      	ldr	r2, [r3, #0]
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800769c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	685a      	ldr	r2, [r3, #4]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	431a      	orrs	r2, r3
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	68db      	ldr	r3, [r3, #12]
 80076ac:	431a      	orrs	r2, r3
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	691b      	ldr	r3, [r3, #16]
 80076b2:	431a      	orrs	r2, r3
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	695b      	ldr	r3, [r3, #20]
 80076b8:	431a      	orrs	r2, r3
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	699b      	ldr	r3, [r3, #24]
 80076be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80076c2:	431a      	orrs	r2, r3
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	69db      	ldr	r3, [r3, #28]
 80076c8:	431a      	orrs	r2, r3
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6a1b      	ldr	r3, [r3, #32]
 80076ce:	ea42 0103 	orr.w	r1, r2, r3
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	430a      	orrs	r2, r1
 80076dc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	699b      	ldr	r3, [r3, #24]
 80076e2:	0c1b      	lsrs	r3, r3, #16
 80076e4:	f003 0104 	and.w	r1, r3, #4
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	430a      	orrs	r2, r1
 80076f2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	69da      	ldr	r2, [r3, #28]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007702:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2200      	movs	r2, #0
 8007708:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2201      	movs	r2, #1
 800770e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007712:	2300      	movs	r3, #0
}
 8007714:	4618      	mov	r0, r3
 8007716:	3708      	adds	r7, #8
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}

0800771c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b088      	sub	sp, #32
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007734:	69bb      	ldr	r3, [r7, #24]
 8007736:	099b      	lsrs	r3, r3, #6
 8007738:	f003 0301 	and.w	r3, r3, #1
 800773c:	2b00      	cmp	r3, #0
 800773e:	d10f      	bne.n	8007760 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007740:	69bb      	ldr	r3, [r7, #24]
 8007742:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007746:	2b00      	cmp	r3, #0
 8007748:	d00a      	beq.n	8007760 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800774a:	69fb      	ldr	r3, [r7, #28]
 800774c:	099b      	lsrs	r3, r3, #6
 800774e:	f003 0301 	and.w	r3, r3, #1
 8007752:	2b00      	cmp	r3, #0
 8007754:	d004      	beq.n	8007760 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	4798      	blx	r3
    return;
 800775e:	e0d8      	b.n	8007912 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007760:	69bb      	ldr	r3, [r7, #24]
 8007762:	085b      	lsrs	r3, r3, #1
 8007764:	f003 0301 	and.w	r3, r3, #1
 8007768:	2b00      	cmp	r3, #0
 800776a:	d00a      	beq.n	8007782 <HAL_SPI_IRQHandler+0x66>
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	09db      	lsrs	r3, r3, #7
 8007770:	f003 0301 	and.w	r3, r3, #1
 8007774:	2b00      	cmp	r3, #0
 8007776:	d004      	beq.n	8007782 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	4798      	blx	r3
    return;
 8007780:	e0c7      	b.n	8007912 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007782:	69bb      	ldr	r3, [r7, #24]
 8007784:	095b      	lsrs	r3, r3, #5
 8007786:	f003 0301 	and.w	r3, r3, #1
 800778a:	2b00      	cmp	r3, #0
 800778c:	d10c      	bne.n	80077a8 <HAL_SPI_IRQHandler+0x8c>
 800778e:	69bb      	ldr	r3, [r7, #24]
 8007790:	099b      	lsrs	r3, r3, #6
 8007792:	f003 0301 	and.w	r3, r3, #1
 8007796:	2b00      	cmp	r3, #0
 8007798:	d106      	bne.n	80077a8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800779a:	69bb      	ldr	r3, [r7, #24]
 800779c:	0a1b      	lsrs	r3, r3, #8
 800779e:	f003 0301 	and.w	r3, r3, #1
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	f000 80b5 	beq.w	8007912 <HAL_SPI_IRQHandler+0x1f6>
 80077a8:	69fb      	ldr	r3, [r7, #28]
 80077aa:	095b      	lsrs	r3, r3, #5
 80077ac:	f003 0301 	and.w	r3, r3, #1
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	f000 80ae 	beq.w	8007912 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80077b6:	69bb      	ldr	r3, [r7, #24]
 80077b8:	099b      	lsrs	r3, r3, #6
 80077ba:	f003 0301 	and.w	r3, r3, #1
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d023      	beq.n	800780a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80077c8:	b2db      	uxtb	r3, r3
 80077ca:	2b03      	cmp	r3, #3
 80077cc:	d011      	beq.n	80077f2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077d2:	f043 0204 	orr.w	r2, r3, #4
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80077da:	2300      	movs	r3, #0
 80077dc:	617b      	str	r3, [r7, #20]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	68db      	ldr	r3, [r3, #12]
 80077e4:	617b      	str	r3, [r7, #20]
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	617b      	str	r3, [r7, #20]
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	e00b      	b.n	800780a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80077f2:	2300      	movs	r3, #0
 80077f4:	613b      	str	r3, [r7, #16]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	68db      	ldr	r3, [r3, #12]
 80077fc:	613b      	str	r3, [r7, #16]
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	613b      	str	r3, [r7, #16]
 8007806:	693b      	ldr	r3, [r7, #16]
        return;
 8007808:	e083      	b.n	8007912 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800780a:	69bb      	ldr	r3, [r7, #24]
 800780c:	095b      	lsrs	r3, r3, #5
 800780e:	f003 0301 	and.w	r3, r3, #1
 8007812:	2b00      	cmp	r3, #0
 8007814:	d014      	beq.n	8007840 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800781a:	f043 0201 	orr.w	r2, r3, #1
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007822:	2300      	movs	r3, #0
 8007824:	60fb      	str	r3, [r7, #12]
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	60fb      	str	r3, [r7, #12]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800783c:	601a      	str	r2, [r3, #0]
 800783e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007840:	69bb      	ldr	r3, [r7, #24]
 8007842:	0a1b      	lsrs	r3, r3, #8
 8007844:	f003 0301 	and.w	r3, r3, #1
 8007848:	2b00      	cmp	r3, #0
 800784a:	d00c      	beq.n	8007866 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007850:	f043 0208 	orr.w	r2, r3, #8
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007858:	2300      	movs	r3, #0
 800785a:	60bb      	str	r3, [r7, #8]
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	689b      	ldr	r3, [r3, #8]
 8007862:	60bb      	str	r3, [r7, #8]
 8007864:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800786a:	2b00      	cmp	r3, #0
 800786c:	d050      	beq.n	8007910 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	685a      	ldr	r2, [r3, #4]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800787c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2201      	movs	r2, #1
 8007882:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007886:	69fb      	ldr	r3, [r7, #28]
 8007888:	f003 0302 	and.w	r3, r3, #2
 800788c:	2b00      	cmp	r3, #0
 800788e:	d104      	bne.n	800789a <HAL_SPI_IRQHandler+0x17e>
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	f003 0301 	and.w	r3, r3, #1
 8007896:	2b00      	cmp	r3, #0
 8007898:	d034      	beq.n	8007904 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	685a      	ldr	r2, [r3, #4]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f022 0203 	bic.w	r2, r2, #3
 80078a8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d011      	beq.n	80078d6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078b6:	4a18      	ldr	r2, [pc, #96]	; (8007918 <HAL_SPI_IRQHandler+0x1fc>)
 80078b8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078be:	4618      	mov	r0, r3
 80078c0:	f7fa fef6 	bl	80026b0 <HAL_DMA_Abort_IT>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d005      	beq.n	80078d6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d016      	beq.n	800790c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078e2:	4a0d      	ldr	r2, [pc, #52]	; (8007918 <HAL_SPI_IRQHandler+0x1fc>)
 80078e4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078ea:	4618      	mov	r0, r3
 80078ec:	f7fa fee0 	bl	80026b0 <HAL_DMA_Abort_IT>
 80078f0:	4603      	mov	r3, r0
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d00a      	beq.n	800790c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078fa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8007902:	e003      	b.n	800790c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	f000 f809 	bl	800791c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800790a:	e000      	b.n	800790e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800790c:	bf00      	nop
    return;
 800790e:	bf00      	nop
 8007910:	bf00      	nop
  }
}
 8007912:	3720      	adds	r7, #32
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}
 8007918:	0800792f 	.word	0x0800792f

0800791c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800791c:	b480      	push	{r7}
 800791e:	b083      	sub	sp, #12
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007924:	bf00      	nop
 8007926:	370c      	adds	r7, #12
 8007928:	46bd      	mov	sp, r7
 800792a:	bc80      	pop	{r7}
 800792c:	4770      	bx	lr

0800792e <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800792e:	b580      	push	{r7, lr}
 8007930:	b084      	sub	sp, #16
 8007932:	af00      	add	r7, sp, #0
 8007934:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800793a:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2200      	movs	r2, #0
 8007940:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2200      	movs	r2, #0
 8007946:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007948:	68f8      	ldr	r0, [r7, #12]
 800794a:	f7ff ffe7 	bl	800791c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800794e:	bf00      	nop
 8007950:	3710      	adds	r7, #16
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}

08007956 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8007956:	b580      	push	{r7, lr}
 8007958:	b086      	sub	sp, #24
 800795a:	af00      	add	r7, sp, #0
 800795c:	6078      	str	r0, [r7, #4]
 800795e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d101      	bne.n	800796a <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007966:	2301      	movs	r3, #1
 8007968:	e083      	b.n	8007a72 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007970:	b2db      	uxtb	r3, r3
 8007972:	2b00      	cmp	r3, #0
 8007974:	d106      	bne.n	8007984 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2200      	movs	r2, #0
 800797a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f7f9 fdbc 	bl	80014fc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2202      	movs	r2, #2
 8007988:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	689b      	ldr	r3, [r3, #8]
 8007992:	687a      	ldr	r2, [r7, #4]
 8007994:	6812      	ldr	r2, [r2, #0]
 8007996:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800799a:	f023 0307 	bic.w	r3, r3, #7
 800799e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681a      	ldr	r2, [r3, #0]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	3304      	adds	r3, #4
 80079a8:	4619      	mov	r1, r3
 80079aa:	4610      	mov	r0, r2
 80079ac:	f000 f89c 	bl	8007ae8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	699b      	ldr	r3, [r3, #24]
 80079be:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	6a1b      	ldr	r3, [r3, #32]
 80079c6:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	697a      	ldr	r2, [r7, #20]
 80079ce:	4313      	orrs	r3, r2
 80079d0:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079d8:	f023 0303 	bic.w	r3, r3, #3
 80079dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	689a      	ldr	r2, [r3, #8]
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	699b      	ldr	r3, [r3, #24]
 80079e6:	021b      	lsls	r3, r3, #8
 80079e8:	4313      	orrs	r3, r2
 80079ea:	693a      	ldr	r2, [r7, #16]
 80079ec:	4313      	orrs	r3, r2
 80079ee:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80079f6:	f023 030c 	bic.w	r3, r3, #12
 80079fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	68da      	ldr	r2, [r3, #12]
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	69db      	ldr	r3, [r3, #28]
 8007a10:	021b      	lsls	r3, r3, #8
 8007a12:	4313      	orrs	r3, r2
 8007a14:	693a      	ldr	r2, [r7, #16]
 8007a16:	4313      	orrs	r3, r2
 8007a18:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	691b      	ldr	r3, [r3, #16]
 8007a1e:	011a      	lsls	r2, r3, #4
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	6a1b      	ldr	r3, [r3, #32]
 8007a24:	031b      	lsls	r3, r3, #12
 8007a26:	4313      	orrs	r3, r2
 8007a28:	693a      	ldr	r2, [r7, #16]
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007a34:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007a3c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	685a      	ldr	r2, [r3, #4]
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	695b      	ldr	r3, [r3, #20]
 8007a46:	011b      	lsls	r3, r3, #4
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	68fa      	ldr	r2, [r7, #12]
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	697a      	ldr	r2, [r7, #20]
 8007a56:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	693a      	ldr	r2, [r7, #16]
 8007a5e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	68fa      	ldr	r2, [r7, #12]
 8007a66:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2201      	movs	r2, #1
 8007a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007a70:	2300      	movs	r3, #0
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3718      	adds	r7, #24
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}

08007a7a <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007a7a:	b580      	push	{r7, lr}
 8007a7c:	b082      	sub	sp, #8
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	6078      	str	r0, [r7, #4]
 8007a82:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d002      	beq.n	8007a90 <HAL_TIM_Encoder_Start+0x16>
 8007a8a:	2b04      	cmp	r3, #4
 8007a8c:	d008      	beq.n	8007aa0 <HAL_TIM_Encoder_Start+0x26>
 8007a8e:	e00f      	b.n	8007ab0 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	2201      	movs	r2, #1
 8007a96:	2100      	movs	r1, #0
 8007a98:	4618      	mov	r0, r3
 8007a9a:	f000 f8c3 	bl	8007c24 <TIM_CCxChannelCmd>
      break;
 8007a9e:	e016      	b.n	8007ace <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	2201      	movs	r2, #1
 8007aa6:	2104      	movs	r1, #4
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	f000 f8bb 	bl	8007c24 <TIM_CCxChannelCmd>
      break;
 8007aae:	e00e      	b.n	8007ace <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	2201      	movs	r2, #1
 8007ab6:	2100      	movs	r1, #0
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f000 f8b3 	bl	8007c24 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	2104      	movs	r1, #4
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f000 f8ac 	bl	8007c24 <TIM_CCxChannelCmd>
      break;
 8007acc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	681a      	ldr	r2, [r3, #0]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f042 0201 	orr.w	r2, r2, #1
 8007adc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007ade:	2300      	movs	r3, #0
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	3708      	adds	r7, #8
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bd80      	pop	{r7, pc}

08007ae8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b085      	sub	sp, #20
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	4a3f      	ldr	r2, [pc, #252]	; (8007bf8 <TIM_Base_SetConfig+0x110>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d013      	beq.n	8007b28 <TIM_Base_SetConfig+0x40>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b06:	d00f      	beq.n	8007b28 <TIM_Base_SetConfig+0x40>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	4a3c      	ldr	r2, [pc, #240]	; (8007bfc <TIM_Base_SetConfig+0x114>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d00b      	beq.n	8007b28 <TIM_Base_SetConfig+0x40>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	4a3b      	ldr	r2, [pc, #236]	; (8007c00 <TIM_Base_SetConfig+0x118>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d007      	beq.n	8007b28 <TIM_Base_SetConfig+0x40>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	4a3a      	ldr	r2, [pc, #232]	; (8007c04 <TIM_Base_SetConfig+0x11c>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d003      	beq.n	8007b28 <TIM_Base_SetConfig+0x40>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	4a39      	ldr	r2, [pc, #228]	; (8007c08 <TIM_Base_SetConfig+0x120>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d108      	bne.n	8007b3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	68fa      	ldr	r2, [r7, #12]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	4a2e      	ldr	r2, [pc, #184]	; (8007bf8 <TIM_Base_SetConfig+0x110>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d02b      	beq.n	8007b9a <TIM_Base_SetConfig+0xb2>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b48:	d027      	beq.n	8007b9a <TIM_Base_SetConfig+0xb2>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4a2b      	ldr	r2, [pc, #172]	; (8007bfc <TIM_Base_SetConfig+0x114>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d023      	beq.n	8007b9a <TIM_Base_SetConfig+0xb2>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	4a2a      	ldr	r2, [pc, #168]	; (8007c00 <TIM_Base_SetConfig+0x118>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d01f      	beq.n	8007b9a <TIM_Base_SetConfig+0xb2>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	4a29      	ldr	r2, [pc, #164]	; (8007c04 <TIM_Base_SetConfig+0x11c>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d01b      	beq.n	8007b9a <TIM_Base_SetConfig+0xb2>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	4a28      	ldr	r2, [pc, #160]	; (8007c08 <TIM_Base_SetConfig+0x120>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d017      	beq.n	8007b9a <TIM_Base_SetConfig+0xb2>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	4a27      	ldr	r2, [pc, #156]	; (8007c0c <TIM_Base_SetConfig+0x124>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d013      	beq.n	8007b9a <TIM_Base_SetConfig+0xb2>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	4a26      	ldr	r2, [pc, #152]	; (8007c10 <TIM_Base_SetConfig+0x128>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d00f      	beq.n	8007b9a <TIM_Base_SetConfig+0xb2>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	4a25      	ldr	r2, [pc, #148]	; (8007c14 <TIM_Base_SetConfig+0x12c>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d00b      	beq.n	8007b9a <TIM_Base_SetConfig+0xb2>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	4a24      	ldr	r2, [pc, #144]	; (8007c18 <TIM_Base_SetConfig+0x130>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d007      	beq.n	8007b9a <TIM_Base_SetConfig+0xb2>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	4a23      	ldr	r2, [pc, #140]	; (8007c1c <TIM_Base_SetConfig+0x134>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d003      	beq.n	8007b9a <TIM_Base_SetConfig+0xb2>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	4a22      	ldr	r2, [pc, #136]	; (8007c20 <TIM_Base_SetConfig+0x138>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d108      	bne.n	8007bac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ba0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	68db      	ldr	r3, [r3, #12]
 8007ba6:	68fa      	ldr	r2, [r7, #12]
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	695b      	ldr	r3, [r3, #20]
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	68fa      	ldr	r2, [r7, #12]
 8007bbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	689a      	ldr	r2, [r3, #8]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	681a      	ldr	r2, [r3, #0]
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	4a09      	ldr	r2, [pc, #36]	; (8007bf8 <TIM_Base_SetConfig+0x110>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d003      	beq.n	8007be0 <TIM_Base_SetConfig+0xf8>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	4a0b      	ldr	r2, [pc, #44]	; (8007c08 <TIM_Base_SetConfig+0x120>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d103      	bne.n	8007be8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	691a      	ldr	r2, [r3, #16]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2201      	movs	r2, #1
 8007bec:	615a      	str	r2, [r3, #20]
}
 8007bee:	bf00      	nop
 8007bf0:	3714      	adds	r7, #20
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bc80      	pop	{r7}
 8007bf6:	4770      	bx	lr
 8007bf8:	40010000 	.word	0x40010000
 8007bfc:	40000400 	.word	0x40000400
 8007c00:	40000800 	.word	0x40000800
 8007c04:	40000c00 	.word	0x40000c00
 8007c08:	40010400 	.word	0x40010400
 8007c0c:	40014000 	.word	0x40014000
 8007c10:	40014400 	.word	0x40014400
 8007c14:	40014800 	.word	0x40014800
 8007c18:	40001800 	.word	0x40001800
 8007c1c:	40001c00 	.word	0x40001c00
 8007c20:	40002000 	.word	0x40002000

08007c24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b087      	sub	sp, #28
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	60f8      	str	r0, [r7, #12]
 8007c2c:	60b9      	str	r1, [r7, #8]
 8007c2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	f003 031f 	and.w	r3, r3, #31
 8007c36:	2201      	movs	r2, #1
 8007c38:	fa02 f303 	lsl.w	r3, r2, r3
 8007c3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	6a1a      	ldr	r2, [r3, #32]
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	43db      	mvns	r3, r3
 8007c46:	401a      	ands	r2, r3
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	6a1a      	ldr	r2, [r3, #32]
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	f003 031f 	and.w	r3, r3, #31
 8007c56:	6879      	ldr	r1, [r7, #4]
 8007c58:	fa01 f303 	lsl.w	r3, r1, r3
 8007c5c:	431a      	orrs	r2, r3
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	621a      	str	r2, [r3, #32]
}
 8007c62:	bf00      	nop
 8007c64:	371c      	adds	r7, #28
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bc80      	pop	{r7}
 8007c6a:	4770      	bx	lr

08007c6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b085      	sub	sp, #20
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
 8007c74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c7c:	2b01      	cmp	r3, #1
 8007c7e:	d101      	bne.n	8007c84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c80:	2302      	movs	r3, #2
 8007c82:	e032      	b.n	8007cea <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2201      	movs	r2, #1
 8007c88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2202      	movs	r2, #2
 8007c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007caa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	68fa      	ldr	r2, [r7, #12]
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007cbc:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	685b      	ldr	r3, [r3, #4]
 8007cc2:	68ba      	ldr	r2, [r7, #8]
 8007cc4:	4313      	orrs	r3, r2
 8007cc6:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	68fa      	ldr	r2, [r7, #12]
 8007cce:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	68ba      	ldr	r2, [r7, #8]
 8007cd6:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ce8:	2300      	movs	r3, #0
}
 8007cea:	4618      	mov	r0, r3
 8007cec:	3714      	adds	r7, #20
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bc80      	pop	{r7}
 8007cf2:	4770      	bx	lr

08007cf4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b082      	sub	sp, #8
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d101      	bne.n	8007d06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d02:	2301      	movs	r3, #1
 8007d04:	e03f      	b.n	8007d86 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007d0c:	b2db      	uxtb	r3, r3
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d106      	bne.n	8007d20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f7f9 fc36 	bl	800158c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2224      	movs	r2, #36	; 0x24
 8007d24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	68da      	ldr	r2, [r3, #12]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f000 f829 	bl	8007d90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	691a      	ldr	r2, [r3, #16]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007d4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	695a      	ldr	r2, [r3, #20]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	68da      	ldr	r2, [r3, #12]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2220      	movs	r2, #32
 8007d78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2220      	movs	r2, #32
 8007d80:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007d84:	2300      	movs	r3, #0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3708      	adds	r7, #8
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
	...

08007d90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b084      	sub	sp, #16
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	691b      	ldr	r3, [r3, #16]
 8007d9e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	68da      	ldr	r2, [r3, #12]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	430a      	orrs	r2, r1
 8007dac:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	689a      	ldr	r2, [r3, #8]
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	691b      	ldr	r3, [r3, #16]
 8007db6:	431a      	orrs	r2, r3
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	695b      	ldr	r3, [r3, #20]
 8007dbc:	431a      	orrs	r2, r3
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	69db      	ldr	r3, [r3, #28]
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	68db      	ldr	r3, [r3, #12]
 8007dcc:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007dd0:	f023 030c 	bic.w	r3, r3, #12
 8007dd4:	687a      	ldr	r2, [r7, #4]
 8007dd6:	6812      	ldr	r2, [r2, #0]
 8007dd8:	68f9      	ldr	r1, [r7, #12]
 8007dda:	430b      	orrs	r3, r1
 8007ddc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	695b      	ldr	r3, [r3, #20]
 8007de4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	699a      	ldr	r2, [r3, #24]
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	430a      	orrs	r2, r1
 8007df2:	615a      	str	r2, [r3, #20]

/* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	69db      	ldr	r3, [r3, #28]
 8007df8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dfc:	f040 80aa 	bne.w	8007f54 <UART_SetConfig+0x1c4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4aa9      	ldr	r2, [pc, #676]	; (80080ac <UART_SetConfig+0x31c>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d004      	beq.n	8007e14 <UART_SetConfig+0x84>
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4aa8      	ldr	r2, [pc, #672]	; (80080b0 <UART_SetConfig+0x320>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d14f      	bne.n	8007eb4 <UART_SetConfig+0x124>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007e14:	f7fd ffea 	bl	8005dec <HAL_RCC_GetPCLK2Freq>
 8007e18:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007e1a:	68ba      	ldr	r2, [r7, #8]
 8007e1c:	4613      	mov	r3, r2
 8007e1e:	009b      	lsls	r3, r3, #2
 8007e20:	4413      	add	r3, r2
 8007e22:	009a      	lsls	r2, r3, #2
 8007e24:	441a      	add	r2, r3
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	685b      	ldr	r3, [r3, #4]
 8007e2a:	005b      	lsls	r3, r3, #1
 8007e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e30:	4aa0      	ldr	r2, [pc, #640]	; (80080b4 <UART_SetConfig+0x324>)
 8007e32:	fba2 2303 	umull	r2, r3, r2, r3
 8007e36:	095b      	lsrs	r3, r3, #5
 8007e38:	0119      	lsls	r1, r3, #4
 8007e3a:	68ba      	ldr	r2, [r7, #8]
 8007e3c:	4613      	mov	r3, r2
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	4413      	add	r3, r2
 8007e42:	009a      	lsls	r2, r3, #2
 8007e44:	441a      	add	r2, r3
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	005b      	lsls	r3, r3, #1
 8007e4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e50:	4b98      	ldr	r3, [pc, #608]	; (80080b4 <UART_SetConfig+0x324>)
 8007e52:	fba3 0302 	umull	r0, r3, r3, r2
 8007e56:	095b      	lsrs	r3, r3, #5
 8007e58:	2064      	movs	r0, #100	; 0x64
 8007e5a:	fb00 f303 	mul.w	r3, r0, r3
 8007e5e:	1ad3      	subs	r3, r2, r3
 8007e60:	00db      	lsls	r3, r3, #3
 8007e62:	3332      	adds	r3, #50	; 0x32
 8007e64:	4a93      	ldr	r2, [pc, #588]	; (80080b4 <UART_SetConfig+0x324>)
 8007e66:	fba2 2303 	umull	r2, r3, r2, r3
 8007e6a:	095b      	lsrs	r3, r3, #5
 8007e6c:	005b      	lsls	r3, r3, #1
 8007e6e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007e72:	4419      	add	r1, r3
 8007e74:	68ba      	ldr	r2, [r7, #8]
 8007e76:	4613      	mov	r3, r2
 8007e78:	009b      	lsls	r3, r3, #2
 8007e7a:	4413      	add	r3, r2
 8007e7c:	009a      	lsls	r2, r3, #2
 8007e7e:	441a      	add	r2, r3
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	005b      	lsls	r3, r3, #1
 8007e86:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e8a:	4b8a      	ldr	r3, [pc, #552]	; (80080b4 <UART_SetConfig+0x324>)
 8007e8c:	fba3 0302 	umull	r0, r3, r3, r2
 8007e90:	095b      	lsrs	r3, r3, #5
 8007e92:	2064      	movs	r0, #100	; 0x64
 8007e94:	fb00 f303 	mul.w	r3, r0, r3
 8007e98:	1ad3      	subs	r3, r2, r3
 8007e9a:	00db      	lsls	r3, r3, #3
 8007e9c:	3332      	adds	r3, #50	; 0x32
 8007e9e:	4a85      	ldr	r2, [pc, #532]	; (80080b4 <UART_SetConfig+0x324>)
 8007ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ea4:	095b      	lsrs	r3, r3, #5
 8007ea6:	f003 0207 	and.w	r2, r3, #7
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	440a      	add	r2, r1
 8007eb0:	609a      	str	r2, [r3, #8]
 8007eb2:	e0f7      	b.n	80080a4 <UART_SetConfig+0x314>
    }
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007eb4:	f7fd ff78 	bl	8005da8 <HAL_RCC_GetPCLK1Freq>
 8007eb8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007eba:	68ba      	ldr	r2, [r7, #8]
 8007ebc:	4613      	mov	r3, r2
 8007ebe:	009b      	lsls	r3, r3, #2
 8007ec0:	4413      	add	r3, r2
 8007ec2:	009a      	lsls	r2, r3, #2
 8007ec4:	441a      	add	r2, r3
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	005b      	lsls	r3, r3, #1
 8007ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ed0:	4a78      	ldr	r2, [pc, #480]	; (80080b4 <UART_SetConfig+0x324>)
 8007ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ed6:	095b      	lsrs	r3, r3, #5
 8007ed8:	0119      	lsls	r1, r3, #4
 8007eda:	68ba      	ldr	r2, [r7, #8]
 8007edc:	4613      	mov	r3, r2
 8007ede:	009b      	lsls	r3, r3, #2
 8007ee0:	4413      	add	r3, r2
 8007ee2:	009a      	lsls	r2, r3, #2
 8007ee4:	441a      	add	r2, r3
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	685b      	ldr	r3, [r3, #4]
 8007eea:	005b      	lsls	r3, r3, #1
 8007eec:	fbb2 f2f3 	udiv	r2, r2, r3
 8007ef0:	4b70      	ldr	r3, [pc, #448]	; (80080b4 <UART_SetConfig+0x324>)
 8007ef2:	fba3 0302 	umull	r0, r3, r3, r2
 8007ef6:	095b      	lsrs	r3, r3, #5
 8007ef8:	2064      	movs	r0, #100	; 0x64
 8007efa:	fb00 f303 	mul.w	r3, r0, r3
 8007efe:	1ad3      	subs	r3, r2, r3
 8007f00:	00db      	lsls	r3, r3, #3
 8007f02:	3332      	adds	r3, #50	; 0x32
 8007f04:	4a6b      	ldr	r2, [pc, #428]	; (80080b4 <UART_SetConfig+0x324>)
 8007f06:	fba2 2303 	umull	r2, r3, r2, r3
 8007f0a:	095b      	lsrs	r3, r3, #5
 8007f0c:	005b      	lsls	r3, r3, #1
 8007f0e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007f12:	4419      	add	r1, r3
 8007f14:	68ba      	ldr	r2, [r7, #8]
 8007f16:	4613      	mov	r3, r2
 8007f18:	009b      	lsls	r3, r3, #2
 8007f1a:	4413      	add	r3, r2
 8007f1c:	009a      	lsls	r2, r3, #2
 8007f1e:	441a      	add	r2, r3
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	685b      	ldr	r3, [r3, #4]
 8007f24:	005b      	lsls	r3, r3, #1
 8007f26:	fbb2 f2f3 	udiv	r2, r2, r3
 8007f2a:	4b62      	ldr	r3, [pc, #392]	; (80080b4 <UART_SetConfig+0x324>)
 8007f2c:	fba3 0302 	umull	r0, r3, r3, r2
 8007f30:	095b      	lsrs	r3, r3, #5
 8007f32:	2064      	movs	r0, #100	; 0x64
 8007f34:	fb00 f303 	mul.w	r3, r0, r3
 8007f38:	1ad3      	subs	r3, r2, r3
 8007f3a:	00db      	lsls	r3, r3, #3
 8007f3c:	3332      	adds	r3, #50	; 0x32
 8007f3e:	4a5d      	ldr	r2, [pc, #372]	; (80080b4 <UART_SetConfig+0x324>)
 8007f40:	fba2 2303 	umull	r2, r3, r2, r3
 8007f44:	095b      	lsrs	r3, r3, #5
 8007f46:	f003 0207 	and.w	r2, r3, #7
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	440a      	add	r2, r1
 8007f50:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8007f52:	e0a7      	b.n	80080a4 <UART_SetConfig+0x314>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4a54      	ldr	r2, [pc, #336]	; (80080ac <UART_SetConfig+0x31c>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d004      	beq.n	8007f68 <UART_SetConfig+0x1d8>
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4a53      	ldr	r2, [pc, #332]	; (80080b0 <UART_SetConfig+0x320>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d14e      	bne.n	8008006 <UART_SetConfig+0x276>
      pclk = HAL_RCC_GetPCLK2Freq();
 8007f68:	f7fd ff40 	bl	8005dec <HAL_RCC_GetPCLK2Freq>
 8007f6c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007f6e:	68ba      	ldr	r2, [r7, #8]
 8007f70:	4613      	mov	r3, r2
 8007f72:	009b      	lsls	r3, r3, #2
 8007f74:	4413      	add	r3, r2
 8007f76:	009a      	lsls	r2, r3, #2
 8007f78:	441a      	add	r2, r3
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	685b      	ldr	r3, [r3, #4]
 8007f7e:	009b      	lsls	r3, r3, #2
 8007f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f84:	4a4b      	ldr	r2, [pc, #300]	; (80080b4 <UART_SetConfig+0x324>)
 8007f86:	fba2 2303 	umull	r2, r3, r2, r3
 8007f8a:	095b      	lsrs	r3, r3, #5
 8007f8c:	0119      	lsls	r1, r3, #4
 8007f8e:	68ba      	ldr	r2, [r7, #8]
 8007f90:	4613      	mov	r3, r2
 8007f92:	009b      	lsls	r3, r3, #2
 8007f94:	4413      	add	r3, r2
 8007f96:	009a      	lsls	r2, r3, #2
 8007f98:	441a      	add	r2, r3
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	009b      	lsls	r3, r3, #2
 8007fa0:	fbb2 f2f3 	udiv	r2, r2, r3
 8007fa4:	4b43      	ldr	r3, [pc, #268]	; (80080b4 <UART_SetConfig+0x324>)
 8007fa6:	fba3 0302 	umull	r0, r3, r3, r2
 8007faa:	095b      	lsrs	r3, r3, #5
 8007fac:	2064      	movs	r0, #100	; 0x64
 8007fae:	fb00 f303 	mul.w	r3, r0, r3
 8007fb2:	1ad3      	subs	r3, r2, r3
 8007fb4:	011b      	lsls	r3, r3, #4
 8007fb6:	3332      	adds	r3, #50	; 0x32
 8007fb8:	4a3e      	ldr	r2, [pc, #248]	; (80080b4 <UART_SetConfig+0x324>)
 8007fba:	fba2 2303 	umull	r2, r3, r2, r3
 8007fbe:	095b      	lsrs	r3, r3, #5
 8007fc0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007fc4:	4419      	add	r1, r3
 8007fc6:	68ba      	ldr	r2, [r7, #8]
 8007fc8:	4613      	mov	r3, r2
 8007fca:	009b      	lsls	r3, r3, #2
 8007fcc:	4413      	add	r3, r2
 8007fce:	009a      	lsls	r2, r3, #2
 8007fd0:	441a      	add	r2, r3
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	685b      	ldr	r3, [r3, #4]
 8007fd6:	009b      	lsls	r3, r3, #2
 8007fd8:	fbb2 f2f3 	udiv	r2, r2, r3
 8007fdc:	4b35      	ldr	r3, [pc, #212]	; (80080b4 <UART_SetConfig+0x324>)
 8007fde:	fba3 0302 	umull	r0, r3, r3, r2
 8007fe2:	095b      	lsrs	r3, r3, #5
 8007fe4:	2064      	movs	r0, #100	; 0x64
 8007fe6:	fb00 f303 	mul.w	r3, r0, r3
 8007fea:	1ad3      	subs	r3, r2, r3
 8007fec:	011b      	lsls	r3, r3, #4
 8007fee:	3332      	adds	r3, #50	; 0x32
 8007ff0:	4a30      	ldr	r2, [pc, #192]	; (80080b4 <UART_SetConfig+0x324>)
 8007ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ff6:	095b      	lsrs	r3, r3, #5
 8007ff8:	f003 020f 	and.w	r2, r3, #15
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	440a      	add	r2, r1
 8008002:	609a      	str	r2, [r3, #8]
 8008004:	e04e      	b.n	80080a4 <UART_SetConfig+0x314>
      pclk = HAL_RCC_GetPCLK1Freq();
 8008006:	f7fd fecf 	bl	8005da8 <HAL_RCC_GetPCLK1Freq>
 800800a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800800c:	68ba      	ldr	r2, [r7, #8]
 800800e:	4613      	mov	r3, r2
 8008010:	009b      	lsls	r3, r3, #2
 8008012:	4413      	add	r3, r2
 8008014:	009a      	lsls	r2, r3, #2
 8008016:	441a      	add	r2, r3
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	009b      	lsls	r3, r3, #2
 800801e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008022:	4a24      	ldr	r2, [pc, #144]	; (80080b4 <UART_SetConfig+0x324>)
 8008024:	fba2 2303 	umull	r2, r3, r2, r3
 8008028:	095b      	lsrs	r3, r3, #5
 800802a:	0119      	lsls	r1, r3, #4
 800802c:	68ba      	ldr	r2, [r7, #8]
 800802e:	4613      	mov	r3, r2
 8008030:	009b      	lsls	r3, r3, #2
 8008032:	4413      	add	r3, r2
 8008034:	009a      	lsls	r2, r3, #2
 8008036:	441a      	add	r2, r3
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	009b      	lsls	r3, r3, #2
 800803e:	fbb2 f2f3 	udiv	r2, r2, r3
 8008042:	4b1c      	ldr	r3, [pc, #112]	; (80080b4 <UART_SetConfig+0x324>)
 8008044:	fba3 0302 	umull	r0, r3, r3, r2
 8008048:	095b      	lsrs	r3, r3, #5
 800804a:	2064      	movs	r0, #100	; 0x64
 800804c:	fb00 f303 	mul.w	r3, r0, r3
 8008050:	1ad3      	subs	r3, r2, r3
 8008052:	011b      	lsls	r3, r3, #4
 8008054:	3332      	adds	r3, #50	; 0x32
 8008056:	4a17      	ldr	r2, [pc, #92]	; (80080b4 <UART_SetConfig+0x324>)
 8008058:	fba2 2303 	umull	r2, r3, r2, r3
 800805c:	095b      	lsrs	r3, r3, #5
 800805e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008062:	4419      	add	r1, r3
 8008064:	68ba      	ldr	r2, [r7, #8]
 8008066:	4613      	mov	r3, r2
 8008068:	009b      	lsls	r3, r3, #2
 800806a:	4413      	add	r3, r2
 800806c:	009a      	lsls	r2, r3, #2
 800806e:	441a      	add	r2, r3
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	009b      	lsls	r3, r3, #2
 8008076:	fbb2 f2f3 	udiv	r2, r2, r3
 800807a:	4b0e      	ldr	r3, [pc, #56]	; (80080b4 <UART_SetConfig+0x324>)
 800807c:	fba3 0302 	umull	r0, r3, r3, r2
 8008080:	095b      	lsrs	r3, r3, #5
 8008082:	2064      	movs	r0, #100	; 0x64
 8008084:	fb00 f303 	mul.w	r3, r0, r3
 8008088:	1ad3      	subs	r3, r2, r3
 800808a:	011b      	lsls	r3, r3, #4
 800808c:	3332      	adds	r3, #50	; 0x32
 800808e:	4a09      	ldr	r2, [pc, #36]	; (80080b4 <UART_SetConfig+0x324>)
 8008090:	fba2 2303 	umull	r2, r3, r2, r3
 8008094:	095b      	lsrs	r3, r3, #5
 8008096:	f003 020f 	and.w	r2, r3, #15
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	440a      	add	r2, r1
 80080a0:	609a      	str	r2, [r3, #8]
}
 80080a2:	e7ff      	b.n	80080a4 <UART_SetConfig+0x314>
 80080a4:	bf00      	nop
 80080a6:	3710      	adds	r7, #16
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bd80      	pop	{r7, pc}
 80080ac:	40011000 	.word	0x40011000
 80080b0:	40011400 	.word	0x40011400
 80080b4:	51eb851f 	.word	0x51eb851f

080080b8 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80080b8:	b084      	sub	sp, #16
 80080ba:	b480      	push	{r7}
 80080bc:	b085      	sub	sp, #20
 80080be:	af00      	add	r7, sp, #0
 80080c0:	6078      	str	r0, [r7, #4]
 80080c2:	f107 001c 	add.w	r0, r7, #28
 80080c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80080ca:	2300      	movs	r3, #0
 80080cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80080ce:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80080d0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80080d2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80080d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80080d6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80080d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80080da:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80080dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80080de:	431a      	orrs	r2, r3
             Init.ClockDiv
 80080e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80080e2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80080e4:	68fa      	ldr	r2, [r7, #12]
 80080e6:	4313      	orrs	r3, r2
 80080e8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	685b      	ldr	r3, [r3, #4]
 80080ee:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80080f2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80080f6:	68fa      	ldr	r2, [r7, #12]
 80080f8:	431a      	orrs	r2, r3
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80080fe:	2300      	movs	r3, #0
}
 8008100:	4618      	mov	r0, r3
 8008102:	3714      	adds	r7, #20
 8008104:	46bd      	mov	sp, r7
 8008106:	bc80      	pop	{r7}
 8008108:	b004      	add	sp, #16
 800810a:	4770      	bx	lr

0800810c <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800810c:	b480      	push	{r7}
 800810e:	b083      	sub	sp, #12
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800811a:	4618      	mov	r0, r3
 800811c:	370c      	adds	r7, #12
 800811e:	46bd      	mov	sp, r7
 8008120:	bc80      	pop	{r7}
 8008122:	4770      	bx	lr

08008124 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8008124:	b480      	push	{r7}
 8008126:	b083      	sub	sp, #12
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
 800812c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	681a      	ldr	r2, [r3, #0]
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008138:	2300      	movs	r3, #0
}
 800813a:	4618      	mov	r0, r3
 800813c:	370c      	adds	r7, #12
 800813e:	46bd      	mov	sp, r7
 8008140:	bc80      	pop	{r7}
 8008142:	4770      	bx	lr

08008144 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8008144:	b580      	push	{r7, lr}
 8008146:	b082      	sub	sp, #8
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2203      	movs	r2, #3
 8008150:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8008152:	2002      	movs	r0, #2
 8008154:	f7f9 fd00 	bl	8001b58 <HAL_Delay>
  
  return HAL_OK;
 8008158:	2300      	movs	r3, #0
}
 800815a:	4618      	mov	r0, r3
 800815c:	3708      	adds	r7, #8
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}

08008162 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8008162:	b480      	push	{r7}
 8008164:	b083      	sub	sp, #12
 8008166:	af00      	add	r7, sp, #0
 8008168:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f003 0303 	and.w	r3, r3, #3
}
 8008172:	4618      	mov	r0, r3
 8008174:	370c      	adds	r7, #12
 8008176:	46bd      	mov	sp, r7
 8008178:	bc80      	pop	{r7}
 800817a:	4770      	bx	lr

0800817c <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800817c:	b480      	push	{r7}
 800817e:	b085      	sub	sp, #20
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008186:	2300      	movs	r3, #0
 8008188:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	681a      	ldr	r2, [r3, #0]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800819a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80081a0:	431a      	orrs	r2, r3
                       Command->CPSM);
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80081a6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80081a8:	68fa      	ldr	r2, [r7, #12]
 80081aa:	4313      	orrs	r3, r2
 80081ac:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	68db      	ldr	r3, [r3, #12]
 80081b2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80081b6:	f023 030f 	bic.w	r3, r3, #15
 80081ba:	68fa      	ldr	r2, [r7, #12]
 80081bc:	431a      	orrs	r2, r3
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80081c2:	2300      	movs	r3, #0
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3714      	adds	r7, #20
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bc80      	pop	{r7}
 80081cc:	4770      	bx	lr

080081ce <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80081ce:	b480      	push	{r7}
 80081d0:	b083      	sub	sp, #12
 80081d2:	af00      	add	r7, sp, #0
 80081d4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	691b      	ldr	r3, [r3, #16]
 80081da:	b2db      	uxtb	r3, r3
}
 80081dc:	4618      	mov	r0, r3
 80081de:	370c      	adds	r7, #12
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bc80      	pop	{r7}
 80081e4:	4770      	bx	lr

080081e6 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80081e6:	b480      	push	{r7}
 80081e8:	b085      	sub	sp, #20
 80081ea:	af00      	add	r7, sp, #0
 80081ec:	6078      	str	r0, [r7, #4]
 80081ee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	3314      	adds	r3, #20
 80081f4:	461a      	mov	r2, r3
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	4413      	add	r3, r2
 80081fa:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
}  
 8008200:	4618      	mov	r0, r3
 8008202:	3714      	adds	r7, #20
 8008204:	46bd      	mov	sp, r7
 8008206:	bc80      	pop	{r7}
 8008208:	4770      	bx	lr

0800820a <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800820a:	b480      	push	{r7}
 800820c:	b085      	sub	sp, #20
 800820e:	af00      	add	r7, sp, #0
 8008210:	6078      	str	r0, [r7, #4]
 8008212:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008214:	2300      	movs	r3, #0
 8008216:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	681a      	ldr	r2, [r3, #0]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	685a      	ldr	r2, [r3, #4]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008230:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8008236:	431a      	orrs	r2, r3
                       Data->DPSM);
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800823c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800823e:	68fa      	ldr	r2, [r7, #12]
 8008240:	4313      	orrs	r3, r2
 8008242:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008248:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	431a      	orrs	r2, r3
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8008254:	2300      	movs	r3, #0

}
 8008256:	4618      	mov	r0, r3
 8008258:	3714      	adds	r7, #20
 800825a:	46bd      	mov	sp, r7
 800825c:	bc80      	pop	{r7}
 800825e:	4770      	bx	lr

08008260 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b088      	sub	sp, #32
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
 8008268:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800826e:	2310      	movs	r3, #16
 8008270:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008272:	2340      	movs	r3, #64	; 0x40
 8008274:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008276:	2300      	movs	r3, #0
 8008278:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800827a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800827e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008280:	f107 0308 	add.w	r3, r7, #8
 8008284:	4619      	mov	r1, r3
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f7ff ff78 	bl	800817c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800828c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008290:	2110      	movs	r1, #16
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f000 fa40 	bl	8008718 <SDMMC_GetCmdResp1>
 8008298:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800829a:	69fb      	ldr	r3, [r7, #28]
}
 800829c:	4618      	mov	r0, r3
 800829e:	3720      	adds	r7, #32
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}

080082a4 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b088      	sub	sp, #32
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
 80082ac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80082b2:	2311      	movs	r3, #17
 80082b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80082b6:	2340      	movs	r3, #64	; 0x40
 80082b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80082ba:	2300      	movs	r3, #0
 80082bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80082be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80082c4:	f107 0308 	add.w	r3, r7, #8
 80082c8:	4619      	mov	r1, r3
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f7ff ff56 	bl	800817c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80082d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80082d4:	2111      	movs	r1, #17
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 fa1e 	bl	8008718 <SDMMC_GetCmdResp1>
 80082dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80082de:	69fb      	ldr	r3, [r7, #28]
}
 80082e0:	4618      	mov	r0, r3
 80082e2:	3720      	adds	r7, #32
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bd80      	pop	{r7, pc}

080082e8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b088      	sub	sp, #32
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80082f6:	2312      	movs	r3, #18
 80082f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80082fa:	2340      	movs	r3, #64	; 0x40
 80082fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80082fe:	2300      	movs	r3, #0
 8008300:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008302:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008306:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008308:	f107 0308 	add.w	r3, r7, #8
 800830c:	4619      	mov	r1, r3
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f7ff ff34 	bl	800817c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008314:	f241 3288 	movw	r2, #5000	; 0x1388
 8008318:	2112      	movs	r1, #18
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f000 f9fc 	bl	8008718 <SDMMC_GetCmdResp1>
 8008320:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008322:	69fb      	ldr	r3, [r7, #28]
}
 8008324:	4618      	mov	r0, r3
 8008326:	3720      	adds	r7, #32
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}

0800832c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b088      	sub	sp, #32
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
 8008334:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800833a:	2318      	movs	r3, #24
 800833c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800833e:	2340      	movs	r3, #64	; 0x40
 8008340:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008342:	2300      	movs	r3, #0
 8008344:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008346:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800834a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800834c:	f107 0308 	add.w	r3, r7, #8
 8008350:	4619      	mov	r1, r3
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f7ff ff12 	bl	800817c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008358:	f241 3288 	movw	r2, #5000	; 0x1388
 800835c:	2118      	movs	r1, #24
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 f9da 	bl	8008718 <SDMMC_GetCmdResp1>
 8008364:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008366:	69fb      	ldr	r3, [r7, #28]
}
 8008368:	4618      	mov	r0, r3
 800836a:	3720      	adds	r7, #32
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}

08008370 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b088      	sub	sp, #32
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
 8008378:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800837e:	2319      	movs	r3, #25
 8008380:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008382:	2340      	movs	r3, #64	; 0x40
 8008384:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008386:	2300      	movs	r3, #0
 8008388:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800838a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800838e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008390:	f107 0308 	add.w	r3, r7, #8
 8008394:	4619      	mov	r1, r3
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f7ff fef0 	bl	800817c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800839c:	f241 3288 	movw	r2, #5000	; 0x1388
 80083a0:	2119      	movs	r1, #25
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f000 f9b8 	bl	8008718 <SDMMC_GetCmdResp1>
 80083a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80083aa:	69fb      	ldr	r3, [r7, #28]
}
 80083ac:	4618      	mov	r0, r3
 80083ae:	3720      	adds	r7, #32
 80083b0:	46bd      	mov	sp, r7
 80083b2:	bd80      	pop	{r7, pc}

080083b4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b088      	sub	sp, #32
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80083bc:	2300      	movs	r3, #0
 80083be:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80083c0:	230c      	movs	r3, #12
 80083c2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80083c4:	2340      	movs	r3, #64	; 0x40
 80083c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80083c8:	2300      	movs	r3, #0
 80083ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80083cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083d0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80083d2:	f107 0308 	add.w	r3, r7, #8
 80083d6:	4619      	mov	r1, r3
 80083d8:	6878      	ldr	r0, [r7, #4]
 80083da:	f7ff fecf 	bl	800817c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80083de:	4a05      	ldr	r2, [pc, #20]	; (80083f4 <SDMMC_CmdStopTransfer+0x40>)
 80083e0:	210c      	movs	r1, #12
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f000 f998 	bl	8008718 <SDMMC_GetCmdResp1>
 80083e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80083ea:	69fb      	ldr	r3, [r7, #28]
}
 80083ec:	4618      	mov	r0, r3
 80083ee:	3720      	adds	r7, #32
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}
 80083f4:	05f5e100 	.word	0x05f5e100

080083f8 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b08a      	sub	sp, #40	; 0x28
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	60f8      	str	r0, [r7, #12]
 8008400:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8008408:	2307      	movs	r3, #7
 800840a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800840c:	2340      	movs	r3, #64	; 0x40
 800840e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008410:	2300      	movs	r3, #0
 8008412:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008414:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008418:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800841a:	f107 0310 	add.w	r3, r7, #16
 800841e:	4619      	mov	r1, r3
 8008420:	68f8      	ldr	r0, [r7, #12]
 8008422:	f7ff feab 	bl	800817c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8008426:	f241 3288 	movw	r2, #5000	; 0x1388
 800842a:	2107      	movs	r1, #7
 800842c:	68f8      	ldr	r0, [r7, #12]
 800842e:	f000 f973 	bl	8008718 <SDMMC_GetCmdResp1>
 8008432:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8008434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008436:	4618      	mov	r0, r3
 8008438:	3728      	adds	r7, #40	; 0x28
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}

0800843e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800843e:	b580      	push	{r7, lr}
 8008440:	b088      	sub	sp, #32
 8008442:	af00      	add	r7, sp, #0
 8008444:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8008446:	2300      	movs	r3, #0
 8008448:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800844a:	2300      	movs	r3, #0
 800844c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800844e:	2300      	movs	r3, #0
 8008450:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008452:	2300      	movs	r3, #0
 8008454:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008456:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800845a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800845c:	f107 0308 	add.w	r3, r7, #8
 8008460:	4619      	mov	r1, r3
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f7ff fe8a 	bl	800817c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f000 f92d 	bl	80086c8 <SDMMC_GetCmdError>
 800846e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008470:	69fb      	ldr	r3, [r7, #28]
}
 8008472:	4618      	mov	r0, r3
 8008474:	3720      	adds	r7, #32
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}

0800847a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800847a:	b580      	push	{r7, lr}
 800847c:	b088      	sub	sp, #32
 800847e:	af00      	add	r7, sp, #0
 8008480:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8008482:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8008486:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008488:	2308      	movs	r3, #8
 800848a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800848c:	2340      	movs	r3, #64	; 0x40
 800848e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008490:	2300      	movs	r3, #0
 8008492:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008494:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008498:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800849a:	f107 0308 	add.w	r3, r7, #8
 800849e:	4619      	mov	r1, r3
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f7ff fe6b 	bl	800817c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f000 fb16 	bl	8008ad8 <SDMMC_GetCmdResp7>
 80084ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80084ae:	69fb      	ldr	r3, [r7, #28]
}
 80084b0:	4618      	mov	r0, r3
 80084b2:	3720      	adds	r7, #32
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}

080084b8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b088      	sub	sp, #32
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
 80084c0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80084c6:	2337      	movs	r3, #55	; 0x37
 80084c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80084ca:	2340      	movs	r3, #64	; 0x40
 80084cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80084ce:	2300      	movs	r3, #0
 80084d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80084d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084d6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80084d8:	f107 0308 	add.w	r3, r7, #8
 80084dc:	4619      	mov	r1, r3
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f7ff fe4c 	bl	800817c <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80084e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80084e8:	2137      	movs	r1, #55	; 0x37
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 f914 	bl	8008718 <SDMMC_GetCmdResp1>
 80084f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80084f2:	69fb      	ldr	r3, [r7, #28]
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3720      	adds	r7, #32
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}

080084fc <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b088      	sub	sp, #32
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800850c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008510:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8008512:	2329      	movs	r3, #41	; 0x29
 8008514:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008516:	2340      	movs	r3, #64	; 0x40
 8008518:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800851a:	2300      	movs	r3, #0
 800851c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800851e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008522:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008524:	f107 0308 	add.w	r3, r7, #8
 8008528:	4619      	mov	r1, r3
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f7ff fe26 	bl	800817c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f000 fa23 	bl	800897c <SDMMC_GetCmdResp3>
 8008536:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008538:	69fb      	ldr	r3, [r7, #28]
}
 800853a:	4618      	mov	r0, r3
 800853c:	3720      	adds	r7, #32
 800853e:	46bd      	mov	sp, r7
 8008540:	bd80      	pop	{r7, pc}

08008542 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8008542:	b580      	push	{r7, lr}
 8008544:	b088      	sub	sp, #32
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
 800854a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008550:	2306      	movs	r3, #6
 8008552:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008554:	2340      	movs	r3, #64	; 0x40
 8008556:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008558:	2300      	movs	r3, #0
 800855a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800855c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008560:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008562:	f107 0308 	add.w	r3, r7, #8
 8008566:	4619      	mov	r1, r3
 8008568:	6878      	ldr	r0, [r7, #4]
 800856a:	f7ff fe07 	bl	800817c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800856e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008572:	2106      	movs	r1, #6
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f000 f8cf 	bl	8008718 <SDMMC_GetCmdResp1>
 800857a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800857c:	69fb      	ldr	r3, [r7, #28]
}
 800857e:	4618      	mov	r0, r3
 8008580:	3720      	adds	r7, #32
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}

08008586 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8008586:	b580      	push	{r7, lr}
 8008588:	b088      	sub	sp, #32
 800858a:	af00      	add	r7, sp, #0
 800858c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800858e:	2300      	movs	r3, #0
 8008590:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8008592:	2333      	movs	r3, #51	; 0x33
 8008594:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008596:	2340      	movs	r3, #64	; 0x40
 8008598:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800859a:	2300      	movs	r3, #0
 800859c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800859e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80085a2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80085a4:	f107 0308 	add.w	r3, r7, #8
 80085a8:	4619      	mov	r1, r3
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f7ff fde6 	bl	800817c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80085b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80085b4:	2133      	movs	r1, #51	; 0x33
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f000 f8ae 	bl	8008718 <SDMMC_GetCmdResp1>
 80085bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80085be:	69fb      	ldr	r3, [r7, #28]
}
 80085c0:	4618      	mov	r0, r3
 80085c2:	3720      	adds	r7, #32
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bd80      	pop	{r7, pc}

080085c8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b088      	sub	sp, #32
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80085d0:	2300      	movs	r3, #0
 80085d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80085d4:	2302      	movs	r3, #2
 80085d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80085d8:	23c0      	movs	r3, #192	; 0xc0
 80085da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80085dc:	2300      	movs	r3, #0
 80085de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80085e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80085e4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80085e6:	f107 0308 	add.w	r3, r7, #8
 80085ea:	4619      	mov	r1, r3
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	f7ff fdc5 	bl	800817c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f000 f97c 	bl	80088f0 <SDMMC_GetCmdResp2>
 80085f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80085fa:	69fb      	ldr	r3, [r7, #28]
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	3720      	adds	r7, #32
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}

08008604 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b088      	sub	sp, #32
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
 800860c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8008612:	2309      	movs	r3, #9
 8008614:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008616:	23c0      	movs	r3, #192	; 0xc0
 8008618:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800861a:	2300      	movs	r3, #0
 800861c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800861e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008622:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008624:	f107 0308 	add.w	r3, r7, #8
 8008628:	4619      	mov	r1, r3
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f7ff fda6 	bl	800817c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008630:	6878      	ldr	r0, [r7, #4]
 8008632:	f000 f95d 	bl	80088f0 <SDMMC_GetCmdResp2>
 8008636:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008638:	69fb      	ldr	r3, [r7, #28]
}
 800863a:	4618      	mov	r0, r3
 800863c:	3720      	adds	r7, #32
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}

08008642 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8008642:	b580      	push	{r7, lr}
 8008644:	b088      	sub	sp, #32
 8008646:	af00      	add	r7, sp, #0
 8008648:	6078      	str	r0, [r7, #4]
 800864a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800864c:	2300      	movs	r3, #0
 800864e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8008650:	2303      	movs	r3, #3
 8008652:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008654:	2340      	movs	r3, #64	; 0x40
 8008656:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008658:	2300      	movs	r3, #0
 800865a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800865c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008660:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008662:	f107 0308 	add.w	r3, r7, #8
 8008666:	4619      	mov	r1, r3
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f7ff fd87 	bl	800817c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800866e:	683a      	ldr	r2, [r7, #0]
 8008670:	2103      	movs	r1, #3
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 f9bc 	bl	80089f0 <SDMMC_GetCmdResp6>
 8008678:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800867a:	69fb      	ldr	r3, [r7, #28]
}
 800867c:	4618      	mov	r0, r3
 800867e:	3720      	adds	r7, #32
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}

08008684 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b088      	sub	sp, #32
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008692:	230d      	movs	r3, #13
 8008694:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008696:	2340      	movs	r3, #64	; 0x40
 8008698:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800869a:	2300      	movs	r3, #0
 800869c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800869e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086a2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80086a4:	f107 0308 	add.w	r3, r7, #8
 80086a8:	4619      	mov	r1, r3
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f7ff fd66 	bl	800817c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80086b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80086b4:	210d      	movs	r1, #13
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f000 f82e 	bl	8008718 <SDMMC_GetCmdResp1>
 80086bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80086be:	69fb      	ldr	r3, [r7, #28]
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	3720      	adds	r7, #32
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd80      	pop	{r7, pc}

080086c8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80086c8:	b490      	push	{r4, r7}
 80086ca:	b082      	sub	sp, #8
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80086d0:	4b0f      	ldr	r3, [pc, #60]	; (8008710 <SDMMC_GetCmdError+0x48>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a0f      	ldr	r2, [pc, #60]	; (8008714 <SDMMC_GetCmdError+0x4c>)
 80086d6:	fba2 2303 	umull	r2, r3, r2, r3
 80086da:	0a5b      	lsrs	r3, r3, #9
 80086dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80086e0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80086e4:	4623      	mov	r3, r4
 80086e6:	1e5c      	subs	r4, r3, #1
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d102      	bne.n	80086f2 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80086ec:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80086f0:	e009      	b.n	8008706 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d0f2      	beq.n	80086e4 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	22c5      	movs	r2, #197	; 0xc5
 8008702:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8008704:	2300      	movs	r3, #0
}
 8008706:	4618      	mov	r0, r3
 8008708:	3708      	adds	r7, #8
 800870a:	46bd      	mov	sp, r7
 800870c:	bc90      	pop	{r4, r7}
 800870e:	4770      	bx	lr
 8008710:	20000004 	.word	0x20000004
 8008714:	10624dd3 	.word	0x10624dd3

08008718 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008718:	b590      	push	{r4, r7, lr}
 800871a:	b087      	sub	sp, #28
 800871c:	af00      	add	r7, sp, #0
 800871e:	60f8      	str	r0, [r7, #12]
 8008720:	460b      	mov	r3, r1
 8008722:	607a      	str	r2, [r7, #4]
 8008724:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8008726:	4b6f      	ldr	r3, [pc, #444]	; (80088e4 <SDMMC_GetCmdResp1+0x1cc>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4a6f      	ldr	r2, [pc, #444]	; (80088e8 <SDMMC_GetCmdResp1+0x1d0>)
 800872c:	fba2 2303 	umull	r2, r3, r2, r3
 8008730:	0a5b      	lsrs	r3, r3, #9
 8008732:	687a      	ldr	r2, [r7, #4]
 8008734:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008738:	4623      	mov	r3, r4
 800873a:	1e5c      	subs	r4, r3, #1
 800873c:	2b00      	cmp	r3, #0
 800873e:	d102      	bne.n	8008746 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008740:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008744:	e0c9      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800874a:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800874c:	697b      	ldr	r3, [r7, #20]
 800874e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008752:	2b00      	cmp	r3, #0
 8008754:	d0f0      	beq.n	8008738 <SDMMC_GetCmdResp1+0x20>
 8008756:	697b      	ldr	r3, [r7, #20]
 8008758:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800875c:	2b00      	cmp	r3, #0
 800875e:	d1eb      	bne.n	8008738 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008764:	f003 0304 	and.w	r3, r3, #4
 8008768:	2b00      	cmp	r3, #0
 800876a:	d004      	beq.n	8008776 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	2204      	movs	r2, #4
 8008770:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008772:	2304      	movs	r3, #4
 8008774:	e0b1      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800877a:	f003 0301 	and.w	r3, r3, #1
 800877e:	2b00      	cmp	r3, #0
 8008780:	d004      	beq.n	800878c <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	2201      	movs	r2, #1
 8008786:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008788:	2301      	movs	r3, #1
 800878a:	e0a6      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	22c5      	movs	r2, #197	; 0xc5
 8008790:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008792:	68f8      	ldr	r0, [r7, #12]
 8008794:	f7ff fd1b 	bl	80081ce <SDIO_GetCommandResponse>
 8008798:	4603      	mov	r3, r0
 800879a:	461a      	mov	r2, r3
 800879c:	7afb      	ldrb	r3, [r7, #11]
 800879e:	4293      	cmp	r3, r2
 80087a0:	d001      	beq.n	80087a6 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80087a2:	2301      	movs	r3, #1
 80087a4:	e099      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80087a6:	2100      	movs	r1, #0
 80087a8:	68f8      	ldr	r0, [r7, #12]
 80087aa:	f7ff fd1c 	bl	80081e6 <SDIO_GetResponse>
 80087ae:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80087b0:	693a      	ldr	r2, [r7, #16]
 80087b2:	4b4e      	ldr	r3, [pc, #312]	; (80088ec <SDMMC_GetCmdResp1+0x1d4>)
 80087b4:	4013      	ands	r3, r2
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d101      	bne.n	80087be <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 80087ba:	2300      	movs	r3, #0
 80087bc:	e08d      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80087be:	693b      	ldr	r3, [r7, #16]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	da02      	bge.n	80087ca <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80087c4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80087c8:	e087      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80087ca:	693b      	ldr	r3, [r7, #16]
 80087cc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d001      	beq.n	80087d8 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80087d4:	2340      	movs	r3, #64	; 0x40
 80087d6:	e080      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d001      	beq.n	80087e6 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80087e2:	2380      	movs	r3, #128	; 0x80
 80087e4:	e079      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d002      	beq.n	80087f6 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80087f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80087f4:	e071      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d002      	beq.n	8008806 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8008800:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008804:	e069      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800880c:	2b00      	cmp	r3, #0
 800880e:	d002      	beq.n	8008816 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8008810:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008814:	e061      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8008816:	693b      	ldr	r3, [r7, #16]
 8008818:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800881c:	2b00      	cmp	r3, #0
 800881e:	d002      	beq.n	8008826 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8008820:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008824:	e059      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8008826:	693b      	ldr	r3, [r7, #16]
 8008828:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800882c:	2b00      	cmp	r3, #0
 800882e:	d002      	beq.n	8008836 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008830:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008834:	e051      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8008836:	693b      	ldr	r3, [r7, #16]
 8008838:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800883c:	2b00      	cmp	r3, #0
 800883e:	d002      	beq.n	8008846 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008840:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008844:	e049      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8008846:	693b      	ldr	r3, [r7, #16]
 8008848:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800884c:	2b00      	cmp	r3, #0
 800884e:	d002      	beq.n	8008856 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8008850:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008854:	e041      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8008856:	693b      	ldr	r3, [r7, #16]
 8008858:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800885c:	2b00      	cmp	r3, #0
 800885e:	d002      	beq.n	8008866 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8008860:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008864:	e039      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8008866:	693b      	ldr	r3, [r7, #16]
 8008868:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800886c:	2b00      	cmp	r3, #0
 800886e:	d002      	beq.n	8008876 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008870:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008874:	e031      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800887c:	2b00      	cmp	r3, #0
 800887e:	d002      	beq.n	8008886 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008880:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008884:	e029      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800888c:	2b00      	cmp	r3, #0
 800888e:	d002      	beq.n	8008896 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008890:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008894:	e021      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8008896:	693b      	ldr	r3, [r7, #16]
 8008898:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800889c:	2b00      	cmp	r3, #0
 800889e:	d002      	beq.n	80088a6 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80088a0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80088a4:	e019      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80088a6:	693b      	ldr	r3, [r7, #16]
 80088a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d002      	beq.n	80088b6 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80088b0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80088b4:	e011      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80088b6:	693b      	ldr	r3, [r7, #16]
 80088b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d002      	beq.n	80088c6 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80088c0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80088c4:	e009      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	f003 0308 	and.w	r3, r3, #8
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d002      	beq.n	80088d6 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80088d0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80088d4:	e001      	b.n	80088da <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80088d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80088da:	4618      	mov	r0, r3
 80088dc:	371c      	adds	r7, #28
 80088de:	46bd      	mov	sp, r7
 80088e0:	bd90      	pop	{r4, r7, pc}
 80088e2:	bf00      	nop
 80088e4:	20000004 	.word	0x20000004
 80088e8:	10624dd3 	.word	0x10624dd3
 80088ec:	fdffe008 	.word	0xfdffe008

080088f0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80088f0:	b490      	push	{r4, r7}
 80088f2:	b084      	sub	sp, #16
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80088f8:	4b1e      	ldr	r3, [pc, #120]	; (8008974 <SDMMC_GetCmdResp2+0x84>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	4a1e      	ldr	r2, [pc, #120]	; (8008978 <SDMMC_GetCmdResp2+0x88>)
 80088fe:	fba2 2303 	umull	r2, r3, r2, r3
 8008902:	0a5b      	lsrs	r3, r3, #9
 8008904:	f241 3288 	movw	r2, #5000	; 0x1388
 8008908:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800890c:	4623      	mov	r3, r4
 800890e:	1e5c      	subs	r4, r3, #1
 8008910:	2b00      	cmp	r3, #0
 8008912:	d102      	bne.n	800891a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008914:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008918:	e026      	b.n	8008968 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800891e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008926:	2b00      	cmp	r3, #0
 8008928:	d0f0      	beq.n	800890c <SDMMC_GetCmdResp2+0x1c>
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008930:	2b00      	cmp	r3, #0
 8008932:	d1eb      	bne.n	800890c <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008938:	f003 0304 	and.w	r3, r3, #4
 800893c:	2b00      	cmp	r3, #0
 800893e:	d004      	beq.n	800894a <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2204      	movs	r2, #4
 8008944:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008946:	2304      	movs	r3, #4
 8008948:	e00e      	b.n	8008968 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800894e:	f003 0301 	and.w	r3, r3, #1
 8008952:	2b00      	cmp	r3, #0
 8008954:	d004      	beq.n	8008960 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2201      	movs	r2, #1
 800895a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800895c:	2301      	movs	r3, #1
 800895e:	e003      	b.n	8008968 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	22c5      	movs	r2, #197	; 0xc5
 8008964:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8008966:	2300      	movs	r3, #0
}
 8008968:	4618      	mov	r0, r3
 800896a:	3710      	adds	r7, #16
 800896c:	46bd      	mov	sp, r7
 800896e:	bc90      	pop	{r4, r7}
 8008970:	4770      	bx	lr
 8008972:	bf00      	nop
 8008974:	20000004 	.word	0x20000004
 8008978:	10624dd3 	.word	0x10624dd3

0800897c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800897c:	b490      	push	{r4, r7}
 800897e:	b084      	sub	sp, #16
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008984:	4b18      	ldr	r3, [pc, #96]	; (80089e8 <SDMMC_GetCmdResp3+0x6c>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	4a18      	ldr	r2, [pc, #96]	; (80089ec <SDMMC_GetCmdResp3+0x70>)
 800898a:	fba2 2303 	umull	r2, r3, r2, r3
 800898e:	0a5b      	lsrs	r3, r3, #9
 8008990:	f241 3288 	movw	r2, #5000	; 0x1388
 8008994:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008998:	4623      	mov	r3, r4
 800899a:	1e5c      	subs	r4, r3, #1
 800899c:	2b00      	cmp	r3, #0
 800899e:	d102      	bne.n	80089a6 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80089a0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80089a4:	e01b      	b.n	80089de <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089aa:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d0f0      	beq.n	8008998 <SDMMC_GetCmdResp3+0x1c>
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d1eb      	bne.n	8008998 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089c4:	f003 0304 	and.w	r3, r3, #4
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d004      	beq.n	80089d6 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2204      	movs	r2, #4
 80089d0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80089d2:	2304      	movs	r3, #4
 80089d4:	e003      	b.n	80089de <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	22c5      	movs	r2, #197	; 0xc5
 80089da:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80089dc:	2300      	movs	r3, #0
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3710      	adds	r7, #16
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bc90      	pop	{r4, r7}
 80089e6:	4770      	bx	lr
 80089e8:	20000004 	.word	0x20000004
 80089ec:	10624dd3 	.word	0x10624dd3

080089f0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80089f0:	b590      	push	{r4, r7, lr}
 80089f2:	b087      	sub	sp, #28
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	60f8      	str	r0, [r7, #12]
 80089f8:	460b      	mov	r3, r1
 80089fa:	607a      	str	r2, [r7, #4]
 80089fc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80089fe:	4b34      	ldr	r3, [pc, #208]	; (8008ad0 <SDMMC_GetCmdResp6+0xe0>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4a34      	ldr	r2, [pc, #208]	; (8008ad4 <SDMMC_GetCmdResp6+0xe4>)
 8008a04:	fba2 2303 	umull	r2, r3, r2, r3
 8008a08:	0a5b      	lsrs	r3, r3, #9
 8008a0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a0e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008a12:	4623      	mov	r3, r4
 8008a14:	1e5c      	subs	r4, r3, #1
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d102      	bne.n	8008a20 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008a1a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008a1e:	e052      	b.n	8008ac6 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a24:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008a26:	697b      	ldr	r3, [r7, #20]
 8008a28:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d0f0      	beq.n	8008a12 <SDMMC_GetCmdResp6+0x22>
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d1eb      	bne.n	8008a12 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a3e:	f003 0304 	and.w	r3, r3, #4
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d004      	beq.n	8008a50 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	2204      	movs	r2, #4
 8008a4a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008a4c:	2304      	movs	r3, #4
 8008a4e:	e03a      	b.n	8008ac6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a54:	f003 0301 	and.w	r3, r3, #1
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d004      	beq.n	8008a66 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	2201      	movs	r2, #1
 8008a60:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008a62:	2301      	movs	r3, #1
 8008a64:	e02f      	b.n	8008ac6 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008a66:	68f8      	ldr	r0, [r7, #12]
 8008a68:	f7ff fbb1 	bl	80081ce <SDIO_GetCommandResponse>
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	461a      	mov	r2, r3
 8008a70:	7afb      	ldrb	r3, [r7, #11]
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d001      	beq.n	8008a7a <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008a76:	2301      	movs	r3, #1
 8008a78:	e025      	b.n	8008ac6 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	22c5      	movs	r2, #197	; 0xc5
 8008a7e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008a80:	2100      	movs	r1, #0
 8008a82:	68f8      	ldr	r0, [r7, #12]
 8008a84:	f7ff fbaf 	bl	80081e6 <SDIO_GetResponse>
 8008a88:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d106      	bne.n	8008aa2 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	0c1b      	lsrs	r3, r3, #16
 8008a98:	b29a      	uxth	r2, r3
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	e011      	b.n	8008ac6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008aa2:	693b      	ldr	r3, [r7, #16]
 8008aa4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d002      	beq.n	8008ab2 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008aac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008ab0:	e009      	b.n	8008ac6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d002      	beq.n	8008ac2 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008abc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008ac0:	e001      	b.n	8008ac6 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008ac2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	371c      	adds	r7, #28
 8008aca:	46bd      	mov	sp, r7
 8008acc:	bd90      	pop	{r4, r7, pc}
 8008ace:	bf00      	nop
 8008ad0:	20000004 	.word	0x20000004
 8008ad4:	10624dd3 	.word	0x10624dd3

08008ad8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8008ad8:	b490      	push	{r4, r7}
 8008ada:	b084      	sub	sp, #16
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008ae0:	4b21      	ldr	r3, [pc, #132]	; (8008b68 <SDMMC_GetCmdResp7+0x90>)
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	4a21      	ldr	r2, [pc, #132]	; (8008b6c <SDMMC_GetCmdResp7+0x94>)
 8008ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8008aea:	0a5b      	lsrs	r3, r3, #9
 8008aec:	f241 3288 	movw	r2, #5000	; 0x1388
 8008af0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008af4:	4623      	mov	r3, r4
 8008af6:	1e5c      	subs	r4, r3, #1
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d102      	bne.n	8008b02 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008afc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008b00:	e02c      	b.n	8008b5c <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b06:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d0f0      	beq.n	8008af4 <SDMMC_GetCmdResp7+0x1c>
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d1eb      	bne.n	8008af4 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b20:	f003 0304 	and.w	r3, r3, #4
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d004      	beq.n	8008b32 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2204      	movs	r2, #4
 8008b2c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008b2e:	2304      	movs	r3, #4
 8008b30:	e014      	b.n	8008b5c <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b36:	f003 0301 	and.w	r3, r3, #1
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d004      	beq.n	8008b48 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2201      	movs	r2, #1
 8008b42:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008b44:	2301      	movs	r3, #1
 8008b46:	e009      	b.n	8008b5c <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d002      	beq.n	8008b5a <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2240      	movs	r2, #64	; 0x40
 8008b58:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008b5a:	2300      	movs	r3, #0
  
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	3710      	adds	r7, #16
 8008b60:	46bd      	mov	sp, r7
 8008b62:	bc90      	pop	{r4, r7}
 8008b64:	4770      	bx	lr
 8008b66:	bf00      	nop
 8008b68:	20000004 	.word	0x20000004
 8008b6c:	10624dd3 	.word	0x10624dd3

08008b70 <LL_TIM_SetPrescaler>:
{
 8008b70:	b480      	push	{r7}
 8008b72:	b083      	sub	sp, #12
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
 8008b78:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	683a      	ldr	r2, [r7, #0]
 8008b7e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008b80:	bf00      	nop
 8008b82:	370c      	adds	r7, #12
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bc80      	pop	{r7}
 8008b88:	4770      	bx	lr

08008b8a <LL_TIM_SetAutoReload>:
{
 8008b8a:	b480      	push	{r7}
 8008b8c:	b083      	sub	sp, #12
 8008b8e:	af00      	add	r7, sp, #0
 8008b90:	6078      	str	r0, [r7, #4]
 8008b92:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	683a      	ldr	r2, [r7, #0]
 8008b98:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008b9a:	bf00      	nop
 8008b9c:	370c      	adds	r7, #12
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bc80      	pop	{r7}
 8008ba2:	4770      	bx	lr

08008ba4 <LL_TIM_SetRepetitionCounter>:
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b083      	sub	sp, #12
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
 8008bac:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	683a      	ldr	r2, [r7, #0]
 8008bb2:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008bb4:	bf00      	nop
 8008bb6:	370c      	adds	r7, #12
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bc80      	pop	{r7}
 8008bbc:	4770      	bx	lr

08008bbe <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8008bbe:	b480      	push	{r7}
 8008bc0:	b083      	sub	sp, #12
 8008bc2:	af00      	add	r7, sp, #0
 8008bc4:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	695b      	ldr	r3, [r3, #20]
 8008bca:	f043 0201 	orr.w	r2, r3, #1
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	615a      	str	r2, [r3, #20]
}
 8008bd2:	bf00      	nop
 8008bd4:	370c      	adds	r7, #12
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bc80      	pop	{r7}
 8008bda:	4770      	bx	lr

08008bdc <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b084      	sub	sp, #16
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
 8008be4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	4a3d      	ldr	r2, [pc, #244]	; (8008ce4 <LL_TIM_Init+0x108>)
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d013      	beq.n	8008c1c <LL_TIM_Init+0x40>
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bfa:	d00f      	beq.n	8008c1c <LL_TIM_Init+0x40>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	4a3a      	ldr	r2, [pc, #232]	; (8008ce8 <LL_TIM_Init+0x10c>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d00b      	beq.n	8008c1c <LL_TIM_Init+0x40>
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	4a39      	ldr	r2, [pc, #228]	; (8008cec <LL_TIM_Init+0x110>)
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d007      	beq.n	8008c1c <LL_TIM_Init+0x40>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	4a38      	ldr	r2, [pc, #224]	; (8008cf0 <LL_TIM_Init+0x114>)
 8008c10:	4293      	cmp	r3, r2
 8008c12:	d003      	beq.n	8008c1c <LL_TIM_Init+0x40>
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	4a37      	ldr	r2, [pc, #220]	; (8008cf4 <LL_TIM_Init+0x118>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d106      	bne.n	8008c2a <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	685b      	ldr	r3, [r3, #4]
 8008c26:	4313      	orrs	r3, r2
 8008c28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	4a2d      	ldr	r2, [pc, #180]	; (8008ce4 <LL_TIM_Init+0x108>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d02b      	beq.n	8008c8a <LL_TIM_Init+0xae>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c38:	d027      	beq.n	8008c8a <LL_TIM_Init+0xae>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	4a2a      	ldr	r2, [pc, #168]	; (8008ce8 <LL_TIM_Init+0x10c>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d023      	beq.n	8008c8a <LL_TIM_Init+0xae>
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	4a29      	ldr	r2, [pc, #164]	; (8008cec <LL_TIM_Init+0x110>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d01f      	beq.n	8008c8a <LL_TIM_Init+0xae>
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4a28      	ldr	r2, [pc, #160]	; (8008cf0 <LL_TIM_Init+0x114>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d01b      	beq.n	8008c8a <LL_TIM_Init+0xae>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	4a27      	ldr	r2, [pc, #156]	; (8008cf4 <LL_TIM_Init+0x118>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d017      	beq.n	8008c8a <LL_TIM_Init+0xae>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	4a26      	ldr	r2, [pc, #152]	; (8008cf8 <LL_TIM_Init+0x11c>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d013      	beq.n	8008c8a <LL_TIM_Init+0xae>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	4a25      	ldr	r2, [pc, #148]	; (8008cfc <LL_TIM_Init+0x120>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d00f      	beq.n	8008c8a <LL_TIM_Init+0xae>
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	4a24      	ldr	r2, [pc, #144]	; (8008d00 <LL_TIM_Init+0x124>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d00b      	beq.n	8008c8a <LL_TIM_Init+0xae>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	4a23      	ldr	r2, [pc, #140]	; (8008d04 <LL_TIM_Init+0x128>)
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d007      	beq.n	8008c8a <LL_TIM_Init+0xae>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	4a22      	ldr	r2, [pc, #136]	; (8008d08 <LL_TIM_Init+0x12c>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d003      	beq.n	8008c8a <LL_TIM_Init+0xae>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	4a21      	ldr	r2, [pc, #132]	; (8008d0c <LL_TIM_Init+0x130>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d106      	bne.n	8008c98 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	68db      	ldr	r3, [r3, #12]
 8008c94:	4313      	orrs	r3, r2
 8008c96:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	68fa      	ldr	r2, [r7, #12]
 8008c9c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	689b      	ldr	r3, [r3, #8]
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f7ff ff70 	bl	8008b8a <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	881b      	ldrh	r3, [r3, #0]
 8008cae:	4619      	mov	r1, r3
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f7ff ff5d 	bl	8008b70 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	4a0a      	ldr	r2, [pc, #40]	; (8008ce4 <LL_TIM_Init+0x108>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d003      	beq.n	8008cc6 <LL_TIM_Init+0xea>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	4a0c      	ldr	r2, [pc, #48]	; (8008cf4 <LL_TIM_Init+0x118>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d105      	bne.n	8008cd2 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	7c1b      	ldrb	r3, [r3, #16]
 8008cca:	4619      	mov	r1, r3
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f7ff ff69 	bl	8008ba4 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f7ff ff73 	bl	8008bbe <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8008cd8:	2300      	movs	r3, #0
}
 8008cda:	4618      	mov	r0, r3
 8008cdc:	3710      	adds	r7, #16
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	bd80      	pop	{r7, pc}
 8008ce2:	bf00      	nop
 8008ce4:	40010000 	.word	0x40010000
 8008ce8:	40000400 	.word	0x40000400
 8008cec:	40000800 	.word	0x40000800
 8008cf0:	40000c00 	.word	0x40000c00
 8008cf4:	40010400 	.word	0x40010400
 8008cf8:	40014000 	.word	0x40014000
 8008cfc:	40014400 	.word	0x40014400
 8008d00:	40014800 	.word	0x40014800
 8008d04:	40001800 	.word	0x40001800
 8008d08:	40001c00 	.word	0x40001c00
 8008d0c:	40002000 	.word	0x40002000

08008d10 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008d10:	b084      	sub	sp, #16
 8008d12:	b580      	push	{r7, lr}
 8008d14:	b084      	sub	sp, #16
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
 8008d1a:	f107 001c 	add.w	r0, r7, #28
 8008d1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d24:	2b01      	cmp	r3, #1
 8008d26:	d122      	bne.n	8008d6e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d2c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	68db      	ldr	r3, [r3, #12]
 8008d38:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008d3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d40:	687a      	ldr	r2, [r7, #4]
 8008d42:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	68db      	ldr	r3, [r3, #12]
 8008d48:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008d50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d52:	2b01      	cmp	r3, #1
 8008d54:	d105      	bne.n	8008d62 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	68db      	ldr	r3, [r3, #12]
 8008d5a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f001 fa58 	bl	800a218 <USB_CoreReset>
 8008d68:	4603      	mov	r3, r0
 8008d6a:	73fb      	strb	r3, [r7, #15]
 8008d6c:	e010      	b.n	8008d90 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	68db      	ldr	r3, [r3, #12]
 8008d72:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f001 fa4c 	bl	800a218 <USB_CoreReset>
 8008d80:	4603      	mov	r3, r0
 8008d82:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d88:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8008d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d92:	2b01      	cmp	r3, #1
 8008d94:	d10b      	bne.n	8008dae <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	689b      	ldr	r3, [r3, #8]
 8008d9a:	f043 0206 	orr.w	r2, r3, #6
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	689b      	ldr	r3, [r3, #8]
 8008da6:	f043 0220 	orr.w	r2, r3, #32
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008dae:	7bfb      	ldrb	r3, [r7, #15]
}
 8008db0:	4618      	mov	r0, r3
 8008db2:	3710      	adds	r7, #16
 8008db4:	46bd      	mov	sp, r7
 8008db6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008dba:	b004      	add	sp, #16
 8008dbc:	4770      	bx	lr
	...

08008dc0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	b087      	sub	sp, #28
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	60f8      	str	r0, [r7, #12]
 8008dc8:	60b9      	str	r1, [r7, #8]
 8008dca:	4613      	mov	r3, r2
 8008dcc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008dce:	79fb      	ldrb	r3, [r7, #7]
 8008dd0:	2b02      	cmp	r3, #2
 8008dd2:	d165      	bne.n	8008ea0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	4a41      	ldr	r2, [pc, #260]	; (8008edc <USB_SetTurnaroundTime+0x11c>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d906      	bls.n	8008dea <USB_SetTurnaroundTime+0x2a>
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	4a40      	ldr	r2, [pc, #256]	; (8008ee0 <USB_SetTurnaroundTime+0x120>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d802      	bhi.n	8008dea <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008de4:	230f      	movs	r3, #15
 8008de6:	617b      	str	r3, [r7, #20]
 8008de8:	e062      	b.n	8008eb0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	4a3c      	ldr	r2, [pc, #240]	; (8008ee0 <USB_SetTurnaroundTime+0x120>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d906      	bls.n	8008e00 <USB_SetTurnaroundTime+0x40>
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	4a3b      	ldr	r2, [pc, #236]	; (8008ee4 <USB_SetTurnaroundTime+0x124>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d802      	bhi.n	8008e00 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008dfa:	230e      	movs	r3, #14
 8008dfc:	617b      	str	r3, [r7, #20]
 8008dfe:	e057      	b.n	8008eb0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	4a38      	ldr	r2, [pc, #224]	; (8008ee4 <USB_SetTurnaroundTime+0x124>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d906      	bls.n	8008e16 <USB_SetTurnaroundTime+0x56>
 8008e08:	68bb      	ldr	r3, [r7, #8]
 8008e0a:	4a37      	ldr	r2, [pc, #220]	; (8008ee8 <USB_SetTurnaroundTime+0x128>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d802      	bhi.n	8008e16 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008e10:	230d      	movs	r3, #13
 8008e12:	617b      	str	r3, [r7, #20]
 8008e14:	e04c      	b.n	8008eb0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	4a33      	ldr	r2, [pc, #204]	; (8008ee8 <USB_SetTurnaroundTime+0x128>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d906      	bls.n	8008e2c <USB_SetTurnaroundTime+0x6c>
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	4a32      	ldr	r2, [pc, #200]	; (8008eec <USB_SetTurnaroundTime+0x12c>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d802      	bhi.n	8008e2c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008e26:	230c      	movs	r3, #12
 8008e28:	617b      	str	r3, [r7, #20]
 8008e2a:	e041      	b.n	8008eb0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	4a2f      	ldr	r2, [pc, #188]	; (8008eec <USB_SetTurnaroundTime+0x12c>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d906      	bls.n	8008e42 <USB_SetTurnaroundTime+0x82>
 8008e34:	68bb      	ldr	r3, [r7, #8]
 8008e36:	4a2e      	ldr	r2, [pc, #184]	; (8008ef0 <USB_SetTurnaroundTime+0x130>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d802      	bhi.n	8008e42 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008e3c:	230b      	movs	r3, #11
 8008e3e:	617b      	str	r3, [r7, #20]
 8008e40:	e036      	b.n	8008eb0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	4a2a      	ldr	r2, [pc, #168]	; (8008ef0 <USB_SetTurnaroundTime+0x130>)
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d906      	bls.n	8008e58 <USB_SetTurnaroundTime+0x98>
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	4a29      	ldr	r2, [pc, #164]	; (8008ef4 <USB_SetTurnaroundTime+0x134>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d802      	bhi.n	8008e58 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008e52:	230a      	movs	r3, #10
 8008e54:	617b      	str	r3, [r7, #20]
 8008e56:	e02b      	b.n	8008eb0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	4a26      	ldr	r2, [pc, #152]	; (8008ef4 <USB_SetTurnaroundTime+0x134>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d906      	bls.n	8008e6e <USB_SetTurnaroundTime+0xae>
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	4a25      	ldr	r2, [pc, #148]	; (8008ef8 <USB_SetTurnaroundTime+0x138>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d802      	bhi.n	8008e6e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008e68:	2309      	movs	r3, #9
 8008e6a:	617b      	str	r3, [r7, #20]
 8008e6c:	e020      	b.n	8008eb0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	4a21      	ldr	r2, [pc, #132]	; (8008ef8 <USB_SetTurnaroundTime+0x138>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d906      	bls.n	8008e84 <USB_SetTurnaroundTime+0xc4>
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	4a20      	ldr	r2, [pc, #128]	; (8008efc <USB_SetTurnaroundTime+0x13c>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d802      	bhi.n	8008e84 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008e7e:	2308      	movs	r3, #8
 8008e80:	617b      	str	r3, [r7, #20]
 8008e82:	e015      	b.n	8008eb0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	4a1d      	ldr	r2, [pc, #116]	; (8008efc <USB_SetTurnaroundTime+0x13c>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d906      	bls.n	8008e9a <USB_SetTurnaroundTime+0xda>
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	4a1c      	ldr	r2, [pc, #112]	; (8008f00 <USB_SetTurnaroundTime+0x140>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d802      	bhi.n	8008e9a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008e94:	2307      	movs	r3, #7
 8008e96:	617b      	str	r3, [r7, #20]
 8008e98:	e00a      	b.n	8008eb0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008e9a:	2306      	movs	r3, #6
 8008e9c:	617b      	str	r3, [r7, #20]
 8008e9e:	e007      	b.n	8008eb0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008ea0:	79fb      	ldrb	r3, [r7, #7]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d102      	bne.n	8008eac <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008ea6:	2309      	movs	r3, #9
 8008ea8:	617b      	str	r3, [r7, #20]
 8008eaa:	e001      	b.n	8008eb0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008eac:	2309      	movs	r3, #9
 8008eae:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	68db      	ldr	r3, [r3, #12]
 8008eb4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	68da      	ldr	r2, [r3, #12]
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	029b      	lsls	r3, r3, #10
 8008ec4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008ec8:	431a      	orrs	r2, r3
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008ece:	2300      	movs	r3, #0
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	371c      	adds	r7, #28
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bc80      	pop	{r7}
 8008ed8:	4770      	bx	lr
 8008eda:	bf00      	nop
 8008edc:	00d8acbf 	.word	0x00d8acbf
 8008ee0:	00e4e1bf 	.word	0x00e4e1bf
 8008ee4:	00f423ff 	.word	0x00f423ff
 8008ee8:	0106737f 	.word	0x0106737f
 8008eec:	011a499f 	.word	0x011a499f
 8008ef0:	01312cff 	.word	0x01312cff
 8008ef4:	014ca43f 	.word	0x014ca43f
 8008ef8:	016e35ff 	.word	0x016e35ff
 8008efc:	01a6ab1f 	.word	0x01a6ab1f
 8008f00:	01e847ff 	.word	0x01e847ff

08008f04 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008f04:	b480      	push	{r7}
 8008f06:	b083      	sub	sp, #12
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	689b      	ldr	r3, [r3, #8]
 8008f10:	f043 0201 	orr.w	r2, r3, #1
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008f18:	2300      	movs	r3, #0
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	370c      	adds	r7, #12
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bc80      	pop	{r7}
 8008f22:	4770      	bx	lr

08008f24 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b083      	sub	sp, #12
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	689b      	ldr	r3, [r3, #8]
 8008f30:	f023 0201 	bic.w	r2, r3, #1
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008f38:	2300      	movs	r3, #0
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	370c      	adds	r7, #12
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bc80      	pop	{r7}
 8008f42:	4770      	bx	lr

08008f44 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b082      	sub	sp, #8
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
 8008f4c:	460b      	mov	r3, r1
 8008f4e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	68db      	ldr	r3, [r3, #12]
 8008f54:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008f5c:	78fb      	ldrb	r3, [r7, #3]
 8008f5e:	2b01      	cmp	r3, #1
 8008f60:	d106      	bne.n	8008f70 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	68db      	ldr	r3, [r3, #12]
 8008f66:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	60da      	str	r2, [r3, #12]
 8008f6e:	e00b      	b.n	8008f88 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008f70:	78fb      	ldrb	r3, [r7, #3]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d106      	bne.n	8008f84 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	68db      	ldr	r3, [r3, #12]
 8008f7a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	60da      	str	r2, [r3, #12]
 8008f82:	e001      	b.n	8008f88 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008f84:	2301      	movs	r3, #1
 8008f86:	e003      	b.n	8008f90 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8008f88:	2032      	movs	r0, #50	; 0x32
 8008f8a:	f7f8 fde5 	bl	8001b58 <HAL_Delay>

  return HAL_OK;
 8008f8e:	2300      	movs	r3, #0
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3708      	adds	r7, #8
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}

08008f98 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008f98:	b084      	sub	sp, #16
 8008f9a:	b580      	push	{r7, lr}
 8008f9c:	b086      	sub	sp, #24
 8008f9e:	af00      	add	r7, sp, #0
 8008fa0:	6078      	str	r0, [r7, #4]
 8008fa2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008fa6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008faa:	2300      	movs	r3, #0
 8008fac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	613b      	str	r3, [r7, #16]
 8008fb6:	e009      	b.n	8008fcc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008fb8:	687a      	ldr	r2, [r7, #4]
 8008fba:	693b      	ldr	r3, [r7, #16]
 8008fbc:	3340      	adds	r3, #64	; 0x40
 8008fbe:	009b      	lsls	r3, r3, #2
 8008fc0:	4413      	add	r3, r2
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008fc6:	693b      	ldr	r3, [r7, #16]
 8008fc8:	3301      	adds	r3, #1
 8008fca:	613b      	str	r3, [r7, #16]
 8008fcc:	693b      	ldr	r3, [r7, #16]
 8008fce:	2b0e      	cmp	r3, #14
 8008fd0:	d9f2      	bls.n	8008fb8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008fd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d112      	bne.n	8008ffe <USB_DevInit+0x66>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fdc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fe8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ff4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	639a      	str	r2, [r3, #56]	; 0x38
 8008ffc:	e00b      	b.n	8009016 <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009002:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800900e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800901c:	461a      	mov	r2, r3
 800901e:	2300      	movs	r3, #0
 8009020:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009028:	4619      	mov	r1, r3
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009030:	461a      	mov	r2, r3
 8009032:	680b      	ldr	r3, [r1, #0]
 8009034:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009038:	2b01      	cmp	r3, #1
 800903a:	d10c      	bne.n	8009056 <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800903c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800903e:	2b00      	cmp	r3, #0
 8009040:	d104      	bne.n	800904c <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009042:	2100      	movs	r1, #0
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f000 f95d 	bl	8009304 <USB_SetDevSpeed>
 800904a:	e008      	b.n	800905e <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800904c:	2101      	movs	r1, #1
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f000 f958 	bl	8009304 <USB_SetDevSpeed>
 8009054:	e003      	b.n	800905e <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009056:	2103      	movs	r1, #3
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f000 f953 	bl	8009304 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800905e:	2110      	movs	r1, #16
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f000 f90b 	bl	800927c <USB_FlushTxFifo>
 8009066:	4603      	mov	r3, r0
 8009068:	2b00      	cmp	r3, #0
 800906a:	d001      	beq.n	8009070 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 800906c:	2301      	movs	r3, #1
 800906e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	f000 f927 	bl	80092c4 <USB_FlushRxFifo>
 8009076:	4603      	mov	r3, r0
 8009078:	2b00      	cmp	r3, #0
 800907a:	d001      	beq.n	8009080 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 800907c:	2301      	movs	r3, #1
 800907e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009086:	461a      	mov	r2, r3
 8009088:	2300      	movs	r3, #0
 800908a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009092:	461a      	mov	r2, r3
 8009094:	2300      	movs	r3, #0
 8009096:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800909e:	461a      	mov	r2, r3
 80090a0:	2300      	movs	r3, #0
 80090a2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80090a4:	2300      	movs	r3, #0
 80090a6:	613b      	str	r3, [r7, #16]
 80090a8:	e043      	b.n	8009132 <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	015a      	lsls	r2, r3, #5
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	4413      	add	r3, r2
 80090b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80090bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80090c0:	d118      	bne.n	80090f4 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 80090c2:	693b      	ldr	r3, [r7, #16]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d10a      	bne.n	80090de <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80090c8:	693b      	ldr	r3, [r7, #16]
 80090ca:	015a      	lsls	r2, r3, #5
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	4413      	add	r3, r2
 80090d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090d4:	461a      	mov	r2, r3
 80090d6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80090da:	6013      	str	r3, [r2, #0]
 80090dc:	e013      	b.n	8009106 <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80090de:	693b      	ldr	r3, [r7, #16]
 80090e0:	015a      	lsls	r2, r3, #5
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	4413      	add	r3, r2
 80090e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090ea:	461a      	mov	r2, r3
 80090ec:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80090f0:	6013      	str	r3, [r2, #0]
 80090f2:	e008      	b.n	8009106 <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	015a      	lsls	r2, r3, #5
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	4413      	add	r3, r2
 80090fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009100:	461a      	mov	r2, r3
 8009102:	2300      	movs	r3, #0
 8009104:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009106:	693b      	ldr	r3, [r7, #16]
 8009108:	015a      	lsls	r2, r3, #5
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	4413      	add	r3, r2
 800910e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009112:	461a      	mov	r2, r3
 8009114:	2300      	movs	r3, #0
 8009116:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	015a      	lsls	r2, r3, #5
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	4413      	add	r3, r2
 8009120:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009124:	461a      	mov	r2, r3
 8009126:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800912a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	3301      	adds	r3, #1
 8009130:	613b      	str	r3, [r7, #16]
 8009132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009134:	693a      	ldr	r2, [r7, #16]
 8009136:	429a      	cmp	r2, r3
 8009138:	d3b7      	bcc.n	80090aa <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800913a:	2300      	movs	r3, #0
 800913c:	613b      	str	r3, [r7, #16]
 800913e:	e043      	b.n	80091c8 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	015a      	lsls	r2, r3, #5
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	4413      	add	r3, r2
 8009148:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009152:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009156:	d118      	bne.n	800918a <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 8009158:	693b      	ldr	r3, [r7, #16]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d10a      	bne.n	8009174 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	015a      	lsls	r2, r3, #5
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	4413      	add	r3, r2
 8009166:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800916a:	461a      	mov	r2, r3
 800916c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009170:	6013      	str	r3, [r2, #0]
 8009172:	e013      	b.n	800919c <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	015a      	lsls	r2, r3, #5
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	4413      	add	r3, r2
 800917c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009180:	461a      	mov	r2, r3
 8009182:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009186:	6013      	str	r3, [r2, #0]
 8009188:	e008      	b.n	800919c <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	015a      	lsls	r2, r3, #5
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	4413      	add	r3, r2
 8009192:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009196:	461a      	mov	r2, r3
 8009198:	2300      	movs	r3, #0
 800919a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800919c:	693b      	ldr	r3, [r7, #16]
 800919e:	015a      	lsls	r2, r3, #5
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	4413      	add	r3, r2
 80091a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091a8:	461a      	mov	r2, r3
 80091aa:	2300      	movs	r3, #0
 80091ac:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80091ae:	693b      	ldr	r3, [r7, #16]
 80091b0:	015a      	lsls	r2, r3, #5
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	4413      	add	r3, r2
 80091b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091ba:	461a      	mov	r2, r3
 80091bc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80091c0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	3301      	adds	r3, #1
 80091c6:	613b      	str	r3, [r7, #16]
 80091c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ca:	693a      	ldr	r2, [r7, #16]
 80091cc:	429a      	cmp	r2, r3
 80091ce:	d3b7      	bcc.n	8009140 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091d6:	691b      	ldr	r3, [r3, #16]
 80091d8:	68fa      	ldr	r2, [r7, #12]
 80091da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80091de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80091e2:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 80091e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091e6:	2b01      	cmp	r3, #1
 80091e8:	d111      	bne.n	800920e <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091f0:	461a      	mov	r2, r3
 80091f2:	4b20      	ldr	r3, [pc, #128]	; (8009274 <USB_DevInit+0x2dc>)
 80091f4:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091fe:	68fa      	ldr	r2, [r7, #12]
 8009200:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009204:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009208:	f043 0303 	orr.w	r3, r3, #3
 800920c:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2200      	movs	r2, #0
 8009212:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800921a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800921c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800921e:	2b00      	cmp	r3, #0
 8009220:	d105      	bne.n	800922e <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	699b      	ldr	r3, [r3, #24]
 8009226:	f043 0210 	orr.w	r2, r3, #16
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	699a      	ldr	r2, [r3, #24]
 8009232:	4b11      	ldr	r3, [pc, #68]	; (8009278 <USB_DevInit+0x2e0>)
 8009234:	4313      	orrs	r3, r2
 8009236:	687a      	ldr	r2, [r7, #4]
 8009238:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800923a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800923c:	2b00      	cmp	r3, #0
 800923e:	d005      	beq.n	800924c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	699b      	ldr	r3, [r3, #24]
 8009244:	f043 0208 	orr.w	r2, r3, #8
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800924c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800924e:	2b01      	cmp	r3, #1
 8009250:	d107      	bne.n	8009262 <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	699b      	ldr	r3, [r3, #24]
 8009256:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800925a:	f043 0304 	orr.w	r3, r3, #4
 800925e:	687a      	ldr	r2, [r7, #4]
 8009260:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009262:	7dfb      	ldrb	r3, [r7, #23]
}
 8009264:	4618      	mov	r0, r3
 8009266:	3718      	adds	r7, #24
 8009268:	46bd      	mov	sp, r7
 800926a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800926e:	b004      	add	sp, #16
 8009270:	4770      	bx	lr
 8009272:	bf00      	nop
 8009274:	00800100 	.word	0x00800100
 8009278:	803c3800 	.word	0x803c3800

0800927c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800927c:	b480      	push	{r7}
 800927e:	b085      	sub	sp, #20
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8009286:	2300      	movs	r3, #0
 8009288:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	019b      	lsls	r3, r3, #6
 800928e:	f043 0220 	orr.w	r2, r3, #32
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	3301      	adds	r3, #1
 800929a:	60fb      	str	r3, [r7, #12]
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	4a08      	ldr	r2, [pc, #32]	; (80092c0 <USB_FlushTxFifo+0x44>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d901      	bls.n	80092a8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80092a4:	2303      	movs	r3, #3
 80092a6:	e006      	b.n	80092b6 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	691b      	ldr	r3, [r3, #16]
 80092ac:	f003 0320 	and.w	r3, r3, #32
 80092b0:	2b20      	cmp	r3, #32
 80092b2:	d0f0      	beq.n	8009296 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80092b4:	2300      	movs	r3, #0
}
 80092b6:	4618      	mov	r0, r3
 80092b8:	3714      	adds	r7, #20
 80092ba:	46bd      	mov	sp, r7
 80092bc:	bc80      	pop	{r7}
 80092be:	4770      	bx	lr
 80092c0:	00030d40 	.word	0x00030d40

080092c4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b085      	sub	sp, #20
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80092cc:	2300      	movs	r3, #0
 80092ce:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2210      	movs	r2, #16
 80092d4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	3301      	adds	r3, #1
 80092da:	60fb      	str	r3, [r7, #12]
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	4a08      	ldr	r2, [pc, #32]	; (8009300 <USB_FlushRxFifo+0x3c>)
 80092e0:	4293      	cmp	r3, r2
 80092e2:	d901      	bls.n	80092e8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80092e4:	2303      	movs	r3, #3
 80092e6:	e006      	b.n	80092f6 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	691b      	ldr	r3, [r3, #16]
 80092ec:	f003 0310 	and.w	r3, r3, #16
 80092f0:	2b10      	cmp	r3, #16
 80092f2:	d0f0      	beq.n	80092d6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80092f4:	2300      	movs	r3, #0
}
 80092f6:	4618      	mov	r0, r3
 80092f8:	3714      	adds	r7, #20
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bc80      	pop	{r7}
 80092fe:	4770      	bx	lr
 8009300:	00030d40 	.word	0x00030d40

08009304 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009304:	b480      	push	{r7}
 8009306:	b085      	sub	sp, #20
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
 800930c:	460b      	mov	r3, r1
 800930e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800931a:	681a      	ldr	r2, [r3, #0]
 800931c:	78fb      	ldrb	r3, [r7, #3]
 800931e:	68f9      	ldr	r1, [r7, #12]
 8009320:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009324:	4313      	orrs	r3, r2
 8009326:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009328:	2300      	movs	r3, #0
}
 800932a:	4618      	mov	r0, r3
 800932c:	3714      	adds	r7, #20
 800932e:	46bd      	mov	sp, r7
 8009330:	bc80      	pop	{r7}
 8009332:	4770      	bx	lr

08009334 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009334:	b480      	push	{r7}
 8009336:	b087      	sub	sp, #28
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009340:	693b      	ldr	r3, [r7, #16]
 8009342:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009346:	689b      	ldr	r3, [r3, #8]
 8009348:	f003 0306 	and.w	r3, r3, #6
 800934c:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d102      	bne.n	800935a <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009354:	2300      	movs	r3, #0
 8009356:	75fb      	strb	r3, [r7, #23]
 8009358:	e00a      	b.n	8009370 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	2b02      	cmp	r3, #2
 800935e:	d002      	beq.n	8009366 <USB_GetDevSpeed+0x32>
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2b06      	cmp	r3, #6
 8009364:	d102      	bne.n	800936c <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009366:	2302      	movs	r3, #2
 8009368:	75fb      	strb	r3, [r7, #23]
 800936a:	e001      	b.n	8009370 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800936c:	230f      	movs	r3, #15
 800936e:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009370:	7dfb      	ldrb	r3, [r7, #23]
}
 8009372:	4618      	mov	r0, r3
 8009374:	371c      	adds	r7, #28
 8009376:	46bd      	mov	sp, r7
 8009378:	bc80      	pop	{r7}
 800937a:	4770      	bx	lr

0800937c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800937c:	b480      	push	{r7}
 800937e:	b085      	sub	sp, #20
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
 8009384:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	781b      	ldrb	r3, [r3, #0]
 800938e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	785b      	ldrb	r3, [r3, #1]
 8009394:	2b01      	cmp	r3, #1
 8009396:	d13a      	bne.n	800940e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800939e:	69da      	ldr	r2, [r3, #28]
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	781b      	ldrb	r3, [r3, #0]
 80093a4:	f003 030f 	and.w	r3, r3, #15
 80093a8:	2101      	movs	r1, #1
 80093aa:	fa01 f303 	lsl.w	r3, r1, r3
 80093ae:	b29b      	uxth	r3, r3
 80093b0:	68f9      	ldr	r1, [r7, #12]
 80093b2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80093b6:	4313      	orrs	r3, r2
 80093b8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	015a      	lsls	r2, r3, #5
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	4413      	add	r3, r2
 80093c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d155      	bne.n	800947c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	015a      	lsls	r2, r3, #5
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	4413      	add	r3, r2
 80093d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093dc:	681a      	ldr	r2, [r3, #0]
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	689b      	ldr	r3, [r3, #8]
 80093e2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	78db      	ldrb	r3, [r3, #3]
 80093ea:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80093ec:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	059b      	lsls	r3, r3, #22
 80093f2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80093f4:	4313      	orrs	r3, r2
 80093f6:	68ba      	ldr	r2, [r7, #8]
 80093f8:	0151      	lsls	r1, r2, #5
 80093fa:	68fa      	ldr	r2, [r7, #12]
 80093fc:	440a      	add	r2, r1
 80093fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009402:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009406:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800940a:	6013      	str	r3, [r2, #0]
 800940c:	e036      	b.n	800947c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009414:	69da      	ldr	r2, [r3, #28]
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	781b      	ldrb	r3, [r3, #0]
 800941a:	f003 030f 	and.w	r3, r3, #15
 800941e:	2101      	movs	r1, #1
 8009420:	fa01 f303 	lsl.w	r3, r1, r3
 8009424:	041b      	lsls	r3, r3, #16
 8009426:	68f9      	ldr	r1, [r7, #12]
 8009428:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800942c:	4313      	orrs	r3, r2
 800942e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	015a      	lsls	r2, r3, #5
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	4413      	add	r3, r2
 8009438:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009442:	2b00      	cmp	r3, #0
 8009444:	d11a      	bne.n	800947c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	015a      	lsls	r2, r3, #5
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	4413      	add	r3, r2
 800944e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009452:	681a      	ldr	r2, [r3, #0]
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	689b      	ldr	r3, [r3, #8]
 8009458:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	78db      	ldrb	r3, [r3, #3]
 8009460:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009462:	430b      	orrs	r3, r1
 8009464:	4313      	orrs	r3, r2
 8009466:	68ba      	ldr	r2, [r7, #8]
 8009468:	0151      	lsls	r1, r2, #5
 800946a:	68fa      	ldr	r2, [r7, #12]
 800946c:	440a      	add	r2, r1
 800946e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009472:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009476:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800947a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800947c:	2300      	movs	r3, #0
}
 800947e:	4618      	mov	r0, r3
 8009480:	3714      	adds	r7, #20
 8009482:	46bd      	mov	sp, r7
 8009484:	bc80      	pop	{r7}
 8009486:	4770      	bx	lr

08009488 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009488:	b480      	push	{r7}
 800948a:	b085      	sub	sp, #20
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
 8009490:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	781b      	ldrb	r3, [r3, #0]
 800949a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	785b      	ldrb	r3, [r3, #1]
 80094a0:	2b01      	cmp	r3, #1
 80094a2:	d135      	bne.n	8009510 <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	781b      	ldrb	r3, [r3, #0]
 80094b0:	f003 030f 	and.w	r3, r3, #15
 80094b4:	2101      	movs	r1, #1
 80094b6:	fa01 f303 	lsl.w	r3, r1, r3
 80094ba:	b29b      	uxth	r3, r3
 80094bc:	43db      	mvns	r3, r3
 80094be:	68f9      	ldr	r1, [r7, #12]
 80094c0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80094c4:	4013      	ands	r3, r2
 80094c6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094ce:	69da      	ldr	r2, [r3, #28]
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	781b      	ldrb	r3, [r3, #0]
 80094d4:	f003 030f 	and.w	r3, r3, #15
 80094d8:	2101      	movs	r1, #1
 80094da:	fa01 f303 	lsl.w	r3, r1, r3
 80094de:	b29b      	uxth	r3, r3
 80094e0:	43db      	mvns	r3, r3
 80094e2:	68f9      	ldr	r1, [r7, #12]
 80094e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80094e8:	4013      	ands	r3, r2
 80094ea:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	015a      	lsls	r2, r3, #5
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	4413      	add	r3, r2
 80094f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094f8:	681a      	ldr	r2, [r3, #0]
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	0159      	lsls	r1, r3, #5
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	440b      	add	r3, r1
 8009502:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009506:	4619      	mov	r1, r3
 8009508:	4b1f      	ldr	r3, [pc, #124]	; (8009588 <USB_DeactivateEndpoint+0x100>)
 800950a:	4013      	ands	r3, r2
 800950c:	600b      	str	r3, [r1, #0]
 800950e:	e034      	b.n	800957a <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009516:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	781b      	ldrb	r3, [r3, #0]
 800951c:	f003 030f 	and.w	r3, r3, #15
 8009520:	2101      	movs	r1, #1
 8009522:	fa01 f303 	lsl.w	r3, r1, r3
 8009526:	041b      	lsls	r3, r3, #16
 8009528:	43db      	mvns	r3, r3
 800952a:	68f9      	ldr	r1, [r7, #12]
 800952c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009530:	4013      	ands	r3, r2
 8009532:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800953a:	69da      	ldr	r2, [r3, #28]
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	781b      	ldrb	r3, [r3, #0]
 8009540:	f003 030f 	and.w	r3, r3, #15
 8009544:	2101      	movs	r1, #1
 8009546:	fa01 f303 	lsl.w	r3, r1, r3
 800954a:	041b      	lsls	r3, r3, #16
 800954c:	43db      	mvns	r3, r3
 800954e:	68f9      	ldr	r1, [r7, #12]
 8009550:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009554:	4013      	ands	r3, r2
 8009556:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	015a      	lsls	r2, r3, #5
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	4413      	add	r3, r2
 8009560:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009564:	681a      	ldr	r2, [r3, #0]
 8009566:	68bb      	ldr	r3, [r7, #8]
 8009568:	0159      	lsls	r1, r3, #5
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	440b      	add	r3, r1
 800956e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009572:	4619      	mov	r1, r3
 8009574:	4b05      	ldr	r3, [pc, #20]	; (800958c <USB_DeactivateEndpoint+0x104>)
 8009576:	4013      	ands	r3, r2
 8009578:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800957a:	2300      	movs	r3, #0
}
 800957c:	4618      	mov	r0, r3
 800957e:	3714      	adds	r7, #20
 8009580:	46bd      	mov	sp, r7
 8009582:	bc80      	pop	{r7}
 8009584:	4770      	bx	lr
 8009586:	bf00      	nop
 8009588:	ec337800 	.word	0xec337800
 800958c:	eff37800 	.word	0xeff37800

08009590 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b08a      	sub	sp, #40	; 0x28
 8009594:	af02      	add	r7, sp, #8
 8009596:	60f8      	str	r0, [r7, #12]
 8009598:	60b9      	str	r1, [r7, #8]
 800959a:	4613      	mov	r3, r2
 800959c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	781b      	ldrb	r3, [r3, #0]
 80095a6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	785b      	ldrb	r3, [r3, #1]
 80095ac:	2b01      	cmp	r3, #1
 80095ae:	f040 815c 	bne.w	800986a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	695b      	ldr	r3, [r3, #20]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d132      	bne.n	8009620 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80095ba:	69bb      	ldr	r3, [r7, #24]
 80095bc:	015a      	lsls	r2, r3, #5
 80095be:	69fb      	ldr	r3, [r7, #28]
 80095c0:	4413      	add	r3, r2
 80095c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095c6:	691b      	ldr	r3, [r3, #16]
 80095c8:	69ba      	ldr	r2, [r7, #24]
 80095ca:	0151      	lsls	r1, r2, #5
 80095cc:	69fa      	ldr	r2, [r7, #28]
 80095ce:	440a      	add	r2, r1
 80095d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095d4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80095d8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80095dc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80095de:	69bb      	ldr	r3, [r7, #24]
 80095e0:	015a      	lsls	r2, r3, #5
 80095e2:	69fb      	ldr	r3, [r7, #28]
 80095e4:	4413      	add	r3, r2
 80095e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095ea:	691b      	ldr	r3, [r3, #16]
 80095ec:	69ba      	ldr	r2, [r7, #24]
 80095ee:	0151      	lsls	r1, r2, #5
 80095f0:	69fa      	ldr	r2, [r7, #28]
 80095f2:	440a      	add	r2, r1
 80095f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095f8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80095fc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80095fe:	69bb      	ldr	r3, [r7, #24]
 8009600:	015a      	lsls	r2, r3, #5
 8009602:	69fb      	ldr	r3, [r7, #28]
 8009604:	4413      	add	r3, r2
 8009606:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800960a:	691b      	ldr	r3, [r3, #16]
 800960c:	69ba      	ldr	r2, [r7, #24]
 800960e:	0151      	lsls	r1, r2, #5
 8009610:	69fa      	ldr	r2, [r7, #28]
 8009612:	440a      	add	r2, r1
 8009614:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009618:	0cdb      	lsrs	r3, r3, #19
 800961a:	04db      	lsls	r3, r3, #19
 800961c:	6113      	str	r3, [r2, #16]
 800961e:	e074      	b.n	800970a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009620:	69bb      	ldr	r3, [r7, #24]
 8009622:	015a      	lsls	r2, r3, #5
 8009624:	69fb      	ldr	r3, [r7, #28]
 8009626:	4413      	add	r3, r2
 8009628:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800962c:	691b      	ldr	r3, [r3, #16]
 800962e:	69ba      	ldr	r2, [r7, #24]
 8009630:	0151      	lsls	r1, r2, #5
 8009632:	69fa      	ldr	r2, [r7, #28]
 8009634:	440a      	add	r2, r1
 8009636:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800963a:	0cdb      	lsrs	r3, r3, #19
 800963c:	04db      	lsls	r3, r3, #19
 800963e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009640:	69bb      	ldr	r3, [r7, #24]
 8009642:	015a      	lsls	r2, r3, #5
 8009644:	69fb      	ldr	r3, [r7, #28]
 8009646:	4413      	add	r3, r2
 8009648:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800964c:	691b      	ldr	r3, [r3, #16]
 800964e:	69ba      	ldr	r2, [r7, #24]
 8009650:	0151      	lsls	r1, r2, #5
 8009652:	69fa      	ldr	r2, [r7, #28]
 8009654:	440a      	add	r2, r1
 8009656:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800965a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800965e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009662:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009664:	69bb      	ldr	r3, [r7, #24]
 8009666:	015a      	lsls	r2, r3, #5
 8009668:	69fb      	ldr	r3, [r7, #28]
 800966a:	4413      	add	r3, r2
 800966c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009670:	691a      	ldr	r2, [r3, #16]
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	6959      	ldr	r1, [r3, #20]
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	689b      	ldr	r3, [r3, #8]
 800967a:	440b      	add	r3, r1
 800967c:	1e59      	subs	r1, r3, #1
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	689b      	ldr	r3, [r3, #8]
 8009682:	fbb1 f3f3 	udiv	r3, r1, r3
 8009686:	04d9      	lsls	r1, r3, #19
 8009688:	4b9d      	ldr	r3, [pc, #628]	; (8009900 <USB_EPStartXfer+0x370>)
 800968a:	400b      	ands	r3, r1
 800968c:	69b9      	ldr	r1, [r7, #24]
 800968e:	0148      	lsls	r0, r1, #5
 8009690:	69f9      	ldr	r1, [r7, #28]
 8009692:	4401      	add	r1, r0
 8009694:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009698:	4313      	orrs	r3, r2
 800969a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800969c:	69bb      	ldr	r3, [r7, #24]
 800969e:	015a      	lsls	r2, r3, #5
 80096a0:	69fb      	ldr	r3, [r7, #28]
 80096a2:	4413      	add	r3, r2
 80096a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096a8:	691a      	ldr	r2, [r3, #16]
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	695b      	ldr	r3, [r3, #20]
 80096ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80096b2:	69b9      	ldr	r1, [r7, #24]
 80096b4:	0148      	lsls	r0, r1, #5
 80096b6:	69f9      	ldr	r1, [r7, #28]
 80096b8:	4401      	add	r1, r0
 80096ba:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80096be:	4313      	orrs	r3, r2
 80096c0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	78db      	ldrb	r3, [r3, #3]
 80096c6:	2b01      	cmp	r3, #1
 80096c8:	d11f      	bne.n	800970a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80096ca:	69bb      	ldr	r3, [r7, #24]
 80096cc:	015a      	lsls	r2, r3, #5
 80096ce:	69fb      	ldr	r3, [r7, #28]
 80096d0:	4413      	add	r3, r2
 80096d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096d6:	691b      	ldr	r3, [r3, #16]
 80096d8:	69ba      	ldr	r2, [r7, #24]
 80096da:	0151      	lsls	r1, r2, #5
 80096dc:	69fa      	ldr	r2, [r7, #28]
 80096de:	440a      	add	r2, r1
 80096e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096e4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80096e8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80096ea:	69bb      	ldr	r3, [r7, #24]
 80096ec:	015a      	lsls	r2, r3, #5
 80096ee:	69fb      	ldr	r3, [r7, #28]
 80096f0:	4413      	add	r3, r2
 80096f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096f6:	691b      	ldr	r3, [r3, #16]
 80096f8:	69ba      	ldr	r2, [r7, #24]
 80096fa:	0151      	lsls	r1, r2, #5
 80096fc:	69fa      	ldr	r2, [r7, #28]
 80096fe:	440a      	add	r2, r1
 8009700:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009704:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009708:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800970a:	79fb      	ldrb	r3, [r7, #7]
 800970c:	2b01      	cmp	r3, #1
 800970e:	d14b      	bne.n	80097a8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009710:	68bb      	ldr	r3, [r7, #8]
 8009712:	691b      	ldr	r3, [r3, #16]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d009      	beq.n	800972c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009718:	69bb      	ldr	r3, [r7, #24]
 800971a:	015a      	lsls	r2, r3, #5
 800971c:	69fb      	ldr	r3, [r7, #28]
 800971e:	4413      	add	r3, r2
 8009720:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009724:	461a      	mov	r2, r3
 8009726:	68bb      	ldr	r3, [r7, #8]
 8009728:	691b      	ldr	r3, [r3, #16]
 800972a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	78db      	ldrb	r3, [r3, #3]
 8009730:	2b01      	cmp	r3, #1
 8009732:	d128      	bne.n	8009786 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009734:	69fb      	ldr	r3, [r7, #28]
 8009736:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800973a:	689b      	ldr	r3, [r3, #8]
 800973c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009740:	2b00      	cmp	r3, #0
 8009742:	d110      	bne.n	8009766 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009744:	69bb      	ldr	r3, [r7, #24]
 8009746:	015a      	lsls	r2, r3, #5
 8009748:	69fb      	ldr	r3, [r7, #28]
 800974a:	4413      	add	r3, r2
 800974c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	69ba      	ldr	r2, [r7, #24]
 8009754:	0151      	lsls	r1, r2, #5
 8009756:	69fa      	ldr	r2, [r7, #28]
 8009758:	440a      	add	r2, r1
 800975a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800975e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009762:	6013      	str	r3, [r2, #0]
 8009764:	e00f      	b.n	8009786 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009766:	69bb      	ldr	r3, [r7, #24]
 8009768:	015a      	lsls	r2, r3, #5
 800976a:	69fb      	ldr	r3, [r7, #28]
 800976c:	4413      	add	r3, r2
 800976e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	69ba      	ldr	r2, [r7, #24]
 8009776:	0151      	lsls	r1, r2, #5
 8009778:	69fa      	ldr	r2, [r7, #28]
 800977a:	440a      	add	r2, r1
 800977c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009780:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009784:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009786:	69bb      	ldr	r3, [r7, #24]
 8009788:	015a      	lsls	r2, r3, #5
 800978a:	69fb      	ldr	r3, [r7, #28]
 800978c:	4413      	add	r3, r2
 800978e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	69ba      	ldr	r2, [r7, #24]
 8009796:	0151      	lsls	r1, r2, #5
 8009798:	69fa      	ldr	r2, [r7, #28]
 800979a:	440a      	add	r2, r1
 800979c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097a0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80097a4:	6013      	str	r3, [r2, #0]
 80097a6:	e12f      	b.n	8009a08 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80097a8:	69bb      	ldr	r3, [r7, #24]
 80097aa:	015a      	lsls	r2, r3, #5
 80097ac:	69fb      	ldr	r3, [r7, #28]
 80097ae:	4413      	add	r3, r2
 80097b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	69ba      	ldr	r2, [r7, #24]
 80097b8:	0151      	lsls	r1, r2, #5
 80097ba:	69fa      	ldr	r2, [r7, #28]
 80097bc:	440a      	add	r2, r1
 80097be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097c2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80097c6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80097c8:	68bb      	ldr	r3, [r7, #8]
 80097ca:	78db      	ldrb	r3, [r3, #3]
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d015      	beq.n	80097fc <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	695b      	ldr	r3, [r3, #20]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	f000 8117 	beq.w	8009a08 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80097da:	69fb      	ldr	r3, [r7, #28]
 80097dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	781b      	ldrb	r3, [r3, #0]
 80097e6:	f003 030f 	and.w	r3, r3, #15
 80097ea:	2101      	movs	r1, #1
 80097ec:	fa01 f303 	lsl.w	r3, r1, r3
 80097f0:	69f9      	ldr	r1, [r7, #28]
 80097f2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80097f6:	4313      	orrs	r3, r2
 80097f8:	634b      	str	r3, [r1, #52]	; 0x34
 80097fa:	e105      	b.n	8009a08 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80097fc:	69fb      	ldr	r3, [r7, #28]
 80097fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009802:	689b      	ldr	r3, [r3, #8]
 8009804:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009808:	2b00      	cmp	r3, #0
 800980a:	d110      	bne.n	800982e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800980c:	69bb      	ldr	r3, [r7, #24]
 800980e:	015a      	lsls	r2, r3, #5
 8009810:	69fb      	ldr	r3, [r7, #28]
 8009812:	4413      	add	r3, r2
 8009814:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	69ba      	ldr	r2, [r7, #24]
 800981c:	0151      	lsls	r1, r2, #5
 800981e:	69fa      	ldr	r2, [r7, #28]
 8009820:	440a      	add	r2, r1
 8009822:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009826:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800982a:	6013      	str	r3, [r2, #0]
 800982c:	e00f      	b.n	800984e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800982e:	69bb      	ldr	r3, [r7, #24]
 8009830:	015a      	lsls	r2, r3, #5
 8009832:	69fb      	ldr	r3, [r7, #28]
 8009834:	4413      	add	r3, r2
 8009836:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	69ba      	ldr	r2, [r7, #24]
 800983e:	0151      	lsls	r1, r2, #5
 8009840:	69fa      	ldr	r2, [r7, #28]
 8009842:	440a      	add	r2, r1
 8009844:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009848:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800984c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	68d9      	ldr	r1, [r3, #12]
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	781a      	ldrb	r2, [r3, #0]
 8009856:	68bb      	ldr	r3, [r7, #8]
 8009858:	695b      	ldr	r3, [r3, #20]
 800985a:	b298      	uxth	r0, r3
 800985c:	79fb      	ldrb	r3, [r7, #7]
 800985e:	9300      	str	r3, [sp, #0]
 8009860:	4603      	mov	r3, r0
 8009862:	68f8      	ldr	r0, [r7, #12]
 8009864:	f000 fa2a 	bl	8009cbc <USB_WritePacket>
 8009868:	e0ce      	b.n	8009a08 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800986a:	69bb      	ldr	r3, [r7, #24]
 800986c:	015a      	lsls	r2, r3, #5
 800986e:	69fb      	ldr	r3, [r7, #28]
 8009870:	4413      	add	r3, r2
 8009872:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009876:	691b      	ldr	r3, [r3, #16]
 8009878:	69ba      	ldr	r2, [r7, #24]
 800987a:	0151      	lsls	r1, r2, #5
 800987c:	69fa      	ldr	r2, [r7, #28]
 800987e:	440a      	add	r2, r1
 8009880:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009884:	0cdb      	lsrs	r3, r3, #19
 8009886:	04db      	lsls	r3, r3, #19
 8009888:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800988a:	69bb      	ldr	r3, [r7, #24]
 800988c:	015a      	lsls	r2, r3, #5
 800988e:	69fb      	ldr	r3, [r7, #28]
 8009890:	4413      	add	r3, r2
 8009892:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009896:	691b      	ldr	r3, [r3, #16]
 8009898:	69ba      	ldr	r2, [r7, #24]
 800989a:	0151      	lsls	r1, r2, #5
 800989c:	69fa      	ldr	r2, [r7, #28]
 800989e:	440a      	add	r2, r1
 80098a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098a4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80098a8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80098ac:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80098ae:	68bb      	ldr	r3, [r7, #8]
 80098b0:	695b      	ldr	r3, [r3, #20]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d126      	bne.n	8009904 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80098b6:	69bb      	ldr	r3, [r7, #24]
 80098b8:	015a      	lsls	r2, r3, #5
 80098ba:	69fb      	ldr	r3, [r7, #28]
 80098bc:	4413      	add	r3, r2
 80098be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098c2:	691a      	ldr	r2, [r3, #16]
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	689b      	ldr	r3, [r3, #8]
 80098c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80098cc:	69b9      	ldr	r1, [r7, #24]
 80098ce:	0148      	lsls	r0, r1, #5
 80098d0:	69f9      	ldr	r1, [r7, #28]
 80098d2:	4401      	add	r1, r0
 80098d4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80098d8:	4313      	orrs	r3, r2
 80098da:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80098dc:	69bb      	ldr	r3, [r7, #24]
 80098de:	015a      	lsls	r2, r3, #5
 80098e0:	69fb      	ldr	r3, [r7, #28]
 80098e2:	4413      	add	r3, r2
 80098e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098e8:	691b      	ldr	r3, [r3, #16]
 80098ea:	69ba      	ldr	r2, [r7, #24]
 80098ec:	0151      	lsls	r1, r2, #5
 80098ee:	69fa      	ldr	r2, [r7, #28]
 80098f0:	440a      	add	r2, r1
 80098f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098f6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80098fa:	6113      	str	r3, [r2, #16]
 80098fc:	e036      	b.n	800996c <USB_EPStartXfer+0x3dc>
 80098fe:	bf00      	nop
 8009900:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	695a      	ldr	r2, [r3, #20]
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	689b      	ldr	r3, [r3, #8]
 800990c:	4413      	add	r3, r2
 800990e:	1e5a      	subs	r2, r3, #1
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	689b      	ldr	r3, [r3, #8]
 8009914:	fbb2 f3f3 	udiv	r3, r2, r3
 8009918:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800991a:	69bb      	ldr	r3, [r7, #24]
 800991c:	015a      	lsls	r2, r3, #5
 800991e:	69fb      	ldr	r3, [r7, #28]
 8009920:	4413      	add	r3, r2
 8009922:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009926:	691a      	ldr	r2, [r3, #16]
 8009928:	8afb      	ldrh	r3, [r7, #22]
 800992a:	04d9      	lsls	r1, r3, #19
 800992c:	4b39      	ldr	r3, [pc, #228]	; (8009a14 <USB_EPStartXfer+0x484>)
 800992e:	400b      	ands	r3, r1
 8009930:	69b9      	ldr	r1, [r7, #24]
 8009932:	0148      	lsls	r0, r1, #5
 8009934:	69f9      	ldr	r1, [r7, #28]
 8009936:	4401      	add	r1, r0
 8009938:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800993c:	4313      	orrs	r3, r2
 800993e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8009940:	69bb      	ldr	r3, [r7, #24]
 8009942:	015a      	lsls	r2, r3, #5
 8009944:	69fb      	ldr	r3, [r7, #28]
 8009946:	4413      	add	r3, r2
 8009948:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800994c:	691a      	ldr	r2, [r3, #16]
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	689b      	ldr	r3, [r3, #8]
 8009952:	8af9      	ldrh	r1, [r7, #22]
 8009954:	fb01 f303 	mul.w	r3, r1, r3
 8009958:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800995c:	69b9      	ldr	r1, [r7, #24]
 800995e:	0148      	lsls	r0, r1, #5
 8009960:	69f9      	ldr	r1, [r7, #28]
 8009962:	4401      	add	r1, r0
 8009964:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009968:	4313      	orrs	r3, r2
 800996a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800996c:	79fb      	ldrb	r3, [r7, #7]
 800996e:	2b01      	cmp	r3, #1
 8009970:	d10d      	bne.n	800998e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009972:	68bb      	ldr	r3, [r7, #8]
 8009974:	68db      	ldr	r3, [r3, #12]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d009      	beq.n	800998e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	68d9      	ldr	r1, [r3, #12]
 800997e:	69bb      	ldr	r3, [r7, #24]
 8009980:	015a      	lsls	r2, r3, #5
 8009982:	69fb      	ldr	r3, [r7, #28]
 8009984:	4413      	add	r3, r2
 8009986:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800998a:	460a      	mov	r2, r1
 800998c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	78db      	ldrb	r3, [r3, #3]
 8009992:	2b01      	cmp	r3, #1
 8009994:	d128      	bne.n	80099e8 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009996:	69fb      	ldr	r3, [r7, #28]
 8009998:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800999c:	689b      	ldr	r3, [r3, #8]
 800999e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d110      	bne.n	80099c8 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80099a6:	69bb      	ldr	r3, [r7, #24]
 80099a8:	015a      	lsls	r2, r3, #5
 80099aa:	69fb      	ldr	r3, [r7, #28]
 80099ac:	4413      	add	r3, r2
 80099ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	69ba      	ldr	r2, [r7, #24]
 80099b6:	0151      	lsls	r1, r2, #5
 80099b8:	69fa      	ldr	r2, [r7, #28]
 80099ba:	440a      	add	r2, r1
 80099bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80099c0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80099c4:	6013      	str	r3, [r2, #0]
 80099c6:	e00f      	b.n	80099e8 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80099c8:	69bb      	ldr	r3, [r7, #24]
 80099ca:	015a      	lsls	r2, r3, #5
 80099cc:	69fb      	ldr	r3, [r7, #28]
 80099ce:	4413      	add	r3, r2
 80099d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	69ba      	ldr	r2, [r7, #24]
 80099d8:	0151      	lsls	r1, r2, #5
 80099da:	69fa      	ldr	r2, [r7, #28]
 80099dc:	440a      	add	r2, r1
 80099de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80099e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80099e6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80099e8:	69bb      	ldr	r3, [r7, #24]
 80099ea:	015a      	lsls	r2, r3, #5
 80099ec:	69fb      	ldr	r3, [r7, #28]
 80099ee:	4413      	add	r3, r2
 80099f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	69ba      	ldr	r2, [r7, #24]
 80099f8:	0151      	lsls	r1, r2, #5
 80099fa:	69fa      	ldr	r2, [r7, #28]
 80099fc:	440a      	add	r2, r1
 80099fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a02:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009a06:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009a08:	2300      	movs	r3, #0
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3720      	adds	r7, #32
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}
 8009a12:	bf00      	nop
 8009a14:	1ff80000 	.word	0x1ff80000

08009a18 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009a18:	b480      	push	{r7}
 8009a1a:	b087      	sub	sp, #28
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	60f8      	str	r0, [r7, #12]
 8009a20:	60b9      	str	r1, [r7, #8]
 8009a22:	4613      	mov	r3, r2
 8009a24:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8009a2a:	68bb      	ldr	r3, [r7, #8]
 8009a2c:	781b      	ldrb	r3, [r3, #0]
 8009a2e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009a30:	68bb      	ldr	r3, [r7, #8]
 8009a32:	785b      	ldrb	r3, [r3, #1]
 8009a34:	2b01      	cmp	r3, #1
 8009a36:	f040 80cd 	bne.w	8009bd4 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	695b      	ldr	r3, [r3, #20]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d132      	bne.n	8009aa8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009a42:	693b      	ldr	r3, [r7, #16]
 8009a44:	015a      	lsls	r2, r3, #5
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	4413      	add	r3, r2
 8009a4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a4e:	691b      	ldr	r3, [r3, #16]
 8009a50:	693a      	ldr	r2, [r7, #16]
 8009a52:	0151      	lsls	r1, r2, #5
 8009a54:	697a      	ldr	r2, [r7, #20]
 8009a56:	440a      	add	r2, r1
 8009a58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a5c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009a60:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009a64:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	015a      	lsls	r2, r3, #5
 8009a6a:	697b      	ldr	r3, [r7, #20]
 8009a6c:	4413      	add	r3, r2
 8009a6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a72:	691b      	ldr	r3, [r3, #16]
 8009a74:	693a      	ldr	r2, [r7, #16]
 8009a76:	0151      	lsls	r1, r2, #5
 8009a78:	697a      	ldr	r2, [r7, #20]
 8009a7a:	440a      	add	r2, r1
 8009a7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a80:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009a84:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009a86:	693b      	ldr	r3, [r7, #16]
 8009a88:	015a      	lsls	r2, r3, #5
 8009a8a:	697b      	ldr	r3, [r7, #20]
 8009a8c:	4413      	add	r3, r2
 8009a8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a92:	691b      	ldr	r3, [r3, #16]
 8009a94:	693a      	ldr	r2, [r7, #16]
 8009a96:	0151      	lsls	r1, r2, #5
 8009a98:	697a      	ldr	r2, [r7, #20]
 8009a9a:	440a      	add	r2, r1
 8009a9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009aa0:	0cdb      	lsrs	r3, r3, #19
 8009aa2:	04db      	lsls	r3, r3, #19
 8009aa4:	6113      	str	r3, [r2, #16]
 8009aa6:	e04e      	b.n	8009b46 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009aa8:	693b      	ldr	r3, [r7, #16]
 8009aaa:	015a      	lsls	r2, r3, #5
 8009aac:	697b      	ldr	r3, [r7, #20]
 8009aae:	4413      	add	r3, r2
 8009ab0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ab4:	691b      	ldr	r3, [r3, #16]
 8009ab6:	693a      	ldr	r2, [r7, #16]
 8009ab8:	0151      	lsls	r1, r2, #5
 8009aba:	697a      	ldr	r2, [r7, #20]
 8009abc:	440a      	add	r2, r1
 8009abe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ac2:	0cdb      	lsrs	r3, r3, #19
 8009ac4:	04db      	lsls	r3, r3, #19
 8009ac6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009ac8:	693b      	ldr	r3, [r7, #16]
 8009aca:	015a      	lsls	r2, r3, #5
 8009acc:	697b      	ldr	r3, [r7, #20]
 8009ace:	4413      	add	r3, r2
 8009ad0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ad4:	691b      	ldr	r3, [r3, #16]
 8009ad6:	693a      	ldr	r2, [r7, #16]
 8009ad8:	0151      	lsls	r1, r2, #5
 8009ada:	697a      	ldr	r2, [r7, #20]
 8009adc:	440a      	add	r2, r1
 8009ade:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ae2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009ae6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009aea:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8009aec:	68bb      	ldr	r3, [r7, #8]
 8009aee:	695a      	ldr	r2, [r3, #20]
 8009af0:	68bb      	ldr	r3, [r7, #8]
 8009af2:	689b      	ldr	r3, [r3, #8]
 8009af4:	429a      	cmp	r2, r3
 8009af6:	d903      	bls.n	8009b00 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	689a      	ldr	r2, [r3, #8]
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009b00:	693b      	ldr	r3, [r7, #16]
 8009b02:	015a      	lsls	r2, r3, #5
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	4413      	add	r3, r2
 8009b08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b0c:	691b      	ldr	r3, [r3, #16]
 8009b0e:	693a      	ldr	r2, [r7, #16]
 8009b10:	0151      	lsls	r1, r2, #5
 8009b12:	697a      	ldr	r2, [r7, #20]
 8009b14:	440a      	add	r2, r1
 8009b16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b1a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009b1e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	015a      	lsls	r2, r3, #5
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	4413      	add	r3, r2
 8009b28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b2c:	691a      	ldr	r2, [r3, #16]
 8009b2e:	68bb      	ldr	r3, [r7, #8]
 8009b30:	695b      	ldr	r3, [r3, #20]
 8009b32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b36:	6939      	ldr	r1, [r7, #16]
 8009b38:	0148      	lsls	r0, r1, #5
 8009b3a:	6979      	ldr	r1, [r7, #20]
 8009b3c:	4401      	add	r1, r0
 8009b3e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009b42:	4313      	orrs	r3, r2
 8009b44:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009b46:	79fb      	ldrb	r3, [r7, #7]
 8009b48:	2b01      	cmp	r3, #1
 8009b4a:	d11e      	bne.n	8009b8a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009b4c:	68bb      	ldr	r3, [r7, #8]
 8009b4e:	691b      	ldr	r3, [r3, #16]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d009      	beq.n	8009b68 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009b54:	693b      	ldr	r3, [r7, #16]
 8009b56:	015a      	lsls	r2, r3, #5
 8009b58:	697b      	ldr	r3, [r7, #20]
 8009b5a:	4413      	add	r3, r2
 8009b5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b60:	461a      	mov	r2, r3
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	691b      	ldr	r3, [r3, #16]
 8009b66:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009b68:	693b      	ldr	r3, [r7, #16]
 8009b6a:	015a      	lsls	r2, r3, #5
 8009b6c:	697b      	ldr	r3, [r7, #20]
 8009b6e:	4413      	add	r3, r2
 8009b70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	693a      	ldr	r2, [r7, #16]
 8009b78:	0151      	lsls	r1, r2, #5
 8009b7a:	697a      	ldr	r2, [r7, #20]
 8009b7c:	440a      	add	r2, r1
 8009b7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b82:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009b86:	6013      	str	r3, [r2, #0]
 8009b88:	e092      	b.n	8009cb0 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009b8a:	693b      	ldr	r3, [r7, #16]
 8009b8c:	015a      	lsls	r2, r3, #5
 8009b8e:	697b      	ldr	r3, [r7, #20]
 8009b90:	4413      	add	r3, r2
 8009b92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	693a      	ldr	r2, [r7, #16]
 8009b9a:	0151      	lsls	r1, r2, #5
 8009b9c:	697a      	ldr	r2, [r7, #20]
 8009b9e:	440a      	add	r2, r1
 8009ba0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ba4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009ba8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	695b      	ldr	r3, [r3, #20]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d07e      	beq.n	8009cb0 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009bb2:	697b      	ldr	r3, [r7, #20]
 8009bb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009bba:	68bb      	ldr	r3, [r7, #8]
 8009bbc:	781b      	ldrb	r3, [r3, #0]
 8009bbe:	f003 030f 	and.w	r3, r3, #15
 8009bc2:	2101      	movs	r1, #1
 8009bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8009bc8:	6979      	ldr	r1, [r7, #20]
 8009bca:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009bce:	4313      	orrs	r3, r2
 8009bd0:	634b      	str	r3, [r1, #52]	; 0x34
 8009bd2:	e06d      	b.n	8009cb0 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009bd4:	693b      	ldr	r3, [r7, #16]
 8009bd6:	015a      	lsls	r2, r3, #5
 8009bd8:	697b      	ldr	r3, [r7, #20]
 8009bda:	4413      	add	r3, r2
 8009bdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009be0:	691b      	ldr	r3, [r3, #16]
 8009be2:	693a      	ldr	r2, [r7, #16]
 8009be4:	0151      	lsls	r1, r2, #5
 8009be6:	697a      	ldr	r2, [r7, #20]
 8009be8:	440a      	add	r2, r1
 8009bea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009bee:	0cdb      	lsrs	r3, r3, #19
 8009bf0:	04db      	lsls	r3, r3, #19
 8009bf2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009bf4:	693b      	ldr	r3, [r7, #16]
 8009bf6:	015a      	lsls	r2, r3, #5
 8009bf8:	697b      	ldr	r3, [r7, #20]
 8009bfa:	4413      	add	r3, r2
 8009bfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c00:	691b      	ldr	r3, [r3, #16]
 8009c02:	693a      	ldr	r2, [r7, #16]
 8009c04:	0151      	lsls	r1, r2, #5
 8009c06:	697a      	ldr	r2, [r7, #20]
 8009c08:	440a      	add	r2, r1
 8009c0a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c0e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009c12:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009c16:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8009c18:	68bb      	ldr	r3, [r7, #8]
 8009c1a:	695b      	ldr	r3, [r3, #20]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d003      	beq.n	8009c28 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	689a      	ldr	r2, [r3, #8]
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009c28:	693b      	ldr	r3, [r7, #16]
 8009c2a:	015a      	lsls	r2, r3, #5
 8009c2c:	697b      	ldr	r3, [r7, #20]
 8009c2e:	4413      	add	r3, r2
 8009c30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c34:	691b      	ldr	r3, [r3, #16]
 8009c36:	693a      	ldr	r2, [r7, #16]
 8009c38:	0151      	lsls	r1, r2, #5
 8009c3a:	697a      	ldr	r2, [r7, #20]
 8009c3c:	440a      	add	r2, r1
 8009c3e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c42:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009c46:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8009c48:	693b      	ldr	r3, [r7, #16]
 8009c4a:	015a      	lsls	r2, r3, #5
 8009c4c:	697b      	ldr	r3, [r7, #20]
 8009c4e:	4413      	add	r3, r2
 8009c50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c54:	691a      	ldr	r2, [r3, #16]
 8009c56:	68bb      	ldr	r3, [r7, #8]
 8009c58:	689b      	ldr	r3, [r3, #8]
 8009c5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c5e:	6939      	ldr	r1, [r7, #16]
 8009c60:	0148      	lsls	r0, r1, #5
 8009c62:	6979      	ldr	r1, [r7, #20]
 8009c64:	4401      	add	r1, r0
 8009c66:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8009c6e:	79fb      	ldrb	r3, [r7, #7]
 8009c70:	2b01      	cmp	r3, #1
 8009c72:	d10d      	bne.n	8009c90 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	68db      	ldr	r3, [r3, #12]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d009      	beq.n	8009c90 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	68d9      	ldr	r1, [r3, #12]
 8009c80:	693b      	ldr	r3, [r7, #16]
 8009c82:	015a      	lsls	r2, r3, #5
 8009c84:	697b      	ldr	r3, [r7, #20]
 8009c86:	4413      	add	r3, r2
 8009c88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c8c:	460a      	mov	r2, r1
 8009c8e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009c90:	693b      	ldr	r3, [r7, #16]
 8009c92:	015a      	lsls	r2, r3, #5
 8009c94:	697b      	ldr	r3, [r7, #20]
 8009c96:	4413      	add	r3, r2
 8009c98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	693a      	ldr	r2, [r7, #16]
 8009ca0:	0151      	lsls	r1, r2, #5
 8009ca2:	697a      	ldr	r2, [r7, #20]
 8009ca4:	440a      	add	r2, r1
 8009ca6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009caa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009cae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009cb0:	2300      	movs	r3, #0
}
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	371c      	adds	r7, #28
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	bc80      	pop	{r7}
 8009cba:	4770      	bx	lr

08009cbc <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	b089      	sub	sp, #36	; 0x24
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	60f8      	str	r0, [r7, #12]
 8009cc4:	60b9      	str	r1, [r7, #8]
 8009cc6:	4611      	mov	r1, r2
 8009cc8:	461a      	mov	r2, r3
 8009cca:	460b      	mov	r3, r1
 8009ccc:	71fb      	strb	r3, [r7, #7]
 8009cce:	4613      	mov	r3, r2
 8009cd0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8009cda:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d11a      	bne.n	8009d18 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009ce2:	88bb      	ldrh	r3, [r7, #4]
 8009ce4:	3303      	adds	r3, #3
 8009ce6:	089b      	lsrs	r3, r3, #2
 8009ce8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009cea:	2300      	movs	r3, #0
 8009cec:	61bb      	str	r3, [r7, #24]
 8009cee:	e00f      	b.n	8009d10 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009cf0:	79fb      	ldrb	r3, [r7, #7]
 8009cf2:	031a      	lsls	r2, r3, #12
 8009cf4:	697b      	ldr	r3, [r7, #20]
 8009cf6:	4413      	add	r3, r2
 8009cf8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009cfc:	461a      	mov	r2, r3
 8009cfe:	69fb      	ldr	r3, [r7, #28]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009d04:	69fb      	ldr	r3, [r7, #28]
 8009d06:	3304      	adds	r3, #4
 8009d08:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009d0a:	69bb      	ldr	r3, [r7, #24]
 8009d0c:	3301      	adds	r3, #1
 8009d0e:	61bb      	str	r3, [r7, #24]
 8009d10:	69ba      	ldr	r2, [r7, #24]
 8009d12:	693b      	ldr	r3, [r7, #16]
 8009d14:	429a      	cmp	r2, r3
 8009d16:	d3eb      	bcc.n	8009cf0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009d18:	2300      	movs	r3, #0
}
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	3724      	adds	r7, #36	; 0x24
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bc80      	pop	{r7}
 8009d22:	4770      	bx	lr

08009d24 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009d24:	b480      	push	{r7}
 8009d26:	b089      	sub	sp, #36	; 0x24
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	60f8      	str	r0, [r7, #12]
 8009d2c:	60b9      	str	r1, [r7, #8]
 8009d2e:	4613      	mov	r3, r2
 8009d30:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8009d36:	68bb      	ldr	r3, [r7, #8]
 8009d38:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8009d3a:	88fb      	ldrh	r3, [r7, #6]
 8009d3c:	3303      	adds	r3, #3
 8009d3e:	089b      	lsrs	r3, r3, #2
 8009d40:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8009d42:	2300      	movs	r3, #0
 8009d44:	61bb      	str	r3, [r7, #24]
 8009d46:	e00b      	b.n	8009d60 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009d48:	697b      	ldr	r3, [r7, #20]
 8009d4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d4e:	681a      	ldr	r2, [r3, #0]
 8009d50:	69fb      	ldr	r3, [r7, #28]
 8009d52:	601a      	str	r2, [r3, #0]
    pDest++;
 8009d54:	69fb      	ldr	r3, [r7, #28]
 8009d56:	3304      	adds	r3, #4
 8009d58:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8009d5a:	69bb      	ldr	r3, [r7, #24]
 8009d5c:	3301      	adds	r3, #1
 8009d5e:	61bb      	str	r3, [r7, #24]
 8009d60:	69ba      	ldr	r2, [r7, #24]
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	429a      	cmp	r2, r3
 8009d66:	d3ef      	bcc.n	8009d48 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8009d68:	69fb      	ldr	r3, [r7, #28]
}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	3724      	adds	r7, #36	; 0x24
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	bc80      	pop	{r7}
 8009d72:	4770      	bx	lr

08009d74 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b085      	sub	sp, #20
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
 8009d7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	781b      	ldrb	r3, [r3, #0]
 8009d86:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	785b      	ldrb	r3, [r3, #1]
 8009d8c:	2b01      	cmp	r3, #1
 8009d8e:	d12c      	bne.n	8009dea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	015a      	lsls	r2, r3, #5
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	4413      	add	r3, r2
 8009d98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	db12      	blt.n	8009dc8 <USB_EPSetStall+0x54>
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d00f      	beq.n	8009dc8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	015a      	lsls	r2, r3, #5
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	4413      	add	r3, r2
 8009db0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	68ba      	ldr	r2, [r7, #8]
 8009db8:	0151      	lsls	r1, r2, #5
 8009dba:	68fa      	ldr	r2, [r7, #12]
 8009dbc:	440a      	add	r2, r1
 8009dbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009dc2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009dc6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	015a      	lsls	r2, r3, #5
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	4413      	add	r3, r2
 8009dd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	68ba      	ldr	r2, [r7, #8]
 8009dd8:	0151      	lsls	r1, r2, #5
 8009dda:	68fa      	ldr	r2, [r7, #12]
 8009ddc:	440a      	add	r2, r1
 8009dde:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009de2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009de6:	6013      	str	r3, [r2, #0]
 8009de8:	e02b      	b.n	8009e42 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009dea:	68bb      	ldr	r3, [r7, #8]
 8009dec:	015a      	lsls	r2, r3, #5
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	4413      	add	r3, r2
 8009df2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	db12      	blt.n	8009e22 <USB_EPSetStall+0xae>
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d00f      	beq.n	8009e22 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009e02:	68bb      	ldr	r3, [r7, #8]
 8009e04:	015a      	lsls	r2, r3, #5
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	4413      	add	r3, r2
 8009e0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	68ba      	ldr	r2, [r7, #8]
 8009e12:	0151      	lsls	r1, r2, #5
 8009e14:	68fa      	ldr	r2, [r7, #12]
 8009e16:	440a      	add	r2, r1
 8009e18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e1c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009e20:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009e22:	68bb      	ldr	r3, [r7, #8]
 8009e24:	015a      	lsls	r2, r3, #5
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	4413      	add	r3, r2
 8009e2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	68ba      	ldr	r2, [r7, #8]
 8009e32:	0151      	lsls	r1, r2, #5
 8009e34:	68fa      	ldr	r2, [r7, #12]
 8009e36:	440a      	add	r2, r1
 8009e38:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009e40:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009e42:	2300      	movs	r3, #0
}
 8009e44:	4618      	mov	r0, r3
 8009e46:	3714      	adds	r7, #20
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	bc80      	pop	{r7}
 8009e4c:	4770      	bx	lr

08009e4e <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009e4e:	b480      	push	{r7}
 8009e50:	b085      	sub	sp, #20
 8009e52:	af00      	add	r7, sp, #0
 8009e54:	6078      	str	r0, [r7, #4]
 8009e56:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	781b      	ldrb	r3, [r3, #0]
 8009e60:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	785b      	ldrb	r3, [r3, #1]
 8009e66:	2b01      	cmp	r3, #1
 8009e68:	d128      	bne.n	8009ebc <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009e6a:	68bb      	ldr	r3, [r7, #8]
 8009e6c:	015a      	lsls	r2, r3, #5
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	4413      	add	r3, r2
 8009e72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	68ba      	ldr	r2, [r7, #8]
 8009e7a:	0151      	lsls	r1, r2, #5
 8009e7c:	68fa      	ldr	r2, [r7, #12]
 8009e7e:	440a      	add	r2, r1
 8009e80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e84:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009e88:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	78db      	ldrb	r3, [r3, #3]
 8009e8e:	2b03      	cmp	r3, #3
 8009e90:	d003      	beq.n	8009e9a <USB_EPClearStall+0x4c>
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	78db      	ldrb	r3, [r3, #3]
 8009e96:	2b02      	cmp	r3, #2
 8009e98:	d138      	bne.n	8009f0c <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	015a      	lsls	r2, r3, #5
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	4413      	add	r3, r2
 8009ea2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	68ba      	ldr	r2, [r7, #8]
 8009eaa:	0151      	lsls	r1, r2, #5
 8009eac:	68fa      	ldr	r2, [r7, #12]
 8009eae:	440a      	add	r2, r1
 8009eb0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009eb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009eb8:	6013      	str	r3, [r2, #0]
 8009eba:	e027      	b.n	8009f0c <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	015a      	lsls	r2, r3, #5
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	4413      	add	r3, r2
 8009ec4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	68ba      	ldr	r2, [r7, #8]
 8009ecc:	0151      	lsls	r1, r2, #5
 8009ece:	68fa      	ldr	r2, [r7, #12]
 8009ed0:	440a      	add	r2, r1
 8009ed2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ed6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009eda:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	78db      	ldrb	r3, [r3, #3]
 8009ee0:	2b03      	cmp	r3, #3
 8009ee2:	d003      	beq.n	8009eec <USB_EPClearStall+0x9e>
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	78db      	ldrb	r3, [r3, #3]
 8009ee8:	2b02      	cmp	r3, #2
 8009eea:	d10f      	bne.n	8009f0c <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009eec:	68bb      	ldr	r3, [r7, #8]
 8009eee:	015a      	lsls	r2, r3, #5
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	4413      	add	r3, r2
 8009ef4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	68ba      	ldr	r2, [r7, #8]
 8009efc:	0151      	lsls	r1, r2, #5
 8009efe:	68fa      	ldr	r2, [r7, #12]
 8009f00:	440a      	add	r2, r1
 8009f02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009f0a:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009f0c:	2300      	movs	r3, #0
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	3714      	adds	r7, #20
 8009f12:	46bd      	mov	sp, r7
 8009f14:	bc80      	pop	{r7}
 8009f16:	4770      	bx	lr

08009f18 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009f18:	b480      	push	{r7}
 8009f1a:	b085      	sub	sp, #20
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	460b      	mov	r3, r1
 8009f22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	68fa      	ldr	r2, [r7, #12]
 8009f32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009f36:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009f3a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f42:	681a      	ldr	r2, [r3, #0]
 8009f44:	78fb      	ldrb	r3, [r7, #3]
 8009f46:	011b      	lsls	r3, r3, #4
 8009f48:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009f4c:	68f9      	ldr	r1, [r7, #12]
 8009f4e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009f52:	4313      	orrs	r3, r2
 8009f54:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009f56:	2300      	movs	r3, #0
}
 8009f58:	4618      	mov	r0, r3
 8009f5a:	3714      	adds	r7, #20
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	bc80      	pop	{r7}
 8009f60:	4770      	bx	lr

08009f62 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009f62:	b580      	push	{r7, lr}
 8009f64:	b084      	sub	sp, #16
 8009f66:	af00      	add	r7, sp, #0
 8009f68:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f74:	685b      	ldr	r3, [r3, #4]
 8009f76:	68fa      	ldr	r2, [r7, #12]
 8009f78:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009f7c:	f023 0302 	bic.w	r3, r3, #2
 8009f80:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8009f82:	2003      	movs	r0, #3
 8009f84:	f7f7 fde8 	bl	8001b58 <HAL_Delay>

  return HAL_OK;
 8009f88:	2300      	movs	r3, #0
}
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	3710      	adds	r7, #16
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd80      	pop	{r7, pc}

08009f92 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009f92:	b580      	push	{r7, lr}
 8009f94:	b084      	sub	sp, #16
 8009f96:	af00      	add	r7, sp, #0
 8009f98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fa4:	685b      	ldr	r3, [r3, #4]
 8009fa6:	68fa      	ldr	r2, [r7, #12]
 8009fa8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009fac:	f043 0302 	orr.w	r3, r3, #2
 8009fb0:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8009fb2:	2003      	movs	r0, #3
 8009fb4:	f7f7 fdd0 	bl	8001b58 <HAL_Delay>

  return HAL_OK;
 8009fb8:	2300      	movs	r3, #0
}
 8009fba:	4618      	mov	r0, r3
 8009fbc:	3710      	adds	r7, #16
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	bd80      	pop	{r7, pc}

08009fc2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009fc2:	b480      	push	{r7}
 8009fc4:	b085      	sub	sp, #20
 8009fc6:	af00      	add	r7, sp, #0
 8009fc8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	695b      	ldr	r3, [r3, #20]
 8009fce:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	699b      	ldr	r3, [r3, #24]
 8009fd4:	68fa      	ldr	r2, [r7, #12]
 8009fd6:	4013      	ands	r3, r2
 8009fd8:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009fda:	68fb      	ldr	r3, [r7, #12]
}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	3714      	adds	r7, #20
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bc80      	pop	{r7}
 8009fe4:	4770      	bx	lr

08009fe6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009fe6:	b480      	push	{r7}
 8009fe8:	b085      	sub	sp, #20
 8009fea:	af00      	add	r7, sp, #0
 8009fec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ff8:	699b      	ldr	r3, [r3, #24]
 8009ffa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a002:	69db      	ldr	r3, [r3, #28]
 800a004:	68ba      	ldr	r2, [r7, #8]
 800a006:	4013      	ands	r3, r2
 800a008:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	0c1b      	lsrs	r3, r3, #16
}
 800a00e:	4618      	mov	r0, r3
 800a010:	3714      	adds	r7, #20
 800a012:	46bd      	mov	sp, r7
 800a014:	bc80      	pop	{r7}
 800a016:	4770      	bx	lr

0800a018 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a018:	b480      	push	{r7}
 800a01a:	b085      	sub	sp, #20
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a02a:	699b      	ldr	r3, [r3, #24]
 800a02c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a034:	69db      	ldr	r3, [r3, #28]
 800a036:	68ba      	ldr	r2, [r7, #8]
 800a038:	4013      	ands	r3, r2
 800a03a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	b29b      	uxth	r3, r3
}
 800a040:	4618      	mov	r0, r3
 800a042:	3714      	adds	r7, #20
 800a044:	46bd      	mov	sp, r7
 800a046:	bc80      	pop	{r7}
 800a048:	4770      	bx	lr

0800a04a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a04a:	b480      	push	{r7}
 800a04c:	b085      	sub	sp, #20
 800a04e:	af00      	add	r7, sp, #0
 800a050:	6078      	str	r0, [r7, #4]
 800a052:	460b      	mov	r3, r1
 800a054:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a05a:	78fb      	ldrb	r3, [r7, #3]
 800a05c:	015a      	lsls	r2, r3, #5
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	4413      	add	r3, r2
 800a062:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a066:	689b      	ldr	r3, [r3, #8]
 800a068:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a070:	695b      	ldr	r3, [r3, #20]
 800a072:	68ba      	ldr	r2, [r7, #8]
 800a074:	4013      	ands	r3, r2
 800a076:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a078:	68bb      	ldr	r3, [r7, #8]
}
 800a07a:	4618      	mov	r0, r3
 800a07c:	3714      	adds	r7, #20
 800a07e:	46bd      	mov	sp, r7
 800a080:	bc80      	pop	{r7}
 800a082:	4770      	bx	lr

0800a084 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a084:	b480      	push	{r7}
 800a086:	b087      	sub	sp, #28
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
 800a08c:	460b      	mov	r3, r1
 800a08e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a094:	697b      	ldr	r3, [r7, #20]
 800a096:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a09a:	691b      	ldr	r3, [r3, #16]
 800a09c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a09e:	697b      	ldr	r3, [r7, #20]
 800a0a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0a6:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a0a8:	78fb      	ldrb	r3, [r7, #3]
 800a0aa:	f003 030f 	and.w	r3, r3, #15
 800a0ae:	68fa      	ldr	r2, [r7, #12]
 800a0b0:	fa22 f303 	lsr.w	r3, r2, r3
 800a0b4:	01db      	lsls	r3, r3, #7
 800a0b6:	b2db      	uxtb	r3, r3
 800a0b8:	693a      	ldr	r2, [r7, #16]
 800a0ba:	4313      	orrs	r3, r2
 800a0bc:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a0be:	78fb      	ldrb	r3, [r7, #3]
 800a0c0:	015a      	lsls	r2, r3, #5
 800a0c2:	697b      	ldr	r3, [r7, #20]
 800a0c4:	4413      	add	r3, r2
 800a0c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0ca:	689b      	ldr	r3, [r3, #8]
 800a0cc:	693a      	ldr	r2, [r7, #16]
 800a0ce:	4013      	ands	r3, r2
 800a0d0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a0d2:	68bb      	ldr	r3, [r7, #8]
}
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	371c      	adds	r7, #28
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	bc80      	pop	{r7}
 800a0dc:	4770      	bx	lr

0800a0de <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a0de:	b480      	push	{r7}
 800a0e0:	b083      	sub	sp, #12
 800a0e2:	af00      	add	r7, sp, #0
 800a0e4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	695b      	ldr	r3, [r3, #20]
 800a0ea:	f003 0301 	and.w	r3, r3, #1
}
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	370c      	adds	r7, #12
 800a0f2:	46bd      	mov	sp, r7
 800a0f4:	bc80      	pop	{r7}
 800a0f6:	4770      	bx	lr

0800a0f8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800a0f8:	b480      	push	{r7}
 800a0fa:	b085      	sub	sp, #20
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	68fa      	ldr	r2, [r7, #12]
 800a10e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a112:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800a116:	f023 0307 	bic.w	r3, r3, #7
 800a11a:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a122:	689b      	ldr	r3, [r3, #8]
 800a124:	f003 0306 	and.w	r3, r3, #6
 800a128:	2b04      	cmp	r3, #4
 800a12a:	d109      	bne.n	800a140 <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	68fa      	ldr	r2, [r7, #12]
 800a136:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a13a:	f043 0303 	orr.w	r3, r3, #3
 800a13e:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a146:	685b      	ldr	r3, [r3, #4]
 800a148:	68fa      	ldr	r2, [r7, #12]
 800a14a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a14e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a152:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a154:	2300      	movs	r3, #0
}
 800a156:	4618      	mov	r0, r3
 800a158:	3714      	adds	r7, #20
 800a15a:	46bd      	mov	sp, r7
 800a15c:	bc80      	pop	{r7}
 800a15e:	4770      	bx	lr

0800a160 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800a160:	b480      	push	{r7}
 800a162:	b087      	sub	sp, #28
 800a164:	af00      	add	r7, sp, #0
 800a166:	60f8      	str	r0, [r7, #12]
 800a168:	460b      	mov	r3, r1
 800a16a:	607a      	str	r2, [r7, #4]
 800a16c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	333c      	adds	r3, #60	; 0x3c
 800a176:	3304      	adds	r3, #4
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a17c:	693b      	ldr	r3, [r7, #16]
 800a17e:	4a25      	ldr	r2, [pc, #148]	; (800a214 <USB_EP0_OutStart+0xb4>)
 800a180:	4293      	cmp	r3, r2
 800a182:	d90a      	bls.n	800a19a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a190:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a194:	d101      	bne.n	800a19a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a196:	2300      	movs	r3, #0
 800a198:	e037      	b.n	800a20a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a19a:	697b      	ldr	r3, [r7, #20]
 800a19c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1a0:	461a      	mov	r2, r3
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a1a6:	697b      	ldr	r3, [r7, #20]
 800a1a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1ac:	691b      	ldr	r3, [r3, #16]
 800a1ae:	697a      	ldr	r2, [r7, #20]
 800a1b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a1b4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a1b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a1ba:	697b      	ldr	r3, [r7, #20]
 800a1bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1c0:	691b      	ldr	r3, [r3, #16]
 800a1c2:	697a      	ldr	r2, [r7, #20]
 800a1c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a1c8:	f043 0318 	orr.w	r3, r3, #24
 800a1cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1d4:	691b      	ldr	r3, [r3, #16]
 800a1d6:	697a      	ldr	r2, [r7, #20]
 800a1d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a1dc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800a1e0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a1e2:	7afb      	ldrb	r3, [r7, #11]
 800a1e4:	2b01      	cmp	r3, #1
 800a1e6:	d10f      	bne.n	800a208 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a1e8:	697b      	ldr	r3, [r7, #20]
 800a1ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1ee:	461a      	mov	r2, r3
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a1f4:	697b      	ldr	r3, [r7, #20]
 800a1f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	697a      	ldr	r2, [r7, #20]
 800a1fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a202:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800a206:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a208:	2300      	movs	r3, #0
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	371c      	adds	r7, #28
 800a20e:	46bd      	mov	sp, r7
 800a210:	bc80      	pop	{r7}
 800a212:	4770      	bx	lr
 800a214:	4f54300a 	.word	0x4f54300a

0800a218 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a218:	b480      	push	{r7}
 800a21a:	b085      	sub	sp, #20
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a220:	2300      	movs	r3, #0
 800a222:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	3301      	adds	r3, #1
 800a228:	60fb      	str	r3, [r7, #12]
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	4a12      	ldr	r2, [pc, #72]	; (800a278 <USB_CoreReset+0x60>)
 800a22e:	4293      	cmp	r3, r2
 800a230:	d901      	bls.n	800a236 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a232:	2303      	movs	r3, #3
 800a234:	e01b      	b.n	800a26e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	691b      	ldr	r3, [r3, #16]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	daf2      	bge.n	800a224 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a23e:	2300      	movs	r3, #0
 800a240:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	691b      	ldr	r3, [r3, #16]
 800a246:	f043 0201 	orr.w	r2, r3, #1
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	3301      	adds	r3, #1
 800a252:	60fb      	str	r3, [r7, #12]
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	4a08      	ldr	r2, [pc, #32]	; (800a278 <USB_CoreReset+0x60>)
 800a258:	4293      	cmp	r3, r2
 800a25a:	d901      	bls.n	800a260 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a25c:	2303      	movs	r3, #3
 800a25e:	e006      	b.n	800a26e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	691b      	ldr	r3, [r3, #16]
 800a264:	f003 0301 	and.w	r3, r3, #1
 800a268:	2b01      	cmp	r3, #1
 800a26a:	d0f0      	beq.n	800a24e <USB_CoreReset+0x36>

  return HAL_OK;
 800a26c:	2300      	movs	r3, #0
}
 800a26e:	4618      	mov	r0, r3
 800a270:	3714      	adds	r7, #20
 800a272:	46bd      	mov	sp, r7
 800a274:	bc80      	pop	{r7}
 800a276:	4770      	bx	lr
 800a278:	00030d40 	.word	0x00030d40

0800a27c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a280:	4904      	ldr	r1, [pc, #16]	; (800a294 <MX_FATFS_Init+0x18>)
 800a282:	4805      	ldr	r0, [pc, #20]	; (800a298 <MX_FATFS_Init+0x1c>)
 800a284:	f002 f9b4 	bl	800c5f0 <FATFS_LinkDriver>
 800a288:	4603      	mov	r3, r0
 800a28a:	461a      	mov	r2, r3
 800a28c:	4b03      	ldr	r3, [pc, #12]	; (800a29c <MX_FATFS_Init+0x20>)
 800a28e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a290:	bf00      	nop
 800a292:	bd80      	pop	{r7, pc}
 800a294:	20000a34 	.word	0x20000a34
 800a298:	08013ce8 	.word	0x08013ce8
 800a29c:	20000a30 	.word	0x20000a30

0800a2a0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b082      	sub	sp, #8
 800a2a4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a2aa:	f000 f8a9 	bl	800a400 <BSP_SD_IsDetected>
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	2b01      	cmp	r3, #1
 800a2b2:	d001      	beq.n	800a2b8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800a2b4:	2301      	movs	r3, #1
 800a2b6:	e012      	b.n	800a2de <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800a2b8:	480b      	ldr	r0, [pc, #44]	; (800a2e8 <BSP_SD_Init+0x48>)
 800a2ba:	f7fb fdb9 	bl	8005e30 <HAL_SD_Init>
 800a2be:	4603      	mov	r3, r0
 800a2c0:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800a2c2:	79fb      	ldrb	r3, [r7, #7]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d109      	bne.n	800a2dc <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800a2c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a2cc:	4806      	ldr	r0, [pc, #24]	; (800a2e8 <BSP_SD_Init+0x48>)
 800a2ce:	f7fc fd2d 	bl	8006d2c <HAL_SD_ConfigWideBusOperation>
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d001      	beq.n	800a2dc <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800a2d8:	2301      	movs	r3, #1
 800a2da:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800a2dc:	79fb      	ldrb	r3, [r7, #7]
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	3708      	adds	r7, #8
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}
 800a2e6:	bf00      	nop
 800a2e8:	200008b0 	.word	0x200008b0

0800a2ec <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b088      	sub	sp, #32
 800a2f0:	af02      	add	r7, sp, #8
 800a2f2:	60f8      	str	r0, [r7, #12]
 800a2f4:	60b9      	str	r1, [r7, #8]
 800a2f6:	607a      	str	r2, [r7, #4]
 800a2f8:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	9300      	str	r3, [sp, #0]
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	68ba      	ldr	r2, [r7, #8]
 800a306:	68f9      	ldr	r1, [r7, #12]
 800a308:	4806      	ldr	r0, [pc, #24]	; (800a324 <BSP_SD_ReadBlocks+0x38>)
 800a30a:	f7fb fe21 	bl	8005f50 <HAL_SD_ReadBlocks>
 800a30e:	4603      	mov	r3, r0
 800a310:	2b00      	cmp	r3, #0
 800a312:	d001      	beq.n	800a318 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800a314:	2301      	movs	r3, #1
 800a316:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a318:	7dfb      	ldrb	r3, [r7, #23]
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3718      	adds	r7, #24
 800a31e:	46bd      	mov	sp, r7
 800a320:	bd80      	pop	{r7, pc}
 800a322:	bf00      	nop
 800a324:	200008b0 	.word	0x200008b0

0800a328 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800a328:	b580      	push	{r7, lr}
 800a32a:	b088      	sub	sp, #32
 800a32c:	af02      	add	r7, sp, #8
 800a32e:	60f8      	str	r0, [r7, #12]
 800a330:	60b9      	str	r1, [r7, #8]
 800a332:	607a      	str	r2, [r7, #4]
 800a334:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800a336:	2300      	movs	r3, #0
 800a338:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	9300      	str	r3, [sp, #0]
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	68ba      	ldr	r2, [r7, #8]
 800a342:	68f9      	ldr	r1, [r7, #12]
 800a344:	4806      	ldr	r0, [pc, #24]	; (800a360 <BSP_SD_WriteBlocks+0x38>)
 800a346:	f7fb fffd 	bl	8006344 <HAL_SD_WriteBlocks>
 800a34a:	4603      	mov	r3, r0
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d001      	beq.n	800a354 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800a350:	2301      	movs	r3, #1
 800a352:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a354:	7dfb      	ldrb	r3, [r7, #23]
}
 800a356:	4618      	mov	r0, r3
 800a358:	3718      	adds	r7, #24
 800a35a:	46bd      	mov	sp, r7
 800a35c:	bd80      	pop	{r7, pc}
 800a35e:	bf00      	nop
 800a360:	200008b0 	.word	0x200008b0

0800a364 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a368:	4805      	ldr	r0, [pc, #20]	; (800a380 <BSP_SD_GetCardState+0x1c>)
 800a36a:	f7fc fd5b 	bl	8006e24 <HAL_SD_GetCardState>
 800a36e:	4603      	mov	r3, r0
 800a370:	2b04      	cmp	r3, #4
 800a372:	bf14      	ite	ne
 800a374:	2301      	movne	r3, #1
 800a376:	2300      	moveq	r3, #0
 800a378:	b2db      	uxtb	r3, r3
}
 800a37a:	4618      	mov	r0, r3
 800a37c:	bd80      	pop	{r7, pc}
 800a37e:	bf00      	nop
 800a380:	200008b0 	.word	0x200008b0

0800a384 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b082      	sub	sp, #8
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800a38c:	6879      	ldr	r1, [r7, #4]
 800a38e:	4803      	ldr	r0, [pc, #12]	; (800a39c <BSP_SD_GetCardInfo+0x18>)
 800a390:	f7fc fca0 	bl	8006cd4 <HAL_SD_GetCardInfo>
}
 800a394:	bf00      	nop
 800a396:	3708      	adds	r7, #8
 800a398:	46bd      	mov	sp, r7
 800a39a:	bd80      	pop	{r7, pc}
 800a39c:	200008b0 	.word	0x200008b0

0800a3a0 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b082      	sub	sp, #8
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800a3a8:	f000 f818 	bl	800a3dc <BSP_SD_AbortCallback>
}
 800a3ac:	bf00      	nop
 800a3ae:	3708      	adds	r7, #8
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	bd80      	pop	{r7, pc}

0800a3b4 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b082      	sub	sp, #8
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800a3bc:	f000 f814 	bl	800a3e8 <BSP_SD_WriteCpltCallback>
}
 800a3c0:	bf00      	nop
 800a3c2:	3708      	adds	r7, #8
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}

0800a3c8 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b082      	sub	sp, #8
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800a3d0:	f000 f810 	bl	800a3f4 <BSP_SD_ReadCpltCallback>
}
 800a3d4:	bf00      	nop
 800a3d6:	3708      	adds	r7, #8
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	bd80      	pop	{r7, pc}

0800a3dc <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800a3dc:	b480      	push	{r7}
 800a3de:	af00      	add	r7, sp, #0

}
 800a3e0:	bf00      	nop
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	bc80      	pop	{r7}
 800a3e6:	4770      	bx	lr

0800a3e8 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	af00      	add	r7, sp, #0

}
 800a3ec:	bf00      	nop
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bc80      	pop	{r7}
 800a3f2:	4770      	bx	lr

0800a3f4 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800a3f4:	b480      	push	{r7}
 800a3f6:	af00      	add	r7, sp, #0

}
 800a3f8:	bf00      	nop
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bc80      	pop	{r7}
 800a3fe:	4770      	bx	lr

0800a400 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b082      	sub	sp, #8
 800a404:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a406:	2301      	movs	r3, #1
 800a408:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800a40a:	f000 f80b 	bl	800a424 <BSP_PlatformIsDetected>
 800a40e:	4603      	mov	r3, r0
 800a410:	2b00      	cmp	r3, #0
 800a412:	d101      	bne.n	800a418 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800a414:	2300      	movs	r3, #0
 800a416:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800a418:	79fb      	ldrb	r3, [r7, #7]
 800a41a:	b2db      	uxtb	r3, r3
}
 800a41c:	4618      	mov	r0, r3
 800a41e:	3708      	adds	r7, #8
 800a420:	46bd      	mov	sp, r7
 800a422:	bd80      	pop	{r7, pc}

0800a424 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800a424:	b580      	push	{r7, lr}
 800a426:	b082      	sub	sp, #8
 800a428:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800a42a:	2301      	movs	r3, #1
 800a42c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800a42e:	2104      	movs	r1, #4
 800a430:	4806      	ldr	r0, [pc, #24]	; (800a44c <BSP_PlatformIsDetected+0x28>)
 800a432:	f7f9 fec5 	bl	80041c0 <HAL_GPIO_ReadPin>
 800a436:	4603      	mov	r3, r0
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d001      	beq.n	800a440 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800a43c:	2300      	movs	r3, #0
 800a43e:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800a440:	79fb      	ldrb	r3, [r7, #7]
}
 800a442:	4618      	mov	r0, r3
 800a444:	3708      	adds	r7, #8
 800a446:	46bd      	mov	sp, r7
 800a448:	bd80      	pop	{r7, pc}
 800a44a:	bf00      	nop
 800a44c:	40021800 	.word	0x40021800

0800a450 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b084      	sub	sp, #16
 800a454:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800a456:	4b8d      	ldr	r3, [pc, #564]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a458:	22c0      	movs	r2, #192	; 0xc0
 800a45a:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800a45c:	4b8b      	ldr	r3, [pc, #556]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a45e:	22a8      	movs	r2, #168	; 0xa8
 800a460:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800a462:	4b8a      	ldr	r3, [pc, #552]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a464:	2201      	movs	r2, #1
 800a466:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 230;
 800a468:	4b88      	ldr	r3, [pc, #544]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a46a:	22e6      	movs	r2, #230	; 0xe6
 800a46c:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800a46e:	4b88      	ldr	r3, [pc, #544]	; (800a690 <MX_LWIP_Init+0x240>)
 800a470:	22ff      	movs	r2, #255	; 0xff
 800a472:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800a474:	4b86      	ldr	r3, [pc, #536]	; (800a690 <MX_LWIP_Init+0x240>)
 800a476:	22ff      	movs	r2, #255	; 0xff
 800a478:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800a47a:	4b85      	ldr	r3, [pc, #532]	; (800a690 <MX_LWIP_Init+0x240>)
 800a47c:	22ff      	movs	r2, #255	; 0xff
 800a47e:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800a480:	4b83      	ldr	r3, [pc, #524]	; (800a690 <MX_LWIP_Init+0x240>)
 800a482:	2200      	movs	r2, #0
 800a484:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800a486:	4b83      	ldr	r3, [pc, #524]	; (800a694 <MX_LWIP_Init+0x244>)
 800a488:	22c0      	movs	r2, #192	; 0xc0
 800a48a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800a48c:	4b81      	ldr	r3, [pc, #516]	; (800a694 <MX_LWIP_Init+0x244>)
 800a48e:	22a8      	movs	r2, #168	; 0xa8
 800a490:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800a492:	4b80      	ldr	r3, [pc, #512]	; (800a694 <MX_LWIP_Init+0x244>)
 800a494:	2201      	movs	r2, #1
 800a496:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800a498:	4b7e      	ldr	r3, [pc, #504]	; (800a694 <MX_LWIP_Init+0x244>)
 800a49a:	2201      	movs	r2, #1
 800a49c:	70da      	strb	r2, [r3, #3]

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800a49e:	f002 f9b2 	bl	800c806 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800a4a2:	4b7a      	ldr	r3, [pc, #488]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a4a4:	781b      	ldrb	r3, [r3, #0]
 800a4a6:	061a      	lsls	r2, r3, #24
 800a4a8:	4b78      	ldr	r3, [pc, #480]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a4aa:	785b      	ldrb	r3, [r3, #1]
 800a4ac:	041b      	lsls	r3, r3, #16
 800a4ae:	431a      	orrs	r2, r3
 800a4b0:	4b76      	ldr	r3, [pc, #472]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a4b2:	789b      	ldrb	r3, [r3, #2]
 800a4b4:	021b      	lsls	r3, r3, #8
 800a4b6:	4313      	orrs	r3, r2
 800a4b8:	4a74      	ldr	r2, [pc, #464]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a4ba:	78d2      	ldrb	r2, [r2, #3]
 800a4bc:	4313      	orrs	r3, r2
 800a4be:	061a      	lsls	r2, r3, #24
 800a4c0:	4b72      	ldr	r3, [pc, #456]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a4c2:	781b      	ldrb	r3, [r3, #0]
 800a4c4:	0619      	lsls	r1, r3, #24
 800a4c6:	4b71      	ldr	r3, [pc, #452]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a4c8:	785b      	ldrb	r3, [r3, #1]
 800a4ca:	041b      	lsls	r3, r3, #16
 800a4cc:	4319      	orrs	r1, r3
 800a4ce:	4b6f      	ldr	r3, [pc, #444]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a4d0:	789b      	ldrb	r3, [r3, #2]
 800a4d2:	021b      	lsls	r3, r3, #8
 800a4d4:	430b      	orrs	r3, r1
 800a4d6:	496d      	ldr	r1, [pc, #436]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a4d8:	78c9      	ldrb	r1, [r1, #3]
 800a4da:	430b      	orrs	r3, r1
 800a4dc:	021b      	lsls	r3, r3, #8
 800a4de:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a4e2:	431a      	orrs	r2, r3
 800a4e4:	4b69      	ldr	r3, [pc, #420]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a4e6:	781b      	ldrb	r3, [r3, #0]
 800a4e8:	0619      	lsls	r1, r3, #24
 800a4ea:	4b68      	ldr	r3, [pc, #416]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a4ec:	785b      	ldrb	r3, [r3, #1]
 800a4ee:	041b      	lsls	r3, r3, #16
 800a4f0:	4319      	orrs	r1, r3
 800a4f2:	4b66      	ldr	r3, [pc, #408]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a4f4:	789b      	ldrb	r3, [r3, #2]
 800a4f6:	021b      	lsls	r3, r3, #8
 800a4f8:	430b      	orrs	r3, r1
 800a4fa:	4964      	ldr	r1, [pc, #400]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a4fc:	78c9      	ldrb	r1, [r1, #3]
 800a4fe:	430b      	orrs	r3, r1
 800a500:	0a1b      	lsrs	r3, r3, #8
 800a502:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a506:	431a      	orrs	r2, r3
 800a508:	4b60      	ldr	r3, [pc, #384]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a50a:	781b      	ldrb	r3, [r3, #0]
 800a50c:	0619      	lsls	r1, r3, #24
 800a50e:	4b5f      	ldr	r3, [pc, #380]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a510:	785b      	ldrb	r3, [r3, #1]
 800a512:	041b      	lsls	r3, r3, #16
 800a514:	4319      	orrs	r1, r3
 800a516:	4b5d      	ldr	r3, [pc, #372]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a518:	789b      	ldrb	r3, [r3, #2]
 800a51a:	021b      	lsls	r3, r3, #8
 800a51c:	430b      	orrs	r3, r1
 800a51e:	495b      	ldr	r1, [pc, #364]	; (800a68c <MX_LWIP_Init+0x23c>)
 800a520:	78c9      	ldrb	r1, [r1, #3]
 800a522:	430b      	orrs	r3, r1
 800a524:	0e1b      	lsrs	r3, r3, #24
 800a526:	4313      	orrs	r3, r2
 800a528:	4a5b      	ldr	r2, [pc, #364]	; (800a698 <MX_LWIP_Init+0x248>)
 800a52a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800a52c:	4b58      	ldr	r3, [pc, #352]	; (800a690 <MX_LWIP_Init+0x240>)
 800a52e:	781b      	ldrb	r3, [r3, #0]
 800a530:	061a      	lsls	r2, r3, #24
 800a532:	4b57      	ldr	r3, [pc, #348]	; (800a690 <MX_LWIP_Init+0x240>)
 800a534:	785b      	ldrb	r3, [r3, #1]
 800a536:	041b      	lsls	r3, r3, #16
 800a538:	431a      	orrs	r2, r3
 800a53a:	4b55      	ldr	r3, [pc, #340]	; (800a690 <MX_LWIP_Init+0x240>)
 800a53c:	789b      	ldrb	r3, [r3, #2]
 800a53e:	021b      	lsls	r3, r3, #8
 800a540:	4313      	orrs	r3, r2
 800a542:	4a53      	ldr	r2, [pc, #332]	; (800a690 <MX_LWIP_Init+0x240>)
 800a544:	78d2      	ldrb	r2, [r2, #3]
 800a546:	4313      	orrs	r3, r2
 800a548:	061a      	lsls	r2, r3, #24
 800a54a:	4b51      	ldr	r3, [pc, #324]	; (800a690 <MX_LWIP_Init+0x240>)
 800a54c:	781b      	ldrb	r3, [r3, #0]
 800a54e:	0619      	lsls	r1, r3, #24
 800a550:	4b4f      	ldr	r3, [pc, #316]	; (800a690 <MX_LWIP_Init+0x240>)
 800a552:	785b      	ldrb	r3, [r3, #1]
 800a554:	041b      	lsls	r3, r3, #16
 800a556:	4319      	orrs	r1, r3
 800a558:	4b4d      	ldr	r3, [pc, #308]	; (800a690 <MX_LWIP_Init+0x240>)
 800a55a:	789b      	ldrb	r3, [r3, #2]
 800a55c:	021b      	lsls	r3, r3, #8
 800a55e:	430b      	orrs	r3, r1
 800a560:	494b      	ldr	r1, [pc, #300]	; (800a690 <MX_LWIP_Init+0x240>)
 800a562:	78c9      	ldrb	r1, [r1, #3]
 800a564:	430b      	orrs	r3, r1
 800a566:	021b      	lsls	r3, r3, #8
 800a568:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a56c:	431a      	orrs	r2, r3
 800a56e:	4b48      	ldr	r3, [pc, #288]	; (800a690 <MX_LWIP_Init+0x240>)
 800a570:	781b      	ldrb	r3, [r3, #0]
 800a572:	0619      	lsls	r1, r3, #24
 800a574:	4b46      	ldr	r3, [pc, #280]	; (800a690 <MX_LWIP_Init+0x240>)
 800a576:	785b      	ldrb	r3, [r3, #1]
 800a578:	041b      	lsls	r3, r3, #16
 800a57a:	4319      	orrs	r1, r3
 800a57c:	4b44      	ldr	r3, [pc, #272]	; (800a690 <MX_LWIP_Init+0x240>)
 800a57e:	789b      	ldrb	r3, [r3, #2]
 800a580:	021b      	lsls	r3, r3, #8
 800a582:	430b      	orrs	r3, r1
 800a584:	4942      	ldr	r1, [pc, #264]	; (800a690 <MX_LWIP_Init+0x240>)
 800a586:	78c9      	ldrb	r1, [r1, #3]
 800a588:	430b      	orrs	r3, r1
 800a58a:	0a1b      	lsrs	r3, r3, #8
 800a58c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a590:	431a      	orrs	r2, r3
 800a592:	4b3f      	ldr	r3, [pc, #252]	; (800a690 <MX_LWIP_Init+0x240>)
 800a594:	781b      	ldrb	r3, [r3, #0]
 800a596:	0619      	lsls	r1, r3, #24
 800a598:	4b3d      	ldr	r3, [pc, #244]	; (800a690 <MX_LWIP_Init+0x240>)
 800a59a:	785b      	ldrb	r3, [r3, #1]
 800a59c:	041b      	lsls	r3, r3, #16
 800a59e:	4319      	orrs	r1, r3
 800a5a0:	4b3b      	ldr	r3, [pc, #236]	; (800a690 <MX_LWIP_Init+0x240>)
 800a5a2:	789b      	ldrb	r3, [r3, #2]
 800a5a4:	021b      	lsls	r3, r3, #8
 800a5a6:	430b      	orrs	r3, r1
 800a5a8:	4939      	ldr	r1, [pc, #228]	; (800a690 <MX_LWIP_Init+0x240>)
 800a5aa:	78c9      	ldrb	r1, [r1, #3]
 800a5ac:	430b      	orrs	r3, r1
 800a5ae:	0e1b      	lsrs	r3, r3, #24
 800a5b0:	4313      	orrs	r3, r2
 800a5b2:	4a3a      	ldr	r2, [pc, #232]	; (800a69c <MX_LWIP_Init+0x24c>)
 800a5b4:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800a5b6:	4b37      	ldr	r3, [pc, #220]	; (800a694 <MX_LWIP_Init+0x244>)
 800a5b8:	781b      	ldrb	r3, [r3, #0]
 800a5ba:	061a      	lsls	r2, r3, #24
 800a5bc:	4b35      	ldr	r3, [pc, #212]	; (800a694 <MX_LWIP_Init+0x244>)
 800a5be:	785b      	ldrb	r3, [r3, #1]
 800a5c0:	041b      	lsls	r3, r3, #16
 800a5c2:	431a      	orrs	r2, r3
 800a5c4:	4b33      	ldr	r3, [pc, #204]	; (800a694 <MX_LWIP_Init+0x244>)
 800a5c6:	789b      	ldrb	r3, [r3, #2]
 800a5c8:	021b      	lsls	r3, r3, #8
 800a5ca:	4313      	orrs	r3, r2
 800a5cc:	4a31      	ldr	r2, [pc, #196]	; (800a694 <MX_LWIP_Init+0x244>)
 800a5ce:	78d2      	ldrb	r2, [r2, #3]
 800a5d0:	4313      	orrs	r3, r2
 800a5d2:	061a      	lsls	r2, r3, #24
 800a5d4:	4b2f      	ldr	r3, [pc, #188]	; (800a694 <MX_LWIP_Init+0x244>)
 800a5d6:	781b      	ldrb	r3, [r3, #0]
 800a5d8:	0619      	lsls	r1, r3, #24
 800a5da:	4b2e      	ldr	r3, [pc, #184]	; (800a694 <MX_LWIP_Init+0x244>)
 800a5dc:	785b      	ldrb	r3, [r3, #1]
 800a5de:	041b      	lsls	r3, r3, #16
 800a5e0:	4319      	orrs	r1, r3
 800a5e2:	4b2c      	ldr	r3, [pc, #176]	; (800a694 <MX_LWIP_Init+0x244>)
 800a5e4:	789b      	ldrb	r3, [r3, #2]
 800a5e6:	021b      	lsls	r3, r3, #8
 800a5e8:	430b      	orrs	r3, r1
 800a5ea:	492a      	ldr	r1, [pc, #168]	; (800a694 <MX_LWIP_Init+0x244>)
 800a5ec:	78c9      	ldrb	r1, [r1, #3]
 800a5ee:	430b      	orrs	r3, r1
 800a5f0:	021b      	lsls	r3, r3, #8
 800a5f2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a5f6:	431a      	orrs	r2, r3
 800a5f8:	4b26      	ldr	r3, [pc, #152]	; (800a694 <MX_LWIP_Init+0x244>)
 800a5fa:	781b      	ldrb	r3, [r3, #0]
 800a5fc:	0619      	lsls	r1, r3, #24
 800a5fe:	4b25      	ldr	r3, [pc, #148]	; (800a694 <MX_LWIP_Init+0x244>)
 800a600:	785b      	ldrb	r3, [r3, #1]
 800a602:	041b      	lsls	r3, r3, #16
 800a604:	4319      	orrs	r1, r3
 800a606:	4b23      	ldr	r3, [pc, #140]	; (800a694 <MX_LWIP_Init+0x244>)
 800a608:	789b      	ldrb	r3, [r3, #2]
 800a60a:	021b      	lsls	r3, r3, #8
 800a60c:	430b      	orrs	r3, r1
 800a60e:	4921      	ldr	r1, [pc, #132]	; (800a694 <MX_LWIP_Init+0x244>)
 800a610:	78c9      	ldrb	r1, [r1, #3]
 800a612:	430b      	orrs	r3, r1
 800a614:	0a1b      	lsrs	r3, r3, #8
 800a616:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a61a:	431a      	orrs	r2, r3
 800a61c:	4b1d      	ldr	r3, [pc, #116]	; (800a694 <MX_LWIP_Init+0x244>)
 800a61e:	781b      	ldrb	r3, [r3, #0]
 800a620:	0619      	lsls	r1, r3, #24
 800a622:	4b1c      	ldr	r3, [pc, #112]	; (800a694 <MX_LWIP_Init+0x244>)
 800a624:	785b      	ldrb	r3, [r3, #1]
 800a626:	041b      	lsls	r3, r3, #16
 800a628:	4319      	orrs	r1, r3
 800a62a:	4b1a      	ldr	r3, [pc, #104]	; (800a694 <MX_LWIP_Init+0x244>)
 800a62c:	789b      	ldrb	r3, [r3, #2]
 800a62e:	021b      	lsls	r3, r3, #8
 800a630:	430b      	orrs	r3, r1
 800a632:	4918      	ldr	r1, [pc, #96]	; (800a694 <MX_LWIP_Init+0x244>)
 800a634:	78c9      	ldrb	r1, [r1, #3]
 800a636:	430b      	orrs	r3, r1
 800a638:	0e1b      	lsrs	r3, r3, #24
 800a63a:	4313      	orrs	r3, r2
 800a63c:	4a18      	ldr	r2, [pc, #96]	; (800a6a0 <MX_LWIP_Init+0x250>)
 800a63e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800a640:	4b18      	ldr	r3, [pc, #96]	; (800a6a4 <MX_LWIP_Init+0x254>)
 800a642:	9302      	str	r3, [sp, #8]
 800a644:	4b18      	ldr	r3, [pc, #96]	; (800a6a8 <MX_LWIP_Init+0x258>)
 800a646:	9301      	str	r3, [sp, #4]
 800a648:	2300      	movs	r3, #0
 800a64a:	9300      	str	r3, [sp, #0]
 800a64c:	4b14      	ldr	r3, [pc, #80]	; (800a6a0 <MX_LWIP_Init+0x250>)
 800a64e:	4a13      	ldr	r2, [pc, #76]	; (800a69c <MX_LWIP_Init+0x24c>)
 800a650:	4911      	ldr	r1, [pc, #68]	; (800a698 <MX_LWIP_Init+0x248>)
 800a652:	4816      	ldr	r0, [pc, #88]	; (800a6ac <MX_LWIP_Init+0x25c>)
 800a654:	f002 fcd4 	bl	800d000 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800a658:	4814      	ldr	r0, [pc, #80]	; (800a6ac <MX_LWIP_Init+0x25c>)
 800a65a:	f002 fdab 	bl	800d1b4 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800a65e:	4b13      	ldr	r3, [pc, #76]	; (800a6ac <MX_LWIP_Init+0x25c>)
 800a660:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a664:	089b      	lsrs	r3, r3, #2
 800a666:	f003 0301 	and.w	r3, r3, #1
 800a66a:	b2db      	uxtb	r3, r3
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d003      	beq.n	800a678 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800a670:	480e      	ldr	r0, [pc, #56]	; (800a6ac <MX_LWIP_Init+0x25c>)
 800a672:	f002 fdad 	bl	800d1d0 <netif_set_up>
 800a676:	e002      	b.n	800a67e <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800a678:	480c      	ldr	r0, [pc, #48]	; (800a6ac <MX_LWIP_Init+0x25c>)
 800a67a:	f002 fded 	bl	800d258 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800a67e:	490c      	ldr	r1, [pc, #48]	; (800a6b0 <MX_LWIP_Init+0x260>)
 800a680:	480a      	ldr	r0, [pc, #40]	; (800a6ac <MX_LWIP_Init+0x25c>)
 800a682:	f002 fe0b 	bl	800d29c <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800a686:	bf00      	nop
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd80      	pop	{r7, pc}
 800a68c:	20000ed4 	.word	0x20000ed4
 800a690:	20000ed0 	.word	0x20000ed0
 800a694:	20000e94 	.word	0x20000e94
 800a698:	20000ecc 	.word	0x20000ecc
 800a69c:	20000ed8 	.word	0x20000ed8
 800a6a0:	20000edc 	.word	0x20000edc
 800a6a4:	08010985 	.word	0x08010985
 800a6a8:	0800aca5 	.word	0x0800aca5
 800a6ac:	20000e98 	.word	0x20000e98
 800a6b0:	0800ad11 	.word	0x0800ad11

0800a6b4 <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 800a6b8:	4803      	ldr	r0, [pc, #12]	; (800a6c8 <MX_LWIP_Process+0x14>)
 800a6ba:	f000 fad3 	bl	800ac64 <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 800a6be:	f003 fc4b 	bl	800df58 <sys_check_timeouts>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 800a6c2:	bf00      	nop
 800a6c4:	bd80      	pop	{r7, pc}
 800a6c6:	bf00      	nop
 800a6c8:	20000e98 	.word	0x20000e98

0800a6cc <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b08e      	sub	sp, #56	; 0x38
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a6d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a6d8:	2200      	movs	r2, #0
 800a6da:	601a      	str	r2, [r3, #0]
 800a6dc:	605a      	str	r2, [r3, #4]
 800a6de:	609a      	str	r2, [r3, #8]
 800a6e0:	60da      	str	r2, [r3, #12]
 800a6e2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	4a5d      	ldr	r2, [pc, #372]	; (800a860 <HAL_ETH_MspInit+0x194>)
 800a6ea:	4293      	cmp	r3, r2
 800a6ec:	f040 80b4 	bne.w	800a858 <HAL_ETH_MspInit+0x18c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	623b      	str	r3, [r7, #32]
 800a6f4:	4b5b      	ldr	r3, [pc, #364]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a6f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6f8:	4a5a      	ldr	r2, [pc, #360]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a6fa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a6fe:	6313      	str	r3, [r2, #48]	; 0x30
 800a700:	4b58      	ldr	r3, [pc, #352]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a704:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a708:	623b      	str	r3, [r7, #32]
 800a70a:	6a3b      	ldr	r3, [r7, #32]
 800a70c:	2300      	movs	r3, #0
 800a70e:	61fb      	str	r3, [r7, #28]
 800a710:	4b54      	ldr	r3, [pc, #336]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a714:	4a53      	ldr	r2, [pc, #332]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a716:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a71a:	6313      	str	r3, [r2, #48]	; 0x30
 800a71c:	4b51      	ldr	r3, [pc, #324]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a71e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a720:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a724:	61fb      	str	r3, [r7, #28]
 800a726:	69fb      	ldr	r3, [r7, #28]
 800a728:	2300      	movs	r3, #0
 800a72a:	61bb      	str	r3, [r7, #24]
 800a72c:	4b4d      	ldr	r3, [pc, #308]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a72e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a730:	4a4c      	ldr	r2, [pc, #304]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a732:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a736:	6313      	str	r3, [r2, #48]	; 0x30
 800a738:	4b4a      	ldr	r3, [pc, #296]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a73a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a73c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a740:	61bb      	str	r3, [r7, #24]
 800a742:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a744:	2300      	movs	r3, #0
 800a746:	617b      	str	r3, [r7, #20]
 800a748:	4b46      	ldr	r3, [pc, #280]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a74a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a74c:	4a45      	ldr	r2, [pc, #276]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a74e:	f043 0304 	orr.w	r3, r3, #4
 800a752:	6313      	str	r3, [r2, #48]	; 0x30
 800a754:	4b43      	ldr	r3, [pc, #268]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a758:	f003 0304 	and.w	r3, r3, #4
 800a75c:	617b      	str	r3, [r7, #20]
 800a75e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a760:	2300      	movs	r3, #0
 800a762:	613b      	str	r3, [r7, #16]
 800a764:	4b3f      	ldr	r3, [pc, #252]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a768:	4a3e      	ldr	r2, [pc, #248]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a76a:	f043 0301 	orr.w	r3, r3, #1
 800a76e:	6313      	str	r3, [r2, #48]	; 0x30
 800a770:	4b3c      	ldr	r3, [pc, #240]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a774:	f003 0301 	and.w	r3, r3, #1
 800a778:	613b      	str	r3, [r7, #16]
 800a77a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a77c:	2300      	movs	r3, #0
 800a77e:	60fb      	str	r3, [r7, #12]
 800a780:	4b38      	ldr	r3, [pc, #224]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a784:	4a37      	ldr	r2, [pc, #220]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a786:	f043 0302 	orr.w	r3, r3, #2
 800a78a:	6313      	str	r3, [r2, #48]	; 0x30
 800a78c:	4b35      	ldr	r3, [pc, #212]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a78e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a790:	f003 0302 	and.w	r3, r3, #2
 800a794:	60fb      	str	r3, [r7, #12]
 800a796:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800a798:	2300      	movs	r3, #0
 800a79a:	60bb      	str	r3, [r7, #8]
 800a79c:	4b31      	ldr	r3, [pc, #196]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a79e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7a0:	4a30      	ldr	r2, [pc, #192]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a7a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7a6:	6313      	str	r3, [r2, #48]	; 0x30
 800a7a8:	4b2e      	ldr	r3, [pc, #184]	; (800a864 <HAL_ETH_MspInit+0x198>)
 800a7aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7b0:	60bb      	str	r3, [r7, #8]
 800a7b2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800a7b4:	2332      	movs	r3, #50	; 0x32
 800a7b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a7b8:	2302      	movs	r3, #2
 800a7ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7bc:	2300      	movs	r3, #0
 800a7be:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a7c0:	2303      	movs	r3, #3
 800a7c2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a7c4:	230b      	movs	r3, #11
 800a7c6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a7c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a7cc:	4619      	mov	r1, r3
 800a7ce:	4826      	ldr	r0, [pc, #152]	; (800a868 <HAL_ETH_MspInit+0x19c>)
 800a7d0:	f7f9 fb58 	bl	8003e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800a7d4:	2386      	movs	r3, #134	; 0x86
 800a7d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a7d8:	2302      	movs	r3, #2
 800a7da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a7e0:	2303      	movs	r3, #3
 800a7e2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a7e4:	230b      	movs	r3, #11
 800a7e6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a7e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a7ec:	4619      	mov	r1, r3
 800a7ee:	481f      	ldr	r0, [pc, #124]	; (800a86c <HAL_ETH_MspInit+0x1a0>)
 800a7f0:	f7f9 fb48 	bl	8003e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800a7f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a7f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a7fa:	2302      	movs	r3, #2
 800a7fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7fe:	2300      	movs	r3, #0
 800a800:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a802:	2303      	movs	r3, #3
 800a804:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a806:	230b      	movs	r3, #11
 800a808:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800a80a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a80e:	4619      	mov	r1, r3
 800a810:	4817      	ldr	r0, [pc, #92]	; (800a870 <HAL_ETH_MspInit+0x1a4>)
 800a812:	f7f9 fb37 	bl	8003e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800a816:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800a81a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a81c:	2302      	movs	r3, #2
 800a81e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a820:	2300      	movs	r3, #0
 800a822:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a824:	2303      	movs	r3, #3
 800a826:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a828:	230b      	movs	r3, #11
 800a82a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800a82c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a830:	4619      	mov	r1, r3
 800a832:	4810      	ldr	r0, [pc, #64]	; (800a874 <HAL_ETH_MspInit+0x1a8>)
 800a834:	f7f9 fb26 	bl	8003e84 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 800a838:	2200      	movs	r2, #0
 800a83a:	2100      	movs	r1, #0
 800a83c:	203d      	movs	r0, #61	; 0x3d
 800a83e:	f7f7 fe52 	bl	80024e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800a842:	203d      	movs	r0, #61	; 0x3d
 800a844:	f7f7 fe6b 	bl	800251e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 0, 0);
 800a848:	2200      	movs	r2, #0
 800a84a:	2100      	movs	r1, #0
 800a84c:	203e      	movs	r0, #62	; 0x3e
 800a84e:	f7f7 fe4a 	bl	80024e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 800a852:	203e      	movs	r0, #62	; 0x3e
 800a854:	f7f7 fe63 	bl	800251e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800a858:	bf00      	nop
 800a85a:	3738      	adds	r7, #56	; 0x38
 800a85c:	46bd      	mov	sp, r7
 800a85e:	bd80      	pop	{r7, pc}
 800a860:	40028000 	.word	0x40028000
 800a864:	40023800 	.word	0x40023800
 800a868:	40020800 	.word	0x40020800
 800a86c:	40020000 	.word	0x40020000
 800a870:	40020400 	.word	0x40020400
 800a874:	40021800 	.word	0x40021800

0800a878 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800a878:	b580      	push	{r7, lr}
 800a87a:	b086      	sub	sp, #24
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800a880:	2300      	movs	r3, #0
 800a882:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800a884:	4b49      	ldr	r3, [pc, #292]	; (800a9ac <low_level_init+0x134>)
 800a886:	4a4a      	ldr	r2, [pc, #296]	; (800a9b0 <low_level_init+0x138>)
 800a888:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800a88a:	4b48      	ldr	r3, [pc, #288]	; (800a9ac <low_level_init+0x134>)
 800a88c:	2201      	movs	r2, #1
 800a88e:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800a890:	4b46      	ldr	r3, [pc, #280]	; (800a9ac <low_level_init+0x134>)
 800a892:	2200      	movs	r2, #0
 800a894:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800a896:	2300      	movs	r3, #0
 800a898:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800a89a:	2380      	movs	r3, #128	; 0x80
 800a89c:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800a89e:	23e1      	movs	r3, #225	; 0xe1
 800a8a0:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800a8ae:	4a3f      	ldr	r2, [pc, #252]	; (800a9ac <low_level_init+0x134>)
 800a8b0:	f107 0308 	add.w	r3, r7, #8
 800a8b4:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800a8b6:	4b3d      	ldr	r3, [pc, #244]	; (800a9ac <low_level_init+0x134>)
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800a8bc:	4b3b      	ldr	r3, [pc, #236]	; (800a9ac <low_level_init+0x134>)
 800a8be:	2200      	movs	r2, #0
 800a8c0:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800a8c2:	4b3a      	ldr	r3, [pc, #232]	; (800a9ac <low_level_init+0x134>)
 800a8c4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800a8c8:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800a8ca:	4838      	ldr	r0, [pc, #224]	; (800a9ac <low_level_init+0x134>)
 800a8cc:	f7f8 f94a 	bl	8002b64 <HAL_ETH_Init>
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800a8d4:	7dfb      	ldrb	r3, [r7, #23]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d108      	bne.n	800a8ec <low_level_init+0x74>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a8e0:	f043 0304 	orr.w	r3, r3, #4
 800a8e4:	b2da      	uxtb	r2, r3
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800a8ec:	2304      	movs	r3, #4
 800a8ee:	4a31      	ldr	r2, [pc, #196]	; (800a9b4 <low_level_init+0x13c>)
 800a8f0:	4931      	ldr	r1, [pc, #196]	; (800a9b8 <low_level_init+0x140>)
 800a8f2:	482e      	ldr	r0, [pc, #184]	; (800a9ac <low_level_init+0x134>)
 800a8f4:	f7f8 fac4 	bl	8002e80 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800a8f8:	2304      	movs	r3, #4
 800a8fa:	4a30      	ldr	r2, [pc, #192]	; (800a9bc <low_level_init+0x144>)
 800a8fc:	4930      	ldr	r1, [pc, #192]	; (800a9c0 <low_level_init+0x148>)
 800a8fe:	482b      	ldr	r0, [pc, #172]	; (800a9ac <low_level_init+0x134>)
 800a900:	f7f8 fb26 	bl	8002f50 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2206      	movs	r2, #6
 800a908:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800a90c:	4b27      	ldr	r3, [pc, #156]	; (800a9ac <low_level_init+0x134>)
 800a90e:	695b      	ldr	r3, [r3, #20]
 800a910:	781a      	ldrb	r2, [r3, #0]
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800a918:	4b24      	ldr	r3, [pc, #144]	; (800a9ac <low_level_init+0x134>)
 800a91a:	695b      	ldr	r3, [r3, #20]
 800a91c:	785a      	ldrb	r2, [r3, #1]
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800a924:	4b21      	ldr	r3, [pc, #132]	; (800a9ac <low_level_init+0x134>)
 800a926:	695b      	ldr	r3, [r3, #20]
 800a928:	789a      	ldrb	r2, [r3, #2]
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800a930:	4b1e      	ldr	r3, [pc, #120]	; (800a9ac <low_level_init+0x134>)
 800a932:	695b      	ldr	r3, [r3, #20]
 800a934:	78da      	ldrb	r2, [r3, #3]
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800a93c:	4b1b      	ldr	r3, [pc, #108]	; (800a9ac <low_level_init+0x134>)
 800a93e:	695b      	ldr	r3, [r3, #20]
 800a940:	791a      	ldrb	r2, [r3, #4]
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800a948:	4b18      	ldr	r3, [pc, #96]	; (800a9ac <low_level_init+0x134>)
 800a94a:	695b      	ldr	r3, [r3, #20]
 800a94c:	795a      	ldrb	r2, [r3, #5]
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

  /* maximum transfer unit */
  netif->mtu = 1500;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800a95a:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a962:	f043 030a 	orr.w	r3, r3, #10
 800a966:	b2da      	uxtb	r2, r3
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800a96e:	480f      	ldr	r0, [pc, #60]	; (800a9ac <low_level_init+0x134>)
 800a970:	f7f8 fe17 	bl	80035a2 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800a974:	f107 0310 	add.w	r3, r7, #16
 800a978:	461a      	mov	r2, r3
 800a97a:	211d      	movs	r1, #29
 800a97c:	480b      	ldr	r0, [pc, #44]	; (800a9ac <low_level_init+0x134>)
 800a97e:	f7f8 fd42 	bl	8003406 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800a982:	693b      	ldr	r3, [r7, #16]
 800a984:	f043 030b 	orr.w	r3, r3, #11
 800a988:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800a98a:	693b      	ldr	r3, [r7, #16]
 800a98c:	461a      	mov	r2, r3
 800a98e:	211d      	movs	r1, #29
 800a990:	4806      	ldr	r0, [pc, #24]	; (800a9ac <low_level_init+0x134>)
 800a992:	f7f8 fda0 	bl	80034d6 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800a996:	f107 0310 	add.w	r3, r7, #16
 800a99a:	461a      	mov	r2, r3
 800a99c:	211d      	movs	r1, #29
 800a99e:	4803      	ldr	r0, [pc, #12]	; (800a9ac <low_level_init+0x134>)
 800a9a0:	f7f8 fd31 	bl	8003406 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800a9a4:	bf00      	nop
 800a9a6:	3718      	adds	r7, #24
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	bd80      	pop	{r7, pc}
 800a9ac:	200027b0 	.word	0x200027b0
 800a9b0:	40028000 	.word	0x40028000
 800a9b4:	200027f8 	.word	0x200027f8
 800a9b8:	20000ee0 	.word	0x20000ee0
 800a9bc:	20000f60 	.word	0x20000f60
 800a9c0:	20002730 	.word	0x20002730

0800a9c4 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b08a      	sub	sp, #40	; 0x28
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
 800a9cc:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800a9ce:	4b4b      	ldr	r3, [pc, #300]	; (800aafc <low_level_output+0x138>)
 800a9d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9d2:	689b      	ldr	r3, [r3, #8]
 800a9d4:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800a9da:	2300      	movs	r3, #0
 800a9dc:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800a9de:	2300      	movs	r3, #0
 800a9e0:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800a9e6:	4b45      	ldr	r3, [pc, #276]	; (800aafc <low_level_output+0x138>)
 800a9e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9ea:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800a9f0:	683b      	ldr	r3, [r7, #0]
 800a9f2:	623b      	str	r3, [r7, #32]
 800a9f4:	e05a      	b.n	800aaac <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800a9f6:	69bb      	ldr	r3, [r7, #24]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	da03      	bge.n	800aa06 <low_level_output+0x42>
      {
        errval = ERR_USE;
 800a9fe:	23f8      	movs	r3, #248	; 0xf8
 800aa00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800aa04:	e05c      	b.n	800aac0 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800aa06:	6a3b      	ldr	r3, [r7, #32]
 800aa08:	895b      	ldrh	r3, [r3, #10]
 800aa0a:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800aa10:	e02f      	b.n	800aa72 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800aa12:	69fa      	ldr	r2, [r7, #28]
 800aa14:	693b      	ldr	r3, [r7, #16]
 800aa16:	18d0      	adds	r0, r2, r3
 800aa18:	6a3b      	ldr	r3, [r7, #32]
 800aa1a:	685a      	ldr	r2, [r3, #4]
 800aa1c:	68bb      	ldr	r3, [r7, #8]
 800aa1e:	18d1      	adds	r1, r2, r3
 800aa20:	693b      	ldr	r3, [r7, #16]
 800aa22:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800aa26:	3304      	adds	r3, #4
 800aa28:	461a      	mov	r2, r3
 800aa2a:	f006 ff12 	bl	8011852 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800aa2e:	69bb      	ldr	r3, [r7, #24]
 800aa30:	68db      	ldr	r3, [r3, #12]
 800aa32:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800aa34:	69bb      	ldr	r3, [r7, #24]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	da03      	bge.n	800aa44 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800aa3c:	23f8      	movs	r3, #248	; 0xf8
 800aa3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800aa42:	e03d      	b.n	800aac0 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800aa44:	69bb      	ldr	r3, [r7, #24]
 800aa46:	689b      	ldr	r3, [r3, #8]
 800aa48:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800aa4a:	693a      	ldr	r2, [r7, #16]
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	4413      	add	r3, r2
 800aa50:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800aa54:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800aa56:	68ba      	ldr	r2, [r7, #8]
 800aa58:	693b      	ldr	r3, [r7, #16]
 800aa5a:	1ad3      	subs	r3, r2, r3
 800aa5c:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800aa60:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800aa62:	697a      	ldr	r2, [r7, #20]
 800aa64:	693b      	ldr	r3, [r7, #16]
 800aa66:	1ad3      	subs	r3, r2, r3
 800aa68:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800aa6c:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800aa6e:	2300      	movs	r3, #0
 800aa70:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800aa72:	68fa      	ldr	r2, [r7, #12]
 800aa74:	693b      	ldr	r3, [r7, #16]
 800aa76:	4413      	add	r3, r2
 800aa78:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800aa7c:	4293      	cmp	r3, r2
 800aa7e:	d8c8      	bhi.n	800aa12 <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800aa80:	69fa      	ldr	r2, [r7, #28]
 800aa82:	693b      	ldr	r3, [r7, #16]
 800aa84:	18d0      	adds	r0, r2, r3
 800aa86:	6a3b      	ldr	r3, [r7, #32]
 800aa88:	685a      	ldr	r2, [r3, #4]
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	4413      	add	r3, r2
 800aa8e:	68fa      	ldr	r2, [r7, #12]
 800aa90:	4619      	mov	r1, r3
 800aa92:	f006 fede 	bl	8011852 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800aa96:	693a      	ldr	r2, [r7, #16]
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	4413      	add	r3, r2
 800aa9c:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800aa9e:	697a      	ldr	r2, [r7, #20]
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	4413      	add	r3, r2
 800aaa4:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800aaa6:	6a3b      	ldr	r3, [r7, #32]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	623b      	str	r3, [r7, #32]
 800aaac:	6a3b      	ldr	r3, [r7, #32]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d1a1      	bne.n	800a9f6 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800aab2:	6979      	ldr	r1, [r7, #20]
 800aab4:	4811      	ldr	r0, [pc, #68]	; (800aafc <low_level_output+0x138>)
 800aab6:	f7f8 fab7 	bl	8003028 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800aaba:	2300      	movs	r3, #0
 800aabc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800aac0:	4b0e      	ldr	r3, [pc, #56]	; (800aafc <low_level_output+0x138>)
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aac8:	3314      	adds	r3, #20
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f003 0320 	and.w	r3, r3, #32
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d00d      	beq.n	800aaf0 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800aad4:	4b09      	ldr	r3, [pc, #36]	; (800aafc <low_level_output+0x138>)
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aadc:	3314      	adds	r3, #20
 800aade:	2220      	movs	r2, #32
 800aae0:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800aae2:	4b06      	ldr	r3, [pc, #24]	; (800aafc <low_level_output+0x138>)
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aaea:	3304      	adds	r3, #4
 800aaec:	2200      	movs	r2, #0
 800aaee:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800aaf0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	3728      	adds	r7, #40	; 0x28
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	bd80      	pop	{r7, pc}
 800aafc:	200027b0 	.word	0x200027b0

0800ab00 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b08c      	sub	sp, #48	; 0x30
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800ab08:	2300      	movs	r3, #0
 800ab0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800ab10:	2300      	movs	r3, #0
 800ab12:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800ab14:	2300      	movs	r3, #0
 800ab16:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800ab18:	2300      	movs	r3, #0
 800ab1a:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800ab20:	2300      	movs	r3, #0
 800ab22:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 800ab24:	484e      	ldr	r0, [pc, #312]	; (800ac60 <low_level_input+0x160>)
 800ab26:	f7f8 fb69 	bl	80031fc <HAL_ETH_GetReceivedFrame>
 800ab2a:	4603      	mov	r3, r0
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d001      	beq.n	800ab34 <low_level_input+0x34>

    return NULL;
 800ab30:	2300      	movs	r3, #0
 800ab32:	e091      	b.n	800ac58 <low_level_input+0x158>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800ab34:	4b4a      	ldr	r3, [pc, #296]	; (800ac60 <low_level_input+0x160>)
 800ab36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab38:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800ab3a:	4b49      	ldr	r3, [pc, #292]	; (800ac60 <low_level_input+0x160>)
 800ab3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab3e:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800ab40:	89fb      	ldrh	r3, [r7, #14]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d006      	beq.n	800ab54 <low_level_input+0x54>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800ab46:	89fb      	ldrh	r3, [r7, #14]
 800ab48:	2203      	movs	r2, #3
 800ab4a:	4619      	mov	r1, r3
 800ab4c:	2004      	movs	r0, #4
 800ab4e:	f002 fbb5 	bl	800d2bc <pbuf_alloc>
 800ab52:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800ab54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d04b      	beq.n	800abf2 <low_level_input+0xf2>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800ab5a:	4b41      	ldr	r3, [pc, #260]	; (800ac60 <low_level_input+0x160>)
 800ab5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab5e:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800ab60:	2300      	movs	r3, #0
 800ab62:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800ab64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab66:	62bb      	str	r3, [r7, #40]	; 0x28
 800ab68:	e040      	b.n	800abec <low_level_input+0xec>
    {
      byteslefttocopy = q->len;
 800ab6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab6c:	895b      	ldrh	r3, [r3, #10]
 800ab6e:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800ab70:	2300      	movs	r3, #0
 800ab72:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800ab74:	e021      	b.n	800abba <low_level_input+0xba>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800ab76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab78:	685a      	ldr	r2, [r3, #4]
 800ab7a:	69bb      	ldr	r3, [r7, #24]
 800ab7c:	18d0      	adds	r0, r2, r3
 800ab7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab80:	69fb      	ldr	r3, [r7, #28]
 800ab82:	18d1      	adds	r1, r2, r3
 800ab84:	69fb      	ldr	r3, [r7, #28]
 800ab86:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800ab8a:	3304      	adds	r3, #4
 800ab8c:	461a      	mov	r2, r3
 800ab8e:	f006 fe60 	bl	8011852 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800ab92:	6a3b      	ldr	r3, [r7, #32]
 800ab94:	68db      	ldr	r3, [r3, #12]
 800ab96:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800ab98:	6a3b      	ldr	r3, [r7, #32]
 800ab9a:	689b      	ldr	r3, [r3, #8]
 800ab9c:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800ab9e:	69fa      	ldr	r2, [r7, #28]
 800aba0:	697b      	ldr	r3, [r7, #20]
 800aba2:	4413      	add	r3, r2
 800aba4:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800aba8:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800abaa:	69ba      	ldr	r2, [r7, #24]
 800abac:	69fb      	ldr	r3, [r7, #28]
 800abae:	1ad3      	subs	r3, r2, r3
 800abb0:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800abb4:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800abb6:	2300      	movs	r3, #0
 800abb8:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800abba:	697a      	ldr	r2, [r7, #20]
 800abbc:	69fb      	ldr	r3, [r7, #28]
 800abbe:	4413      	add	r3, r2
 800abc0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800abc4:	4293      	cmp	r3, r2
 800abc6:	d8d6      	bhi.n	800ab76 <low_level_input+0x76>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800abc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abca:	685a      	ldr	r2, [r3, #4]
 800abcc:	69bb      	ldr	r3, [r7, #24]
 800abce:	18d0      	adds	r0, r2, r3
 800abd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800abd2:	69fb      	ldr	r3, [r7, #28]
 800abd4:	4413      	add	r3, r2
 800abd6:	697a      	ldr	r2, [r7, #20]
 800abd8:	4619      	mov	r1, r3
 800abda:	f006 fe3a 	bl	8011852 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800abde:	69fa      	ldr	r2, [r7, #28]
 800abe0:	697b      	ldr	r3, [r7, #20]
 800abe2:	4413      	add	r3, r2
 800abe4:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800abe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	62bb      	str	r3, [r7, #40]	; 0x28
 800abec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d1bb      	bne.n	800ab6a <low_level_input+0x6a>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800abf2:	4b1b      	ldr	r3, [pc, #108]	; (800ac60 <low_level_input+0x160>)
 800abf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abf6:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800abf8:	2300      	movs	r3, #0
 800abfa:	613b      	str	r3, [r7, #16]
 800abfc:	e00b      	b.n	800ac16 <low_level_input+0x116>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800abfe:	6a3b      	ldr	r3, [r7, #32]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800ac06:	6a3b      	ldr	r3, [r7, #32]
 800ac08:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800ac0a:	6a3b      	ldr	r3, [r7, #32]
 800ac0c:	68db      	ldr	r3, [r3, #12]
 800ac0e:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800ac10:	693b      	ldr	r3, [r7, #16]
 800ac12:	3301      	adds	r3, #1
 800ac14:	613b      	str	r3, [r7, #16]
 800ac16:	4b12      	ldr	r3, [pc, #72]	; (800ac60 <low_level_input+0x160>)
 800ac18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac1a:	693a      	ldr	r2, [r7, #16]
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d3ee      	bcc.n	800abfe <low_level_input+0xfe>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800ac20:	4b0f      	ldr	r3, [pc, #60]	; (800ac60 <low_level_input+0x160>)
 800ac22:	2200      	movs	r2, #0
 800ac24:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800ac26:	4b0e      	ldr	r3, [pc, #56]	; (800ac60 <low_level_input+0x160>)
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac2e:	3314      	adds	r3, #20
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d00d      	beq.n	800ac56 <low_level_input+0x156>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800ac3a:	4b09      	ldr	r3, [pc, #36]	; (800ac60 <low_level_input+0x160>)
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac42:	3314      	adds	r3, #20
 800ac44:	2280      	movs	r2, #128	; 0x80
 800ac46:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800ac48:	4b05      	ldr	r3, [pc, #20]	; (800ac60 <low_level_input+0x160>)
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac50:	3308      	adds	r3, #8
 800ac52:	2200      	movs	r2, #0
 800ac54:	601a      	str	r2, [r3, #0]
  }
  return p;
 800ac56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800ac58:	4618      	mov	r0, r3
 800ac5a:	3730      	adds	r7, #48	; 0x30
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	bd80      	pop	{r7, pc}
 800ac60:	200027b0 	.word	0x200027b0

0800ac64 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800ac64:	b580      	push	{r7, lr}
 800ac66:	b084      	sub	sp, #16
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 800ac6c:	6878      	ldr	r0, [r7, #4]
 800ac6e:	f7ff ff47 	bl	800ab00 <low_level_input>
 800ac72:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d010      	beq.n	800ac9c <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	691b      	ldr	r3, [r3, #16]
 800ac7e:	6879      	ldr	r1, [r7, #4]
 800ac80:	68f8      	ldr	r0, [r7, #12]
 800ac82:	4798      	blx	r3
 800ac84:	4603      	mov	r3, r0
 800ac86:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 800ac88:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d006      	beq.n	800ac9e <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 800ac90:	68f8      	ldr	r0, [r7, #12]
 800ac92:	f002 fe81 	bl	800d998 <pbuf_free>
    p = NULL;
 800ac96:	2300      	movs	r3, #0
 800ac98:	60fb      	str	r3, [r7, #12]
 800ac9a:	e000      	b.n	800ac9e <ethernetif_input+0x3a>
  if (p == NULL) return;
 800ac9c:	bf00      	nop
  }
}
 800ac9e:	3710      	adds	r7, #16
 800aca0:	46bd      	mov	sp, r7
 800aca2:	bd80      	pop	{r7, pc}

0800aca4 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	b082      	sub	sp, #8
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d106      	bne.n	800acc0 <ethernetif_init+0x1c>
 800acb2:	4b0e      	ldr	r3, [pc, #56]	; (800acec <ethernetif_init+0x48>)
 800acb4:	f240 2219 	movw	r2, #537	; 0x219
 800acb8:	490d      	ldr	r1, [pc, #52]	; (800acf0 <ethernetif_init+0x4c>)
 800acba:	480e      	ldr	r0, [pc, #56]	; (800acf4 <ethernetif_init+0x50>)
 800acbc:	f006 fe82 	bl	80119c4 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2273      	movs	r2, #115	; 0x73
 800acc4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->name[1] = IFNAME1;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	2274      	movs	r2, #116	; 0x74
 800accc:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	4a09      	ldr	r2, [pc, #36]	; (800acf8 <ethernetif_init+0x54>)
 800acd4:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	4a08      	ldr	r2, [pc, #32]	; (800acfc <ethernetif_init+0x58>)
 800acda:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f7ff fdcb 	bl	800a878 <low_level_init>

  return ERR_OK;
 800ace2:	2300      	movs	r3, #0
}
 800ace4:	4618      	mov	r0, r3
 800ace6:	3708      	adds	r7, #8
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}
 800acec:	08012bec 	.word	0x08012bec
 800acf0:	08012c08 	.word	0x08012c08
 800acf4:	08012c18 	.word	0x08012c18
 800acf8:	0800ef7d 	.word	0x0800ef7d
 800acfc:	0800a9c5 	.word	0x0800a9c5

0800ad00 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800ad04:	f7f6 ff1e 	bl	8001b44 <HAL_GetTick>
 800ad08:	4603      	mov	r3, r0
}
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	bd80      	pop	{r7, pc}
	...

0800ad10 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800ad10:	b580      	push	{r7, lr}
 800ad12:	b084      	sub	sp, #16
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800ad18:	2300      	movs	r3, #0
 800ad1a:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ad26:	089b      	lsrs	r3, r3, #2
 800ad28:	f003 0301 	and.w	r3, r3, #1
 800ad2c:	b2db      	uxtb	r3, r3
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d05d      	beq.n	800adee <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800ad32:	4b34      	ldr	r3, [pc, #208]	; (800ae04 <ethernetif_update_config+0xf4>)
 800ad34:	685b      	ldr	r3, [r3, #4]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d03f      	beq.n	800adba <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800ad3a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ad3e:	2100      	movs	r1, #0
 800ad40:	4830      	ldr	r0, [pc, #192]	; (800ae04 <ethernetif_update_config+0xf4>)
 800ad42:	f7f8 fbc8 	bl	80034d6 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800ad46:	f7f6 fefd 	bl	8001b44 <HAL_GetTick>
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800ad4e:	f107 0308 	add.w	r3, r7, #8
 800ad52:	461a      	mov	r2, r3
 800ad54:	2101      	movs	r1, #1
 800ad56:	482b      	ldr	r0, [pc, #172]	; (800ae04 <ethernetif_update_config+0xf4>)
 800ad58:	f7f8 fb55 	bl	8003406 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800ad5c:	f7f6 fef2 	bl	8001b44 <HAL_GetTick>
 800ad60:	4602      	mov	r2, r0
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	1ad3      	subs	r3, r2, r3
 800ad66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ad6a:	d828      	bhi.n	800adbe <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800ad6c:	68bb      	ldr	r3, [r7, #8]
 800ad6e:	f003 0320 	and.w	r3, r3, #32
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d0eb      	beq.n	800ad4e <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800ad76:	f107 0308 	add.w	r3, r7, #8
 800ad7a:	461a      	mov	r2, r3
 800ad7c:	211f      	movs	r1, #31
 800ad7e:	4821      	ldr	r0, [pc, #132]	; (800ae04 <ethernetif_update_config+0xf4>)
 800ad80:	f7f8 fb41 	bl	8003406 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800ad84:	68bb      	ldr	r3, [r7, #8]
 800ad86:	f003 0310 	and.w	r3, r3, #16
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d004      	beq.n	800ad98 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800ad8e:	4b1d      	ldr	r3, [pc, #116]	; (800ae04 <ethernetif_update_config+0xf4>)
 800ad90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ad94:	60da      	str	r2, [r3, #12]
 800ad96:	e002      	b.n	800ad9e <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800ad98:	4b1a      	ldr	r3, [pc, #104]	; (800ae04 <ethernetif_update_config+0xf4>)
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	f003 0304 	and.w	r3, r3, #4
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d003      	beq.n	800adb0 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800ada8:	4b16      	ldr	r3, [pc, #88]	; (800ae04 <ethernetif_update_config+0xf4>)
 800adaa:	2200      	movs	r2, #0
 800adac:	609a      	str	r2, [r3, #8]
 800adae:	e016      	b.n	800adde <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800adb0:	4b14      	ldr	r3, [pc, #80]	; (800ae04 <ethernetif_update_config+0xf4>)
 800adb2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800adb6:	609a      	str	r2, [r3, #8]
 800adb8:	e011      	b.n	800adde <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800adba:	bf00      	nop
 800adbc:	e000      	b.n	800adc0 <ethernetif_update_config+0xb0>
          goto error;
 800adbe:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800adc0:	4b10      	ldr	r3, [pc, #64]	; (800ae04 <ethernetif_update_config+0xf4>)
 800adc2:	68db      	ldr	r3, [r3, #12]
 800adc4:	08db      	lsrs	r3, r3, #3
 800adc6:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800adc8:	4b0e      	ldr	r3, [pc, #56]	; (800ae04 <ethernetif_update_config+0xf4>)
 800adca:	689b      	ldr	r3, [r3, #8]
 800adcc:	085b      	lsrs	r3, r3, #1
 800adce:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800add0:	4313      	orrs	r3, r2
 800add2:	b29b      	uxth	r3, r3
 800add4:	461a      	mov	r2, r3
 800add6:	2100      	movs	r1, #0
 800add8:	480a      	ldr	r0, [pc, #40]	; (800ae04 <ethernetif_update_config+0xf4>)
 800adda:	f7f8 fb7c 	bl	80034d6 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800adde:	2100      	movs	r1, #0
 800ade0:	4808      	ldr	r0, [pc, #32]	; (800ae04 <ethernetif_update_config+0xf4>)
 800ade2:	f7f8 fc3d 	bl	8003660 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800ade6:	4807      	ldr	r0, [pc, #28]	; (800ae04 <ethernetif_update_config+0xf4>)
 800ade8:	f7f8 fbdb 	bl	80035a2 <HAL_ETH_Start>
 800adec:	e002      	b.n	800adf4 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800adee:	4805      	ldr	r0, [pc, #20]	; (800ae04 <ethernetif_update_config+0xf4>)
 800adf0:	f7f8 fc06 	bl	8003600 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800adf4:	6878      	ldr	r0, [r7, #4]
 800adf6:	f000 f807 	bl	800ae08 <ethernetif_notify_conn_changed>
}
 800adfa:	bf00      	nop
 800adfc:	3710      	adds	r7, #16
 800adfe:	46bd      	mov	sp, r7
 800ae00:	bd80      	pop	{r7, pc}
 800ae02:	bf00      	nop
 800ae04:	200027b0 	.word	0x200027b0

0800ae08 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800ae08:	b480      	push	{r7}
 800ae0a:	b083      	sub	sp, #12
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800ae10:	bf00      	nop
 800ae12:	370c      	adds	r7, #12
 800ae14:	46bd      	mov	sp, r7
 800ae16:	bc80      	pop	{r7}
 800ae18:	4770      	bx	lr

0800ae1a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ae1a:	b580      	push	{r7, lr}
 800ae1c:	b084      	sub	sp, #16
 800ae1e:	af00      	add	r7, sp, #0
 800ae20:	6078      	str	r0, [r7, #4]
 800ae22:	460b      	mov	r3, r1
 800ae24:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800ae26:	2300      	movs	r3, #0
 800ae28:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	7c1b      	ldrb	r3, [r3, #16]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d115      	bne.n	800ae5e <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ae32:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ae36:	2202      	movs	r2, #2
 800ae38:	2181      	movs	r1, #129	; 0x81
 800ae3a:	6878      	ldr	r0, [r7, #4]
 800ae3c:	f006 fb6f 	bl	801151e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	2201      	movs	r2, #1
 800ae44:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ae46:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ae4a:	2202      	movs	r2, #2
 800ae4c:	2101      	movs	r1, #1
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f006 fb65 	bl	801151e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2201      	movs	r2, #1
 800ae58:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800ae5c:	e012      	b.n	800ae84 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ae5e:	2340      	movs	r3, #64	; 0x40
 800ae60:	2202      	movs	r2, #2
 800ae62:	2181      	movs	r1, #129	; 0x81
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f006 fb5a 	bl	801151e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2201      	movs	r2, #1
 800ae6e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ae70:	2340      	movs	r3, #64	; 0x40
 800ae72:	2202      	movs	r2, #2
 800ae74:	2101      	movs	r1, #1
 800ae76:	6878      	ldr	r0, [r7, #4]
 800ae78:	f006 fb51 	bl	801151e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2201      	movs	r2, #1
 800ae80:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ae84:	2308      	movs	r3, #8
 800ae86:	2203      	movs	r2, #3
 800ae88:	2182      	movs	r1, #130	; 0x82
 800ae8a:	6878      	ldr	r0, [r7, #4]
 800ae8c:	f006 fb47 	bl	801151e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	2201      	movs	r2, #1
 800ae94:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ae96:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800ae9a:	f006 fcbb 	bl	8011814 <malloc>
 800ae9e:	4603      	mov	r3, r0
 800aea0:	461a      	mov	r2, r3
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  memset(pdev->pClassData,0,sizeof(USBD_CDC_HandleTypeDef)); // THIS LINE WAS ADDED
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aeae:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800aeb2:	2100      	movs	r1, #0
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	f006 fcd7 	bl	8011868 <memset>
  if (pdev->pClassData == NULL)
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d102      	bne.n	800aeca <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800aec4:	2301      	movs	r3, #1
 800aec6:	73fb      	strb	r3, [r7, #15]
 800aec8:	e026      	b.n	800af18 <USBD_CDC_Init+0xfe>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aed0:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800aedc:	68bb      	ldr	r3, [r7, #8]
 800aede:	2200      	movs	r2, #0
 800aee0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800aee4:	68bb      	ldr	r3, [r7, #8]
 800aee6:	2200      	movs	r2, #0
 800aee8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	7c1b      	ldrb	r3, [r3, #16]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d109      	bne.n	800af08 <USBD_CDC_Init+0xee>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800aef4:	68bb      	ldr	r3, [r7, #8]
 800aef6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800aefa:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aefe:	2101      	movs	r1, #1
 800af00:	6878      	ldr	r0, [r7, #4]
 800af02:	f006 fbfc 	bl	80116fe <USBD_LL_PrepareReceive>
 800af06:	e007      	b.n	800af18 <USBD_CDC_Init+0xfe>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800af08:	68bb      	ldr	r3, [r7, #8]
 800af0a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800af0e:	2340      	movs	r3, #64	; 0x40
 800af10:	2101      	movs	r1, #1
 800af12:	6878      	ldr	r0, [r7, #4]
 800af14:	f006 fbf3 	bl	80116fe <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800af18:	7bfb      	ldrb	r3, [r7, #15]
}
 800af1a:	4618      	mov	r0, r3
 800af1c:	3710      	adds	r7, #16
 800af1e:	46bd      	mov	sp, r7
 800af20:	bd80      	pop	{r7, pc}

0800af22 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800af22:	b580      	push	{r7, lr}
 800af24:	b084      	sub	sp, #16
 800af26:	af00      	add	r7, sp, #0
 800af28:	6078      	str	r0, [r7, #4]
 800af2a:	460b      	mov	r3, r1
 800af2c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800af2e:	2300      	movs	r3, #0
 800af30:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800af32:	2181      	movs	r1, #129	; 0x81
 800af34:	6878      	ldr	r0, [r7, #4]
 800af36:	f006 fb18 	bl	801156a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	2200      	movs	r2, #0
 800af3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800af40:	2101      	movs	r1, #1
 800af42:	6878      	ldr	r0, [r7, #4]
 800af44:	f006 fb11 	bl	801156a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	2200      	movs	r2, #0
 800af4c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800af50:	2182      	movs	r1, #130	; 0x82
 800af52:	6878      	ldr	r0, [r7, #4]
 800af54:	f006 fb09 	bl	801156a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2200      	movs	r2, #0
 800af5c:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af64:	2b00      	cmp	r3, #0
 800af66:	d00e      	beq.n	800af86 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800af6e:	685b      	ldr	r3, [r3, #4]
 800af70:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af78:	4618      	mov	r0, r3
 800af7a:	f006 fc53 	bl	8011824 <free>
    pdev->pClassData = NULL;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	2200      	movs	r2, #0
 800af82:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800af86:	7bfb      	ldrb	r3, [r7, #15]
}
 800af88:	4618      	mov	r0, r3
 800af8a:	3710      	adds	r7, #16
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}

0800af90 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b086      	sub	sp, #24
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
 800af98:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800afa0:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800afa2:	2300      	movs	r3, #0
 800afa4:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800afa6:	2300      	movs	r3, #0
 800afa8:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800afaa:	2300      	movs	r3, #0
 800afac:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800afae:	683b      	ldr	r3, [r7, #0]
 800afb0:	781b      	ldrb	r3, [r3, #0]
 800afb2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d039      	beq.n	800b02e <USBD_CDC_Setup+0x9e>
 800afba:	2b20      	cmp	r3, #32
 800afbc:	d17c      	bne.n	800b0b8 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	88db      	ldrh	r3, [r3, #6]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d029      	beq.n	800b01a <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	781b      	ldrb	r3, [r3, #0]
 800afca:	b25b      	sxtb	r3, r3
 800afcc:	2b00      	cmp	r3, #0
 800afce:	da11      	bge.n	800aff4 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800afd6:	689b      	ldr	r3, [r3, #8]
 800afd8:	683a      	ldr	r2, [r7, #0]
 800afda:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800afdc:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800afde:	683a      	ldr	r2, [r7, #0]
 800afe0:	88d2      	ldrh	r2, [r2, #6]
 800afe2:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800afe4:	6939      	ldr	r1, [r7, #16]
 800afe6:	683b      	ldr	r3, [r7, #0]
 800afe8:	88db      	ldrh	r3, [r3, #6]
 800afea:	461a      	mov	r2, r3
 800afec:	6878      	ldr	r0, [r7, #4]
 800afee:	f001 fa31 	bl	800c454 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800aff2:	e068      	b.n	800b0c6 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800aff4:	683b      	ldr	r3, [r7, #0]
 800aff6:	785a      	ldrb	r2, [r3, #1]
 800aff8:	693b      	ldr	r3, [r7, #16]
 800affa:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800affe:	683b      	ldr	r3, [r7, #0]
 800b000:	88db      	ldrh	r3, [r3, #6]
 800b002:	b2da      	uxtb	r2, r3
 800b004:	693b      	ldr	r3, [r7, #16]
 800b006:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800b00a:	6939      	ldr	r1, [r7, #16]
 800b00c:	683b      	ldr	r3, [r7, #0]
 800b00e:	88db      	ldrh	r3, [r3, #6]
 800b010:	461a      	mov	r2, r3
 800b012:	6878      	ldr	r0, [r7, #4]
 800b014:	f001 fa4c 	bl	800c4b0 <USBD_CtlPrepareRx>
      break;
 800b018:	e055      	b.n	800b0c6 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b020:	689b      	ldr	r3, [r3, #8]
 800b022:	683a      	ldr	r2, [r7, #0]
 800b024:	7850      	ldrb	r0, [r2, #1]
 800b026:	2200      	movs	r2, #0
 800b028:	6839      	ldr	r1, [r7, #0]
 800b02a:	4798      	blx	r3
      break;
 800b02c:	e04b      	b.n	800b0c6 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	785b      	ldrb	r3, [r3, #1]
 800b032:	2b0a      	cmp	r3, #10
 800b034:	d017      	beq.n	800b066 <USBD_CDC_Setup+0xd6>
 800b036:	2b0b      	cmp	r3, #11
 800b038:	d029      	beq.n	800b08e <USBD_CDC_Setup+0xfe>
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d133      	bne.n	800b0a6 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b044:	2b03      	cmp	r3, #3
 800b046:	d107      	bne.n	800b058 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800b048:	f107 030c 	add.w	r3, r7, #12
 800b04c:	2202      	movs	r2, #2
 800b04e:	4619      	mov	r1, r3
 800b050:	6878      	ldr	r0, [r7, #4]
 800b052:	f001 f9ff 	bl	800c454 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b056:	e02e      	b.n	800b0b6 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800b058:	6839      	ldr	r1, [r7, #0]
 800b05a:	6878      	ldr	r0, [r7, #4]
 800b05c:	f001 f990 	bl	800c380 <USBD_CtlError>
            ret = USBD_FAIL;
 800b060:	2302      	movs	r3, #2
 800b062:	75fb      	strb	r3, [r7, #23]
          break;
 800b064:	e027      	b.n	800b0b6 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b06c:	2b03      	cmp	r3, #3
 800b06e:	d107      	bne.n	800b080 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800b070:	f107 030f 	add.w	r3, r7, #15
 800b074:	2201      	movs	r2, #1
 800b076:	4619      	mov	r1, r3
 800b078:	6878      	ldr	r0, [r7, #4]
 800b07a:	f001 f9eb 	bl	800c454 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b07e:	e01a      	b.n	800b0b6 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800b080:	6839      	ldr	r1, [r7, #0]
 800b082:	6878      	ldr	r0, [r7, #4]
 800b084:	f001 f97c 	bl	800c380 <USBD_CtlError>
            ret = USBD_FAIL;
 800b088:	2302      	movs	r3, #2
 800b08a:	75fb      	strb	r3, [r7, #23]
          break;
 800b08c:	e013      	b.n	800b0b6 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b094:	2b03      	cmp	r3, #3
 800b096:	d00d      	beq.n	800b0b4 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800b098:	6839      	ldr	r1, [r7, #0]
 800b09a:	6878      	ldr	r0, [r7, #4]
 800b09c:	f001 f970 	bl	800c380 <USBD_CtlError>
            ret = USBD_FAIL;
 800b0a0:	2302      	movs	r3, #2
 800b0a2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b0a4:	e006      	b.n	800b0b4 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800b0a6:	6839      	ldr	r1, [r7, #0]
 800b0a8:	6878      	ldr	r0, [r7, #4]
 800b0aa:	f001 f969 	bl	800c380 <USBD_CtlError>
          ret = USBD_FAIL;
 800b0ae:	2302      	movs	r3, #2
 800b0b0:	75fb      	strb	r3, [r7, #23]
          break;
 800b0b2:	e000      	b.n	800b0b6 <USBD_CDC_Setup+0x126>
          break;
 800b0b4:	bf00      	nop
      }
      break;
 800b0b6:	e006      	b.n	800b0c6 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800b0b8:	6839      	ldr	r1, [r7, #0]
 800b0ba:	6878      	ldr	r0, [r7, #4]
 800b0bc:	f001 f960 	bl	800c380 <USBD_CtlError>
      ret = USBD_FAIL;
 800b0c0:	2302      	movs	r3, #2
 800b0c2:	75fb      	strb	r3, [r7, #23]
      break;
 800b0c4:	bf00      	nop
  }

  return ret;
 800b0c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	3718      	adds	r7, #24
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	bd80      	pop	{r7, pc}

0800b0d0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b084      	sub	sp, #16
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
 800b0d8:	460b      	mov	r3, r1
 800b0da:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b0e2:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b0ea:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d03a      	beq.n	800b16c <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800b0f6:	78fa      	ldrb	r2, [r7, #3]
 800b0f8:	6879      	ldr	r1, [r7, #4]
 800b0fa:	4613      	mov	r3, r2
 800b0fc:	009b      	lsls	r3, r3, #2
 800b0fe:	4413      	add	r3, r2
 800b100:	009b      	lsls	r3, r3, #2
 800b102:	440b      	add	r3, r1
 800b104:	331c      	adds	r3, #28
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d029      	beq.n	800b160 <USBD_CDC_DataIn+0x90>
 800b10c:	78fa      	ldrb	r2, [r7, #3]
 800b10e:	6879      	ldr	r1, [r7, #4]
 800b110:	4613      	mov	r3, r2
 800b112:	009b      	lsls	r3, r3, #2
 800b114:	4413      	add	r3, r2
 800b116:	009b      	lsls	r3, r3, #2
 800b118:	440b      	add	r3, r1
 800b11a:	331c      	adds	r3, #28
 800b11c:	681a      	ldr	r2, [r3, #0]
 800b11e:	78f9      	ldrb	r1, [r7, #3]
 800b120:	68b8      	ldr	r0, [r7, #8]
 800b122:	460b      	mov	r3, r1
 800b124:	00db      	lsls	r3, r3, #3
 800b126:	1a5b      	subs	r3, r3, r1
 800b128:	009b      	lsls	r3, r3, #2
 800b12a:	4403      	add	r3, r0
 800b12c:	3344      	adds	r3, #68	; 0x44
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	fbb2 f1f3 	udiv	r1, r2, r3
 800b134:	fb03 f301 	mul.w	r3, r3, r1
 800b138:	1ad3      	subs	r3, r2, r3
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d110      	bne.n	800b160 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800b13e:	78fa      	ldrb	r2, [r7, #3]
 800b140:	6879      	ldr	r1, [r7, #4]
 800b142:	4613      	mov	r3, r2
 800b144:	009b      	lsls	r3, r3, #2
 800b146:	4413      	add	r3, r2
 800b148:	009b      	lsls	r3, r3, #2
 800b14a:	440b      	add	r3, r1
 800b14c:	331c      	adds	r3, #28
 800b14e:	2200      	movs	r2, #0
 800b150:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b152:	78f9      	ldrb	r1, [r7, #3]
 800b154:	2300      	movs	r3, #0
 800b156:	2200      	movs	r2, #0
 800b158:	6878      	ldr	r0, [r7, #4]
 800b15a:	f006 faad 	bl	80116b8 <USBD_LL_Transmit>
 800b15e:	e003      	b.n	800b168 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	2200      	movs	r2, #0
 800b164:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800b168:	2300      	movs	r3, #0
 800b16a:	e000      	b.n	800b16e <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800b16c:	2302      	movs	r3, #2
  }
}
 800b16e:	4618      	mov	r0, r3
 800b170:	3710      	adds	r7, #16
 800b172:	46bd      	mov	sp, r7
 800b174:	bd80      	pop	{r7, pc}

0800b176 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b176:	b580      	push	{r7, lr}
 800b178:	b084      	sub	sp, #16
 800b17a:	af00      	add	r7, sp, #0
 800b17c:	6078      	str	r0, [r7, #4]
 800b17e:	460b      	mov	r3, r1
 800b180:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b188:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b18a:	78fb      	ldrb	r3, [r7, #3]
 800b18c:	4619      	mov	r1, r3
 800b18e:	6878      	ldr	r0, [r7, #4]
 800b190:	f006 fad8 	bl	8011744 <USBD_LL_GetRxDataSize>
 800b194:	4602      	mov	r2, r0
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d00d      	beq.n	800b1c2 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b1ac:	68db      	ldr	r3, [r3, #12]
 800b1ae:	68fa      	ldr	r2, [r7, #12]
 800b1b0:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800b1b4:	68fa      	ldr	r2, [r7, #12]
 800b1b6:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800b1ba:	4611      	mov	r1, r2
 800b1bc:	4798      	blx	r3

    return USBD_OK;
 800b1be:	2300      	movs	r3, #0
 800b1c0:	e000      	b.n	800b1c4 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800b1c2:	2302      	movs	r3, #2
  }
}
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	3710      	adds	r7, #16
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	bd80      	pop	{r7, pc}

0800b1cc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b084      	sub	sp, #16
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b1da:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d015      	beq.n	800b212 <USBD_CDC_EP0_RxReady+0x46>
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b1ec:	2bff      	cmp	r3, #255	; 0xff
 800b1ee:	d010      	beq.n	800b212 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b1f6:	689b      	ldr	r3, [r3, #8]
 800b1f8:	68fa      	ldr	r2, [r7, #12]
 800b1fa:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800b1fe:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800b200:	68fa      	ldr	r2, [r7, #12]
 800b202:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b206:	b292      	uxth	r2, r2
 800b208:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	22ff      	movs	r2, #255	; 0xff
 800b20e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800b212:	2300      	movs	r3, #0
}
 800b214:	4618      	mov	r0, r3
 800b216:	3710      	adds	r7, #16
 800b218:	46bd      	mov	sp, r7
 800b21a:	bd80      	pop	{r7, pc}

0800b21c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b21c:	b480      	push	{r7}
 800b21e:	b083      	sub	sp, #12
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	2243      	movs	r2, #67	; 0x43
 800b228:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800b22a:	4b03      	ldr	r3, [pc, #12]	; (800b238 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800b22c:	4618      	mov	r0, r3
 800b22e:	370c      	adds	r7, #12
 800b230:	46bd      	mov	sp, r7
 800b232:	bc80      	pop	{r7}
 800b234:	4770      	bx	lr
 800b236:	bf00      	nop
 800b238:	20000098 	.word	0x20000098

0800b23c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b23c:	b480      	push	{r7}
 800b23e:	b083      	sub	sp, #12
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	2243      	movs	r2, #67	; 0x43
 800b248:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800b24a:	4b03      	ldr	r3, [pc, #12]	; (800b258 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800b24c:	4618      	mov	r0, r3
 800b24e:	370c      	adds	r7, #12
 800b250:	46bd      	mov	sp, r7
 800b252:	bc80      	pop	{r7}
 800b254:	4770      	bx	lr
 800b256:	bf00      	nop
 800b258:	20000054 	.word	0x20000054

0800b25c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b25c:	b480      	push	{r7}
 800b25e:	b083      	sub	sp, #12
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	2243      	movs	r2, #67	; 0x43
 800b268:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800b26a:	4b03      	ldr	r3, [pc, #12]	; (800b278 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800b26c:	4618      	mov	r0, r3
 800b26e:	370c      	adds	r7, #12
 800b270:	46bd      	mov	sp, r7
 800b272:	bc80      	pop	{r7}
 800b274:	4770      	bx	lr
 800b276:	bf00      	nop
 800b278:	200000dc 	.word	0x200000dc

0800b27c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b27c:	b480      	push	{r7}
 800b27e:	b083      	sub	sp, #12
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	220a      	movs	r2, #10
 800b288:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800b28a:	4b03      	ldr	r3, [pc, #12]	; (800b298 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	370c      	adds	r7, #12
 800b290:	46bd      	mov	sp, r7
 800b292:	bc80      	pop	{r7}
 800b294:	4770      	bx	lr
 800b296:	bf00      	nop
 800b298:	20000010 	.word	0x20000010

0800b29c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b085      	sub	sp, #20
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
 800b2a4:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800b2a6:	2302      	movs	r3, #2
 800b2a8:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800b2aa:	683b      	ldr	r3, [r7, #0]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d005      	beq.n	800b2bc <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	683a      	ldr	r2, [r7, #0]
 800b2b4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800b2bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2be:	4618      	mov	r0, r3
 800b2c0:	3714      	adds	r7, #20
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bc80      	pop	{r7}
 800b2c6:	4770      	bx	lr

0800b2c8 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800b2c8:	b480      	push	{r7}
 800b2ca:	b087      	sub	sp, #28
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	60f8      	str	r0, [r7, #12]
 800b2d0:	60b9      	str	r1, [r7, #8]
 800b2d2:	4613      	mov	r3, r2
 800b2d4:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2dc:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800b2de:	697b      	ldr	r3, [r7, #20]
 800b2e0:	68ba      	ldr	r2, [r7, #8]
 800b2e2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b2e6:	88fa      	ldrh	r2, [r7, #6]
 800b2e8:	697b      	ldr	r3, [r7, #20]
 800b2ea:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800b2ee:	2300      	movs	r3, #0
}
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	371c      	adds	r7, #28
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	bc80      	pop	{r7}
 800b2f8:	4770      	bx	lr

0800b2fa <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800b2fa:	b480      	push	{r7}
 800b2fc:	b085      	sub	sp, #20
 800b2fe:	af00      	add	r7, sp, #0
 800b300:	6078      	str	r0, [r7, #4]
 800b302:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b30a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	683a      	ldr	r2, [r7, #0]
 800b310:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800b314:	2300      	movs	r3, #0
}
 800b316:	4618      	mov	r0, r3
 800b318:	3714      	adds	r7, #20
 800b31a:	46bd      	mov	sp, r7
 800b31c:	bc80      	pop	{r7}
 800b31e:	4770      	bx	lr

0800b320 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b084      	sub	sp, #16
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b32e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b336:	2b00      	cmp	r3, #0
 800b338:	d01c      	beq.n	800b374 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b340:	2b00      	cmp	r3, #0
 800b342:	d115      	bne.n	800b370 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	2201      	movs	r2, #1
 800b348:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800b362:	b29b      	uxth	r3, r3
 800b364:	2181      	movs	r1, #129	; 0x81
 800b366:	6878      	ldr	r0, [r7, #4]
 800b368:	f006 f9a6 	bl	80116b8 <USBD_LL_Transmit>

      return USBD_OK;
 800b36c:	2300      	movs	r3, #0
 800b36e:	e002      	b.n	800b376 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800b370:	2301      	movs	r3, #1
 800b372:	e000      	b.n	800b376 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800b374:	2302      	movs	r3, #2
  }
}
 800b376:	4618      	mov	r0, r3
 800b378:	3710      	adds	r7, #16
 800b37a:	46bd      	mov	sp, r7
 800b37c:	bd80      	pop	{r7, pc}

0800b37e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b37e:	b580      	push	{r7, lr}
 800b380:	b084      	sub	sp, #16
 800b382:	af00      	add	r7, sp, #0
 800b384:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b38c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b394:	2b00      	cmp	r3, #0
 800b396:	d017      	beq.n	800b3c8 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	7c1b      	ldrb	r3, [r3, #16]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d109      	bne.n	800b3b4 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b3a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b3aa:	2101      	movs	r1, #1
 800b3ac:	6878      	ldr	r0, [r7, #4]
 800b3ae:	f006 f9a6 	bl	80116fe <USBD_LL_PrepareReceive>
 800b3b2:	e007      	b.n	800b3c4 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b3ba:	2340      	movs	r3, #64	; 0x40
 800b3bc:	2101      	movs	r1, #1
 800b3be:	6878      	ldr	r0, [r7, #4]
 800b3c0:	f006 f99d 	bl	80116fe <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	e000      	b.n	800b3ca <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800b3c8:	2302      	movs	r3, #2
  }
}
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	3710      	adds	r7, #16
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	bd80      	pop	{r7, pc}

0800b3d2 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b3d2:	b580      	push	{r7, lr}
 800b3d4:	b084      	sub	sp, #16
 800b3d6:	af00      	add	r7, sp, #0
 800b3d8:	60f8      	str	r0, [r7, #12]
 800b3da:	60b9      	str	r1, [r7, #8]
 800b3dc:	4613      	mov	r3, r2
 800b3de:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d101      	bne.n	800b3ea <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800b3e6:	2302      	movs	r3, #2
 800b3e8:	e01a      	b.n	800b420 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d003      	beq.n	800b3fc <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d003      	beq.n	800b40a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	68ba      	ldr	r2, [r7, #8]
 800b406:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	2201      	movs	r2, #1
 800b40e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	79fa      	ldrb	r2, [r7, #7]
 800b416:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800b418:	68f8      	ldr	r0, [r7, #12]
 800b41a:	f006 f81b 	bl	8011454 <USBD_LL_Init>

  return USBD_OK;
 800b41e:	2300      	movs	r3, #0
}
 800b420:	4618      	mov	r0, r3
 800b422:	3710      	adds	r7, #16
 800b424:	46bd      	mov	sp, r7
 800b426:	bd80      	pop	{r7, pc}

0800b428 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b428:	b480      	push	{r7}
 800b42a:	b085      	sub	sp, #20
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
 800b430:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800b432:	2300      	movs	r3, #0
 800b434:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d006      	beq.n	800b44a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	683a      	ldr	r2, [r7, #0]
 800b440:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800b444:	2300      	movs	r3, #0
 800b446:	73fb      	strb	r3, [r7, #15]
 800b448:	e001      	b.n	800b44e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800b44a:	2302      	movs	r3, #2
 800b44c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b44e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b450:	4618      	mov	r0, r3
 800b452:	3714      	adds	r7, #20
 800b454:	46bd      	mov	sp, r7
 800b456:	bc80      	pop	{r7}
 800b458:	4770      	bx	lr

0800b45a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b45a:	b580      	push	{r7, lr}
 800b45c:	b082      	sub	sp, #8
 800b45e:	af00      	add	r7, sp, #0
 800b460:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800b462:	6878      	ldr	r0, [r7, #4]
 800b464:	f006 f840 	bl	80114e8 <USBD_LL_Start>

  return USBD_OK;
 800b468:	2300      	movs	r3, #0
}
 800b46a:	4618      	mov	r0, r3
 800b46c:	3708      	adds	r7, #8
 800b46e:	46bd      	mov	sp, r7
 800b470:	bd80      	pop	{r7, pc}

0800b472 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b472:	b480      	push	{r7}
 800b474:	b083      	sub	sp, #12
 800b476:	af00      	add	r7, sp, #0
 800b478:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b47a:	2300      	movs	r3, #0
}
 800b47c:	4618      	mov	r0, r3
 800b47e:	370c      	adds	r7, #12
 800b480:	46bd      	mov	sp, r7
 800b482:	bc80      	pop	{r7}
 800b484:	4770      	bx	lr

0800b486 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b486:	b580      	push	{r7, lr}
 800b488:	b084      	sub	sp, #16
 800b48a:	af00      	add	r7, sp, #0
 800b48c:	6078      	str	r0, [r7, #4]
 800b48e:	460b      	mov	r3, r1
 800b490:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800b492:	2302      	movs	r3, #2
 800b494:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d00c      	beq.n	800b4ba <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	78fa      	ldrb	r2, [r7, #3]
 800b4aa:	4611      	mov	r1, r2
 800b4ac:	6878      	ldr	r0, [r7, #4]
 800b4ae:	4798      	blx	r3
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d101      	bne.n	800b4ba <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800b4ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4bc:	4618      	mov	r0, r3
 800b4be:	3710      	adds	r7, #16
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	bd80      	pop	{r7, pc}

0800b4c4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b082      	sub	sp, #8
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
 800b4cc:	460b      	mov	r3, r1
 800b4ce:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b4d6:	685b      	ldr	r3, [r3, #4]
 800b4d8:	78fa      	ldrb	r2, [r7, #3]
 800b4da:	4611      	mov	r1, r2
 800b4dc:	6878      	ldr	r0, [r7, #4]
 800b4de:	4798      	blx	r3

  return USBD_OK;
 800b4e0:	2300      	movs	r3, #0
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	3708      	adds	r7, #8
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	bd80      	pop	{r7, pc}

0800b4ea <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b4ea:	b580      	push	{r7, lr}
 800b4ec:	b082      	sub	sp, #8
 800b4ee:	af00      	add	r7, sp, #0
 800b4f0:	6078      	str	r0, [r7, #4]
 800b4f2:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b4fa:	6839      	ldr	r1, [r7, #0]
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	f000 ff03 	bl	800c308 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	2201      	movs	r2, #1
 800b506:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800b510:	461a      	mov	r2, r3
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b51e:	f003 031f 	and.w	r3, r3, #31
 800b522:	2b01      	cmp	r3, #1
 800b524:	d00c      	beq.n	800b540 <USBD_LL_SetupStage+0x56>
 800b526:	2b01      	cmp	r3, #1
 800b528:	d302      	bcc.n	800b530 <USBD_LL_SetupStage+0x46>
 800b52a:	2b02      	cmp	r3, #2
 800b52c:	d010      	beq.n	800b550 <USBD_LL_SetupStage+0x66>
 800b52e:	e017      	b.n	800b560 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b536:	4619      	mov	r1, r3
 800b538:	6878      	ldr	r0, [r7, #4]
 800b53a:	f000 fa03 	bl	800b944 <USBD_StdDevReq>
      break;
 800b53e:	e01a      	b.n	800b576 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b546:	4619      	mov	r1, r3
 800b548:	6878      	ldr	r0, [r7, #4]
 800b54a:	f000 fa65 	bl	800ba18 <USBD_StdItfReq>
      break;
 800b54e:	e012      	b.n	800b576 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b556:	4619      	mov	r1, r3
 800b558:	6878      	ldr	r0, [r7, #4]
 800b55a:	f000 faa3 	bl	800baa4 <USBD_StdEPReq>
      break;
 800b55e:	e00a      	b.n	800b576 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b566:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b56a:	b2db      	uxtb	r3, r3
 800b56c:	4619      	mov	r1, r3
 800b56e:	6878      	ldr	r0, [r7, #4]
 800b570:	f006 f81a 	bl	80115a8 <USBD_LL_StallEP>
      break;
 800b574:	bf00      	nop
  }

  return USBD_OK;
 800b576:	2300      	movs	r3, #0
}
 800b578:	4618      	mov	r0, r3
 800b57a:	3708      	adds	r7, #8
 800b57c:	46bd      	mov	sp, r7
 800b57e:	bd80      	pop	{r7, pc}

0800b580 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b580:	b580      	push	{r7, lr}
 800b582:	b086      	sub	sp, #24
 800b584:	af00      	add	r7, sp, #0
 800b586:	60f8      	str	r0, [r7, #12]
 800b588:	460b      	mov	r3, r1
 800b58a:	607a      	str	r2, [r7, #4]
 800b58c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b58e:	7afb      	ldrb	r3, [r7, #11]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d14b      	bne.n	800b62c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b59a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b5a2:	2b03      	cmp	r3, #3
 800b5a4:	d134      	bne.n	800b610 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800b5a6:	697b      	ldr	r3, [r7, #20]
 800b5a8:	68da      	ldr	r2, [r3, #12]
 800b5aa:	697b      	ldr	r3, [r7, #20]
 800b5ac:	691b      	ldr	r3, [r3, #16]
 800b5ae:	429a      	cmp	r2, r3
 800b5b0:	d919      	bls.n	800b5e6 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800b5b2:	697b      	ldr	r3, [r7, #20]
 800b5b4:	68da      	ldr	r2, [r3, #12]
 800b5b6:	697b      	ldr	r3, [r7, #20]
 800b5b8:	691b      	ldr	r3, [r3, #16]
 800b5ba:	1ad2      	subs	r2, r2, r3
 800b5bc:	697b      	ldr	r3, [r7, #20]
 800b5be:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b5c0:	697b      	ldr	r3, [r7, #20]
 800b5c2:	68da      	ldr	r2, [r3, #12]
 800b5c4:	697b      	ldr	r3, [r7, #20]
 800b5c6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b5c8:	429a      	cmp	r2, r3
 800b5ca:	d203      	bcs.n	800b5d4 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b5cc:	697b      	ldr	r3, [r7, #20]
 800b5ce:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800b5d0:	b29b      	uxth	r3, r3
 800b5d2:	e002      	b.n	800b5da <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b5d4:	697b      	ldr	r3, [r7, #20]
 800b5d6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b5d8:	b29b      	uxth	r3, r3
 800b5da:	461a      	mov	r2, r3
 800b5dc:	6879      	ldr	r1, [r7, #4]
 800b5de:	68f8      	ldr	r0, [r7, #12]
 800b5e0:	f000 ff84 	bl	800c4ec <USBD_CtlContinueRx>
 800b5e4:	e038      	b.n	800b658 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b5ec:	691b      	ldr	r3, [r3, #16]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d00a      	beq.n	800b608 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b5f8:	2b03      	cmp	r3, #3
 800b5fa:	d105      	bne.n	800b608 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b602:	691b      	ldr	r3, [r3, #16]
 800b604:	68f8      	ldr	r0, [r7, #12]
 800b606:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800b608:	68f8      	ldr	r0, [r7, #12]
 800b60a:	f000 ff81 	bl	800c510 <USBD_CtlSendStatus>
 800b60e:	e023      	b.n	800b658 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b616:	2b05      	cmp	r3, #5
 800b618:	d11e      	bne.n	800b658 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	2200      	movs	r2, #0
 800b61e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800b622:	2100      	movs	r1, #0
 800b624:	68f8      	ldr	r0, [r7, #12]
 800b626:	f005 ffbf 	bl	80115a8 <USBD_LL_StallEP>
 800b62a:	e015      	b.n	800b658 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b632:	699b      	ldr	r3, [r3, #24]
 800b634:	2b00      	cmp	r3, #0
 800b636:	d00d      	beq.n	800b654 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800b63e:	2b03      	cmp	r3, #3
 800b640:	d108      	bne.n	800b654 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b648:	699b      	ldr	r3, [r3, #24]
 800b64a:	7afa      	ldrb	r2, [r7, #11]
 800b64c:	4611      	mov	r1, r2
 800b64e:	68f8      	ldr	r0, [r7, #12]
 800b650:	4798      	blx	r3
 800b652:	e001      	b.n	800b658 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b654:	2302      	movs	r3, #2
 800b656:	e000      	b.n	800b65a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800b658:	2300      	movs	r3, #0
}
 800b65a:	4618      	mov	r0, r3
 800b65c:	3718      	adds	r7, #24
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}

0800b662 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b662:	b580      	push	{r7, lr}
 800b664:	b086      	sub	sp, #24
 800b666:	af00      	add	r7, sp, #0
 800b668:	60f8      	str	r0, [r7, #12]
 800b66a:	460b      	mov	r3, r1
 800b66c:	607a      	str	r2, [r7, #4]
 800b66e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b670:	7afb      	ldrb	r3, [r7, #11]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d17f      	bne.n	800b776 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	3314      	adds	r3, #20
 800b67a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b682:	2b02      	cmp	r3, #2
 800b684:	d15c      	bne.n	800b740 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800b686:	697b      	ldr	r3, [r7, #20]
 800b688:	68da      	ldr	r2, [r3, #12]
 800b68a:	697b      	ldr	r3, [r7, #20]
 800b68c:	691b      	ldr	r3, [r3, #16]
 800b68e:	429a      	cmp	r2, r3
 800b690:	d915      	bls.n	800b6be <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	68da      	ldr	r2, [r3, #12]
 800b696:	697b      	ldr	r3, [r7, #20]
 800b698:	691b      	ldr	r3, [r3, #16]
 800b69a:	1ad2      	subs	r2, r2, r3
 800b69c:	697b      	ldr	r3, [r7, #20]
 800b69e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800b6a0:	697b      	ldr	r3, [r7, #20]
 800b6a2:	68db      	ldr	r3, [r3, #12]
 800b6a4:	b29b      	uxth	r3, r3
 800b6a6:	461a      	mov	r2, r3
 800b6a8:	6879      	ldr	r1, [r7, #4]
 800b6aa:	68f8      	ldr	r0, [r7, #12]
 800b6ac:	f000 feee 	bl	800c48c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	2100      	movs	r1, #0
 800b6b6:	68f8      	ldr	r0, [r7, #12]
 800b6b8:	f006 f821 	bl	80116fe <USBD_LL_PrepareReceive>
 800b6bc:	e04e      	b.n	800b75c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b6be:	697b      	ldr	r3, [r7, #20]
 800b6c0:	689b      	ldr	r3, [r3, #8]
 800b6c2:	697a      	ldr	r2, [r7, #20]
 800b6c4:	6912      	ldr	r2, [r2, #16]
 800b6c6:	fbb3 f1f2 	udiv	r1, r3, r2
 800b6ca:	fb02 f201 	mul.w	r2, r2, r1
 800b6ce:	1a9b      	subs	r3, r3, r2
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d11c      	bne.n	800b70e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800b6d4:	697b      	ldr	r3, [r7, #20]
 800b6d6:	689a      	ldr	r2, [r3, #8]
 800b6d8:	697b      	ldr	r3, [r7, #20]
 800b6da:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b6dc:	429a      	cmp	r2, r3
 800b6de:	d316      	bcc.n	800b70e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800b6e0:	697b      	ldr	r3, [r7, #20]
 800b6e2:	689a      	ldr	r2, [r3, #8]
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b6ea:	429a      	cmp	r2, r3
 800b6ec:	d20f      	bcs.n	800b70e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	2100      	movs	r1, #0
 800b6f2:	68f8      	ldr	r0, [r7, #12]
 800b6f4:	f000 feca 	bl	800c48c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b700:	2300      	movs	r3, #0
 800b702:	2200      	movs	r2, #0
 800b704:	2100      	movs	r1, #0
 800b706:	68f8      	ldr	r0, [r7, #12]
 800b708:	f005 fff9 	bl	80116fe <USBD_LL_PrepareReceive>
 800b70c:	e026      	b.n	800b75c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b714:	68db      	ldr	r3, [r3, #12]
 800b716:	2b00      	cmp	r3, #0
 800b718:	d00a      	beq.n	800b730 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b720:	2b03      	cmp	r3, #3
 800b722:	d105      	bne.n	800b730 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b72a:	68db      	ldr	r3, [r3, #12]
 800b72c:	68f8      	ldr	r0, [r7, #12]
 800b72e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800b730:	2180      	movs	r1, #128	; 0x80
 800b732:	68f8      	ldr	r0, [r7, #12]
 800b734:	f005 ff38 	bl	80115a8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800b738:	68f8      	ldr	r0, [r7, #12]
 800b73a:	f000 fefc 	bl	800c536 <USBD_CtlReceiveStatus>
 800b73e:	e00d      	b.n	800b75c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b746:	2b04      	cmp	r3, #4
 800b748:	d004      	beq.n	800b754 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b750:	2b00      	cmp	r3, #0
 800b752:	d103      	bne.n	800b75c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800b754:	2180      	movs	r1, #128	; 0x80
 800b756:	68f8      	ldr	r0, [r7, #12]
 800b758:	f005 ff26 	bl	80115a8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b762:	2b01      	cmp	r3, #1
 800b764:	d11d      	bne.n	800b7a2 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800b766:	68f8      	ldr	r0, [r7, #12]
 800b768:	f7ff fe83 	bl	800b472 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	2200      	movs	r2, #0
 800b770:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b774:	e015      	b.n	800b7a2 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b77c:	695b      	ldr	r3, [r3, #20]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d00d      	beq.n	800b79e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800b788:	2b03      	cmp	r3, #3
 800b78a:	d108      	bne.n	800b79e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b792:	695b      	ldr	r3, [r3, #20]
 800b794:	7afa      	ldrb	r2, [r7, #11]
 800b796:	4611      	mov	r1, r2
 800b798:	68f8      	ldr	r0, [r7, #12]
 800b79a:	4798      	blx	r3
 800b79c:	e001      	b.n	800b7a2 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b79e:	2302      	movs	r3, #2
 800b7a0:	e000      	b.n	800b7a4 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800b7a2:	2300      	movs	r3, #0
}
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	3718      	adds	r7, #24
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	bd80      	pop	{r7, pc}

0800b7ac <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b082      	sub	sp, #8
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b7b4:	2340      	movs	r3, #64	; 0x40
 800b7b6:	2200      	movs	r2, #0
 800b7b8:	2100      	movs	r1, #0
 800b7ba:	6878      	ldr	r0, [r7, #4]
 800b7bc:	f005 feaf 	bl	801151e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	2201      	movs	r2, #1
 800b7c4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2240      	movs	r2, #64	; 0x40
 800b7cc:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b7d0:	2340      	movs	r3, #64	; 0x40
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	2180      	movs	r1, #128	; 0x80
 800b7d6:	6878      	ldr	r0, [r7, #4]
 800b7d8:	f005 fea1 	bl	801151e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2201      	movs	r2, #1
 800b7e0:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	2240      	movs	r2, #64	; 0x40
 800b7e6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2201      	movs	r2, #1
 800b7ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	2200      	movs	r2, #0
 800b802:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d009      	beq.n	800b824 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b816:	685b      	ldr	r3, [r3, #4]
 800b818:	687a      	ldr	r2, [r7, #4]
 800b81a:	6852      	ldr	r2, [r2, #4]
 800b81c:	b2d2      	uxtb	r2, r2
 800b81e:	4611      	mov	r1, r2
 800b820:	6878      	ldr	r0, [r7, #4]
 800b822:	4798      	blx	r3
  }

  return USBD_OK;
 800b824:	2300      	movs	r3, #0
}
 800b826:	4618      	mov	r0, r3
 800b828:	3708      	adds	r7, #8
 800b82a:	46bd      	mov	sp, r7
 800b82c:	bd80      	pop	{r7, pc}

0800b82e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b82e:	b480      	push	{r7}
 800b830:	b083      	sub	sp, #12
 800b832:	af00      	add	r7, sp, #0
 800b834:	6078      	str	r0, [r7, #4]
 800b836:	460b      	mov	r3, r1
 800b838:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	78fa      	ldrb	r2, [r7, #3]
 800b83e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b840:	2300      	movs	r3, #0
}
 800b842:	4618      	mov	r0, r3
 800b844:	370c      	adds	r7, #12
 800b846:	46bd      	mov	sp, r7
 800b848:	bc80      	pop	{r7}
 800b84a:	4770      	bx	lr

0800b84c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b84c:	b480      	push	{r7}
 800b84e:	b083      	sub	sp, #12
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	2204      	movs	r2, #4
 800b864:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800b868:	2300      	movs	r3, #0
}
 800b86a:	4618      	mov	r0, r3
 800b86c:	370c      	adds	r7, #12
 800b86e:	46bd      	mov	sp, r7
 800b870:	bc80      	pop	{r7}
 800b872:	4770      	bx	lr

0800b874 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b874:	b480      	push	{r7}
 800b876:	b083      	sub	sp, #12
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b882:	2b04      	cmp	r3, #4
 800b884:	d105      	bne.n	800b892 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800b892:	2300      	movs	r3, #0
}
 800b894:	4618      	mov	r0, r3
 800b896:	370c      	adds	r7, #12
 800b898:	46bd      	mov	sp, r7
 800b89a:	bc80      	pop	{r7}
 800b89c:	4770      	bx	lr

0800b89e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b89e:	b580      	push	{r7, lr}
 800b8a0:	b082      	sub	sp, #8
 800b8a2:	af00      	add	r7, sp, #0
 800b8a4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b8ac:	2b03      	cmp	r3, #3
 800b8ae:	d10b      	bne.n	800b8c8 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b8b6:	69db      	ldr	r3, [r3, #28]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d005      	beq.n	800b8c8 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b8c2:	69db      	ldr	r3, [r3, #28]
 800b8c4:	6878      	ldr	r0, [r7, #4]
 800b8c6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b8c8:	2300      	movs	r3, #0
}
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	3708      	adds	r7, #8
 800b8ce:	46bd      	mov	sp, r7
 800b8d0:	bd80      	pop	{r7, pc}

0800b8d2 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b8d2:	b480      	push	{r7}
 800b8d4:	b083      	sub	sp, #12
 800b8d6:	af00      	add	r7, sp, #0
 800b8d8:	6078      	str	r0, [r7, #4]
 800b8da:	460b      	mov	r3, r1
 800b8dc:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800b8de:	2300      	movs	r3, #0
}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	370c      	adds	r7, #12
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bc80      	pop	{r7}
 800b8e8:	4770      	bx	lr

0800b8ea <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b8ea:	b480      	push	{r7}
 800b8ec:	b083      	sub	sp, #12
 800b8ee:	af00      	add	r7, sp, #0
 800b8f0:	6078      	str	r0, [r7, #4]
 800b8f2:	460b      	mov	r3, r1
 800b8f4:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800b8f6:	2300      	movs	r3, #0
}
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	370c      	adds	r7, #12
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	bc80      	pop	{r7}
 800b900:	4770      	bx	lr

0800b902 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b902:	b480      	push	{r7}
 800b904:	b083      	sub	sp, #12
 800b906:	af00      	add	r7, sp, #0
 800b908:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b90a:	2300      	movs	r3, #0
}
 800b90c:	4618      	mov	r0, r3
 800b90e:	370c      	adds	r7, #12
 800b910:	46bd      	mov	sp, r7
 800b912:	bc80      	pop	{r7}
 800b914:	4770      	bx	lr

0800b916 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b916:	b580      	push	{r7, lr}
 800b918:	b082      	sub	sp, #8
 800b91a:	af00      	add	r7, sp, #0
 800b91c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	2201      	movs	r2, #1
 800b922:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b92c:	685b      	ldr	r3, [r3, #4]
 800b92e:	687a      	ldr	r2, [r7, #4]
 800b930:	6852      	ldr	r2, [r2, #4]
 800b932:	b2d2      	uxtb	r2, r2
 800b934:	4611      	mov	r1, r2
 800b936:	6878      	ldr	r0, [r7, #4]
 800b938:	4798      	blx	r3

  return USBD_OK;
 800b93a:	2300      	movs	r3, #0
}
 800b93c:	4618      	mov	r0, r3
 800b93e:	3708      	adds	r7, #8
 800b940:	46bd      	mov	sp, r7
 800b942:	bd80      	pop	{r7, pc}

0800b944 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800b944:	b580      	push	{r7, lr}
 800b946:	b084      	sub	sp, #16
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
 800b94c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b94e:	2300      	movs	r3, #0
 800b950:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	781b      	ldrb	r3, [r3, #0]
 800b956:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b95a:	2b20      	cmp	r3, #32
 800b95c:	d004      	beq.n	800b968 <USBD_StdDevReq+0x24>
 800b95e:	2b40      	cmp	r3, #64	; 0x40
 800b960:	d002      	beq.n	800b968 <USBD_StdDevReq+0x24>
 800b962:	2b00      	cmp	r3, #0
 800b964:	d008      	beq.n	800b978 <USBD_StdDevReq+0x34>
 800b966:	e04c      	b.n	800ba02 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b96e:	689b      	ldr	r3, [r3, #8]
 800b970:	6839      	ldr	r1, [r7, #0]
 800b972:	6878      	ldr	r0, [r7, #4]
 800b974:	4798      	blx	r3
      break;
 800b976:	e049      	b.n	800ba0c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	785b      	ldrb	r3, [r3, #1]
 800b97c:	2b09      	cmp	r3, #9
 800b97e:	d83a      	bhi.n	800b9f6 <USBD_StdDevReq+0xb2>
 800b980:	a201      	add	r2, pc, #4	; (adr r2, 800b988 <USBD_StdDevReq+0x44>)
 800b982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b986:	bf00      	nop
 800b988:	0800b9d9 	.word	0x0800b9d9
 800b98c:	0800b9ed 	.word	0x0800b9ed
 800b990:	0800b9f7 	.word	0x0800b9f7
 800b994:	0800b9e3 	.word	0x0800b9e3
 800b998:	0800b9f7 	.word	0x0800b9f7
 800b99c:	0800b9bb 	.word	0x0800b9bb
 800b9a0:	0800b9b1 	.word	0x0800b9b1
 800b9a4:	0800b9f7 	.word	0x0800b9f7
 800b9a8:	0800b9cf 	.word	0x0800b9cf
 800b9ac:	0800b9c5 	.word	0x0800b9c5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b9b0:	6839      	ldr	r1, [r7, #0]
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f000 f9d4 	bl	800bd60 <USBD_GetDescriptor>
          break;
 800b9b8:	e022      	b.n	800ba00 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b9ba:	6839      	ldr	r1, [r7, #0]
 800b9bc:	6878      	ldr	r0, [r7, #4]
 800b9be:	f000 fb37 	bl	800c030 <USBD_SetAddress>
          break;
 800b9c2:	e01d      	b.n	800ba00 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800b9c4:	6839      	ldr	r1, [r7, #0]
 800b9c6:	6878      	ldr	r0, [r7, #4]
 800b9c8:	f000 fb74 	bl	800c0b4 <USBD_SetConfig>
          break;
 800b9cc:	e018      	b.n	800ba00 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b9ce:	6839      	ldr	r1, [r7, #0]
 800b9d0:	6878      	ldr	r0, [r7, #4]
 800b9d2:	f000 fbfd 	bl	800c1d0 <USBD_GetConfig>
          break;
 800b9d6:	e013      	b.n	800ba00 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b9d8:	6839      	ldr	r1, [r7, #0]
 800b9da:	6878      	ldr	r0, [r7, #4]
 800b9dc:	f000 fc2c 	bl	800c238 <USBD_GetStatus>
          break;
 800b9e0:	e00e      	b.n	800ba00 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b9e2:	6839      	ldr	r1, [r7, #0]
 800b9e4:	6878      	ldr	r0, [r7, #4]
 800b9e6:	f000 fc5a 	bl	800c29e <USBD_SetFeature>
          break;
 800b9ea:	e009      	b.n	800ba00 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b9ec:	6839      	ldr	r1, [r7, #0]
 800b9ee:	6878      	ldr	r0, [r7, #4]
 800b9f0:	f000 fc69 	bl	800c2c6 <USBD_ClrFeature>
          break;
 800b9f4:	e004      	b.n	800ba00 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800b9f6:	6839      	ldr	r1, [r7, #0]
 800b9f8:	6878      	ldr	r0, [r7, #4]
 800b9fa:	f000 fcc1 	bl	800c380 <USBD_CtlError>
          break;
 800b9fe:	bf00      	nop
      }
      break;
 800ba00:	e004      	b.n	800ba0c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800ba02:	6839      	ldr	r1, [r7, #0]
 800ba04:	6878      	ldr	r0, [r7, #4]
 800ba06:	f000 fcbb 	bl	800c380 <USBD_CtlError>
      break;
 800ba0a:	bf00      	nop
  }

  return ret;
 800ba0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba0e:	4618      	mov	r0, r3
 800ba10:	3710      	adds	r7, #16
 800ba12:	46bd      	mov	sp, r7
 800ba14:	bd80      	pop	{r7, pc}
 800ba16:	bf00      	nop

0800ba18 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800ba18:	b580      	push	{r7, lr}
 800ba1a:	b084      	sub	sp, #16
 800ba1c:	af00      	add	r7, sp, #0
 800ba1e:	6078      	str	r0, [r7, #4]
 800ba20:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ba22:	2300      	movs	r3, #0
 800ba24:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ba26:	683b      	ldr	r3, [r7, #0]
 800ba28:	781b      	ldrb	r3, [r3, #0]
 800ba2a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ba2e:	2b20      	cmp	r3, #32
 800ba30:	d003      	beq.n	800ba3a <USBD_StdItfReq+0x22>
 800ba32:	2b40      	cmp	r3, #64	; 0x40
 800ba34:	d001      	beq.n	800ba3a <USBD_StdItfReq+0x22>
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d12a      	bne.n	800ba90 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba40:	3b01      	subs	r3, #1
 800ba42:	2b02      	cmp	r3, #2
 800ba44:	d81d      	bhi.n	800ba82 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ba46:	683b      	ldr	r3, [r7, #0]
 800ba48:	889b      	ldrh	r3, [r3, #4]
 800ba4a:	b2db      	uxtb	r3, r3
 800ba4c:	2b01      	cmp	r3, #1
 800ba4e:	d813      	bhi.n	800ba78 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ba56:	689b      	ldr	r3, [r3, #8]
 800ba58:	6839      	ldr	r1, [r7, #0]
 800ba5a:	6878      	ldr	r0, [r7, #4]
 800ba5c:	4798      	blx	r3
 800ba5e:	4603      	mov	r3, r0
 800ba60:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ba62:	683b      	ldr	r3, [r7, #0]
 800ba64:	88db      	ldrh	r3, [r3, #6]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d110      	bne.n	800ba8c <USBD_StdItfReq+0x74>
 800ba6a:	7bfb      	ldrb	r3, [r7, #15]
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d10d      	bne.n	800ba8c <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800ba70:	6878      	ldr	r0, [r7, #4]
 800ba72:	f000 fd4d 	bl	800c510 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ba76:	e009      	b.n	800ba8c <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800ba78:	6839      	ldr	r1, [r7, #0]
 800ba7a:	6878      	ldr	r0, [r7, #4]
 800ba7c:	f000 fc80 	bl	800c380 <USBD_CtlError>
          break;
 800ba80:	e004      	b.n	800ba8c <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800ba82:	6839      	ldr	r1, [r7, #0]
 800ba84:	6878      	ldr	r0, [r7, #4]
 800ba86:	f000 fc7b 	bl	800c380 <USBD_CtlError>
          break;
 800ba8a:	e000      	b.n	800ba8e <USBD_StdItfReq+0x76>
          break;
 800ba8c:	bf00      	nop
      }
      break;
 800ba8e:	e004      	b.n	800ba9a <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800ba90:	6839      	ldr	r1, [r7, #0]
 800ba92:	6878      	ldr	r0, [r7, #4]
 800ba94:	f000 fc74 	bl	800c380 <USBD_CtlError>
      break;
 800ba98:	bf00      	nop
  }

  return USBD_OK;
 800ba9a:	2300      	movs	r3, #0
}
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	3710      	adds	r7, #16
 800baa0:	46bd      	mov	sp, r7
 800baa2:	bd80      	pop	{r7, pc}

0800baa4 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	b084      	sub	sp, #16
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	6078      	str	r0, [r7, #4]
 800baac:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800baae:	2300      	movs	r3, #0
 800bab0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800bab2:	683b      	ldr	r3, [r7, #0]
 800bab4:	889b      	ldrh	r3, [r3, #4]
 800bab6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bab8:	683b      	ldr	r3, [r7, #0]
 800baba:	781b      	ldrb	r3, [r3, #0]
 800babc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bac0:	2b20      	cmp	r3, #32
 800bac2:	d004      	beq.n	800bace <USBD_StdEPReq+0x2a>
 800bac4:	2b40      	cmp	r3, #64	; 0x40
 800bac6:	d002      	beq.n	800bace <USBD_StdEPReq+0x2a>
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d008      	beq.n	800bade <USBD_StdEPReq+0x3a>
 800bacc:	e13d      	b.n	800bd4a <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bad4:	689b      	ldr	r3, [r3, #8]
 800bad6:	6839      	ldr	r1, [r7, #0]
 800bad8:	6878      	ldr	r0, [r7, #4]
 800bada:	4798      	blx	r3
      break;
 800badc:	e13a      	b.n	800bd54 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800bade:	683b      	ldr	r3, [r7, #0]
 800bae0:	781b      	ldrb	r3, [r3, #0]
 800bae2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bae6:	2b20      	cmp	r3, #32
 800bae8:	d10a      	bne.n	800bb00 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800baf0:	689b      	ldr	r3, [r3, #8]
 800baf2:	6839      	ldr	r1, [r7, #0]
 800baf4:	6878      	ldr	r0, [r7, #4]
 800baf6:	4798      	blx	r3
 800baf8:	4603      	mov	r3, r0
 800bafa:	73fb      	strb	r3, [r7, #15]

        return ret;
 800bafc:	7bfb      	ldrb	r3, [r7, #15]
 800bafe:	e12a      	b.n	800bd56 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800bb00:	683b      	ldr	r3, [r7, #0]
 800bb02:	785b      	ldrb	r3, [r3, #1]
 800bb04:	2b01      	cmp	r3, #1
 800bb06:	d03e      	beq.n	800bb86 <USBD_StdEPReq+0xe2>
 800bb08:	2b03      	cmp	r3, #3
 800bb0a:	d002      	beq.n	800bb12 <USBD_StdEPReq+0x6e>
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d070      	beq.n	800bbf2 <USBD_StdEPReq+0x14e>
 800bb10:	e115      	b.n	800bd3e <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bb18:	2b02      	cmp	r3, #2
 800bb1a:	d002      	beq.n	800bb22 <USBD_StdEPReq+0x7e>
 800bb1c:	2b03      	cmp	r3, #3
 800bb1e:	d015      	beq.n	800bb4c <USBD_StdEPReq+0xa8>
 800bb20:	e02b      	b.n	800bb7a <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bb22:	7bbb      	ldrb	r3, [r7, #14]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d00c      	beq.n	800bb42 <USBD_StdEPReq+0x9e>
 800bb28:	7bbb      	ldrb	r3, [r7, #14]
 800bb2a:	2b80      	cmp	r3, #128	; 0x80
 800bb2c:	d009      	beq.n	800bb42 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800bb2e:	7bbb      	ldrb	r3, [r7, #14]
 800bb30:	4619      	mov	r1, r3
 800bb32:	6878      	ldr	r0, [r7, #4]
 800bb34:	f005 fd38 	bl	80115a8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800bb38:	2180      	movs	r1, #128	; 0x80
 800bb3a:	6878      	ldr	r0, [r7, #4]
 800bb3c:	f005 fd34 	bl	80115a8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bb40:	e020      	b.n	800bb84 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800bb42:	6839      	ldr	r1, [r7, #0]
 800bb44:	6878      	ldr	r0, [r7, #4]
 800bb46:	f000 fc1b 	bl	800c380 <USBD_CtlError>
              break;
 800bb4a:	e01b      	b.n	800bb84 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bb4c:	683b      	ldr	r3, [r7, #0]
 800bb4e:	885b      	ldrh	r3, [r3, #2]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d10e      	bne.n	800bb72 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800bb54:	7bbb      	ldrb	r3, [r7, #14]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d00b      	beq.n	800bb72 <USBD_StdEPReq+0xce>
 800bb5a:	7bbb      	ldrb	r3, [r7, #14]
 800bb5c:	2b80      	cmp	r3, #128	; 0x80
 800bb5e:	d008      	beq.n	800bb72 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800bb60:	683b      	ldr	r3, [r7, #0]
 800bb62:	88db      	ldrh	r3, [r3, #6]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d104      	bne.n	800bb72 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800bb68:	7bbb      	ldrb	r3, [r7, #14]
 800bb6a:	4619      	mov	r1, r3
 800bb6c:	6878      	ldr	r0, [r7, #4]
 800bb6e:	f005 fd1b 	bl	80115a8 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800bb72:	6878      	ldr	r0, [r7, #4]
 800bb74:	f000 fccc 	bl	800c510 <USBD_CtlSendStatus>

              break;
 800bb78:	e004      	b.n	800bb84 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800bb7a:	6839      	ldr	r1, [r7, #0]
 800bb7c:	6878      	ldr	r0, [r7, #4]
 800bb7e:	f000 fbff 	bl	800c380 <USBD_CtlError>
              break;
 800bb82:	bf00      	nop
          }
          break;
 800bb84:	e0e0      	b.n	800bd48 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bb8c:	2b02      	cmp	r3, #2
 800bb8e:	d002      	beq.n	800bb96 <USBD_StdEPReq+0xf2>
 800bb90:	2b03      	cmp	r3, #3
 800bb92:	d015      	beq.n	800bbc0 <USBD_StdEPReq+0x11c>
 800bb94:	e026      	b.n	800bbe4 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bb96:	7bbb      	ldrb	r3, [r7, #14]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d00c      	beq.n	800bbb6 <USBD_StdEPReq+0x112>
 800bb9c:	7bbb      	ldrb	r3, [r7, #14]
 800bb9e:	2b80      	cmp	r3, #128	; 0x80
 800bba0:	d009      	beq.n	800bbb6 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800bba2:	7bbb      	ldrb	r3, [r7, #14]
 800bba4:	4619      	mov	r1, r3
 800bba6:	6878      	ldr	r0, [r7, #4]
 800bba8:	f005 fcfe 	bl	80115a8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800bbac:	2180      	movs	r1, #128	; 0x80
 800bbae:	6878      	ldr	r0, [r7, #4]
 800bbb0:	f005 fcfa 	bl	80115a8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bbb4:	e01c      	b.n	800bbf0 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800bbb6:	6839      	ldr	r1, [r7, #0]
 800bbb8:	6878      	ldr	r0, [r7, #4]
 800bbba:	f000 fbe1 	bl	800c380 <USBD_CtlError>
              break;
 800bbbe:	e017      	b.n	800bbf0 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	885b      	ldrh	r3, [r3, #2]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d112      	bne.n	800bbee <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800bbc8:	7bbb      	ldrb	r3, [r7, #14]
 800bbca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d004      	beq.n	800bbdc <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800bbd2:	7bbb      	ldrb	r3, [r7, #14]
 800bbd4:	4619      	mov	r1, r3
 800bbd6:	6878      	ldr	r0, [r7, #4]
 800bbd8:	f005 fd05 	bl	80115e6 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800bbdc:	6878      	ldr	r0, [r7, #4]
 800bbde:	f000 fc97 	bl	800c510 <USBD_CtlSendStatus>
              }
              break;
 800bbe2:	e004      	b.n	800bbee <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800bbe4:	6839      	ldr	r1, [r7, #0]
 800bbe6:	6878      	ldr	r0, [r7, #4]
 800bbe8:	f000 fbca 	bl	800c380 <USBD_CtlError>
              break;
 800bbec:	e000      	b.n	800bbf0 <USBD_StdEPReq+0x14c>
              break;
 800bbee:	bf00      	nop
          }
          break;
 800bbf0:	e0aa      	b.n	800bd48 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bbf8:	2b02      	cmp	r3, #2
 800bbfa:	d002      	beq.n	800bc02 <USBD_StdEPReq+0x15e>
 800bbfc:	2b03      	cmp	r3, #3
 800bbfe:	d032      	beq.n	800bc66 <USBD_StdEPReq+0x1c2>
 800bc00:	e097      	b.n	800bd32 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bc02:	7bbb      	ldrb	r3, [r7, #14]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d007      	beq.n	800bc18 <USBD_StdEPReq+0x174>
 800bc08:	7bbb      	ldrb	r3, [r7, #14]
 800bc0a:	2b80      	cmp	r3, #128	; 0x80
 800bc0c:	d004      	beq.n	800bc18 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800bc0e:	6839      	ldr	r1, [r7, #0]
 800bc10:	6878      	ldr	r0, [r7, #4]
 800bc12:	f000 fbb5 	bl	800c380 <USBD_CtlError>
                break;
 800bc16:	e091      	b.n	800bd3c <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bc18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	da0b      	bge.n	800bc38 <USBD_StdEPReq+0x194>
 800bc20:	7bbb      	ldrb	r3, [r7, #14]
 800bc22:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bc26:	4613      	mov	r3, r2
 800bc28:	009b      	lsls	r3, r3, #2
 800bc2a:	4413      	add	r3, r2
 800bc2c:	009b      	lsls	r3, r3, #2
 800bc2e:	3310      	adds	r3, #16
 800bc30:	687a      	ldr	r2, [r7, #4]
 800bc32:	4413      	add	r3, r2
 800bc34:	3304      	adds	r3, #4
 800bc36:	e00b      	b.n	800bc50 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bc38:	7bbb      	ldrb	r3, [r7, #14]
 800bc3a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bc3e:	4613      	mov	r3, r2
 800bc40:	009b      	lsls	r3, r3, #2
 800bc42:	4413      	add	r3, r2
 800bc44:	009b      	lsls	r3, r3, #2
 800bc46:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bc4a:	687a      	ldr	r2, [r7, #4]
 800bc4c:	4413      	add	r3, r2
 800bc4e:	3304      	adds	r3, #4
 800bc50:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800bc52:	68bb      	ldr	r3, [r7, #8]
 800bc54:	2200      	movs	r2, #0
 800bc56:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800bc58:	68bb      	ldr	r3, [r7, #8]
 800bc5a:	2202      	movs	r2, #2
 800bc5c:	4619      	mov	r1, r3
 800bc5e:	6878      	ldr	r0, [r7, #4]
 800bc60:	f000 fbf8 	bl	800c454 <USBD_CtlSendData>
              break;
 800bc64:	e06a      	b.n	800bd3c <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800bc66:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	da11      	bge.n	800bc92 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bc6e:	7bbb      	ldrb	r3, [r7, #14]
 800bc70:	f003 020f 	and.w	r2, r3, #15
 800bc74:	6879      	ldr	r1, [r7, #4]
 800bc76:	4613      	mov	r3, r2
 800bc78:	009b      	lsls	r3, r3, #2
 800bc7a:	4413      	add	r3, r2
 800bc7c:	009b      	lsls	r3, r3, #2
 800bc7e:	440b      	add	r3, r1
 800bc80:	3318      	adds	r3, #24
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d117      	bne.n	800bcb8 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800bc88:	6839      	ldr	r1, [r7, #0]
 800bc8a:	6878      	ldr	r0, [r7, #4]
 800bc8c:	f000 fb78 	bl	800c380 <USBD_CtlError>
                  break;
 800bc90:	e054      	b.n	800bd3c <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bc92:	7bbb      	ldrb	r3, [r7, #14]
 800bc94:	f003 020f 	and.w	r2, r3, #15
 800bc98:	6879      	ldr	r1, [r7, #4]
 800bc9a:	4613      	mov	r3, r2
 800bc9c:	009b      	lsls	r3, r3, #2
 800bc9e:	4413      	add	r3, r2
 800bca0:	009b      	lsls	r3, r3, #2
 800bca2:	440b      	add	r3, r1
 800bca4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d104      	bne.n	800bcb8 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800bcae:	6839      	ldr	r1, [r7, #0]
 800bcb0:	6878      	ldr	r0, [r7, #4]
 800bcb2:	f000 fb65 	bl	800c380 <USBD_CtlError>
                  break;
 800bcb6:	e041      	b.n	800bd3c <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bcb8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	da0b      	bge.n	800bcd8 <USBD_StdEPReq+0x234>
 800bcc0:	7bbb      	ldrb	r3, [r7, #14]
 800bcc2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bcc6:	4613      	mov	r3, r2
 800bcc8:	009b      	lsls	r3, r3, #2
 800bcca:	4413      	add	r3, r2
 800bccc:	009b      	lsls	r3, r3, #2
 800bcce:	3310      	adds	r3, #16
 800bcd0:	687a      	ldr	r2, [r7, #4]
 800bcd2:	4413      	add	r3, r2
 800bcd4:	3304      	adds	r3, #4
 800bcd6:	e00b      	b.n	800bcf0 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bcd8:	7bbb      	ldrb	r3, [r7, #14]
 800bcda:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bcde:	4613      	mov	r3, r2
 800bce0:	009b      	lsls	r3, r3, #2
 800bce2:	4413      	add	r3, r2
 800bce4:	009b      	lsls	r3, r3, #2
 800bce6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bcea:	687a      	ldr	r2, [r7, #4]
 800bcec:	4413      	add	r3, r2
 800bcee:	3304      	adds	r3, #4
 800bcf0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bcf2:	7bbb      	ldrb	r3, [r7, #14]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d002      	beq.n	800bcfe <USBD_StdEPReq+0x25a>
 800bcf8:	7bbb      	ldrb	r3, [r7, #14]
 800bcfa:	2b80      	cmp	r3, #128	; 0x80
 800bcfc:	d103      	bne.n	800bd06 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800bcfe:	68bb      	ldr	r3, [r7, #8]
 800bd00:	2200      	movs	r2, #0
 800bd02:	601a      	str	r2, [r3, #0]
 800bd04:	e00e      	b.n	800bd24 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800bd06:	7bbb      	ldrb	r3, [r7, #14]
 800bd08:	4619      	mov	r1, r3
 800bd0a:	6878      	ldr	r0, [r7, #4]
 800bd0c:	f005 fc8a 	bl	8011624 <USBD_LL_IsStallEP>
 800bd10:	4603      	mov	r3, r0
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d003      	beq.n	800bd1e <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800bd16:	68bb      	ldr	r3, [r7, #8]
 800bd18:	2201      	movs	r2, #1
 800bd1a:	601a      	str	r2, [r3, #0]
 800bd1c:	e002      	b.n	800bd24 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800bd1e:	68bb      	ldr	r3, [r7, #8]
 800bd20:	2200      	movs	r2, #0
 800bd22:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800bd24:	68bb      	ldr	r3, [r7, #8]
 800bd26:	2202      	movs	r2, #2
 800bd28:	4619      	mov	r1, r3
 800bd2a:	6878      	ldr	r0, [r7, #4]
 800bd2c:	f000 fb92 	bl	800c454 <USBD_CtlSendData>
              break;
 800bd30:	e004      	b.n	800bd3c <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800bd32:	6839      	ldr	r1, [r7, #0]
 800bd34:	6878      	ldr	r0, [r7, #4]
 800bd36:	f000 fb23 	bl	800c380 <USBD_CtlError>
              break;
 800bd3a:	bf00      	nop
          }
          break;
 800bd3c:	e004      	b.n	800bd48 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800bd3e:	6839      	ldr	r1, [r7, #0]
 800bd40:	6878      	ldr	r0, [r7, #4]
 800bd42:	f000 fb1d 	bl	800c380 <USBD_CtlError>
          break;
 800bd46:	bf00      	nop
      }
      break;
 800bd48:	e004      	b.n	800bd54 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800bd4a:	6839      	ldr	r1, [r7, #0]
 800bd4c:	6878      	ldr	r0, [r7, #4]
 800bd4e:	f000 fb17 	bl	800c380 <USBD_CtlError>
      break;
 800bd52:	bf00      	nop
  }

  return ret;
 800bd54:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd56:	4618      	mov	r0, r3
 800bd58:	3710      	adds	r7, #16
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	bd80      	pop	{r7, pc}
	...

0800bd60 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b084      	sub	sp, #16
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
 800bd68:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800bd6e:	2300      	movs	r3, #0
 800bd70:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800bd72:	2300      	movs	r3, #0
 800bd74:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800bd76:	683b      	ldr	r3, [r7, #0]
 800bd78:	885b      	ldrh	r3, [r3, #2]
 800bd7a:	0a1b      	lsrs	r3, r3, #8
 800bd7c:	b29b      	uxth	r3, r3
 800bd7e:	3b01      	subs	r3, #1
 800bd80:	2b06      	cmp	r3, #6
 800bd82:	f200 8128 	bhi.w	800bfd6 <USBD_GetDescriptor+0x276>
 800bd86:	a201      	add	r2, pc, #4	; (adr r2, 800bd8c <USBD_GetDescriptor+0x2c>)
 800bd88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd8c:	0800bda9 	.word	0x0800bda9
 800bd90:	0800bdc1 	.word	0x0800bdc1
 800bd94:	0800be01 	.word	0x0800be01
 800bd98:	0800bfd7 	.word	0x0800bfd7
 800bd9c:	0800bfd7 	.word	0x0800bfd7
 800bda0:	0800bf77 	.word	0x0800bf77
 800bda4:	0800bfa3 	.word	0x0800bfa3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	687a      	ldr	r2, [r7, #4]
 800bdb2:	7c12      	ldrb	r2, [r2, #16]
 800bdb4:	f107 0108 	add.w	r1, r7, #8
 800bdb8:	4610      	mov	r0, r2
 800bdba:	4798      	blx	r3
 800bdbc:	60f8      	str	r0, [r7, #12]
      break;
 800bdbe:	e112      	b.n	800bfe6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	7c1b      	ldrb	r3, [r3, #16]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d10d      	bne.n	800bde4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bdce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bdd0:	f107 0208 	add.w	r2, r7, #8
 800bdd4:	4610      	mov	r0, r2
 800bdd6:	4798      	blx	r3
 800bdd8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	3301      	adds	r3, #1
 800bdde:	2202      	movs	r2, #2
 800bde0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800bde2:	e100      	b.n	800bfe6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bdea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdec:	f107 0208 	add.w	r2, r7, #8
 800bdf0:	4610      	mov	r0, r2
 800bdf2:	4798      	blx	r3
 800bdf4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	3301      	adds	r3, #1
 800bdfa:	2202      	movs	r2, #2
 800bdfc:	701a      	strb	r2, [r3, #0]
      break;
 800bdfe:	e0f2      	b.n	800bfe6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800be00:	683b      	ldr	r3, [r7, #0]
 800be02:	885b      	ldrh	r3, [r3, #2]
 800be04:	b2db      	uxtb	r3, r3
 800be06:	2b05      	cmp	r3, #5
 800be08:	f200 80ac 	bhi.w	800bf64 <USBD_GetDescriptor+0x204>
 800be0c:	a201      	add	r2, pc, #4	; (adr r2, 800be14 <USBD_GetDescriptor+0xb4>)
 800be0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be12:	bf00      	nop
 800be14:	0800be2d 	.word	0x0800be2d
 800be18:	0800be61 	.word	0x0800be61
 800be1c:	0800be95 	.word	0x0800be95
 800be20:	0800bec9 	.word	0x0800bec9
 800be24:	0800befd 	.word	0x0800befd
 800be28:	0800bf31 	.word	0x0800bf31
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800be32:	685b      	ldr	r3, [r3, #4]
 800be34:	2b00      	cmp	r3, #0
 800be36:	d00b      	beq.n	800be50 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800be3e:	685b      	ldr	r3, [r3, #4]
 800be40:	687a      	ldr	r2, [r7, #4]
 800be42:	7c12      	ldrb	r2, [r2, #16]
 800be44:	f107 0108 	add.w	r1, r7, #8
 800be48:	4610      	mov	r0, r2
 800be4a:	4798      	blx	r3
 800be4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800be4e:	e091      	b.n	800bf74 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800be50:	6839      	ldr	r1, [r7, #0]
 800be52:	6878      	ldr	r0, [r7, #4]
 800be54:	f000 fa94 	bl	800c380 <USBD_CtlError>
            err++;
 800be58:	7afb      	ldrb	r3, [r7, #11]
 800be5a:	3301      	adds	r3, #1
 800be5c:	72fb      	strb	r3, [r7, #11]
          break;
 800be5e:	e089      	b.n	800bf74 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800be66:	689b      	ldr	r3, [r3, #8]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d00b      	beq.n	800be84 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800be72:	689b      	ldr	r3, [r3, #8]
 800be74:	687a      	ldr	r2, [r7, #4]
 800be76:	7c12      	ldrb	r2, [r2, #16]
 800be78:	f107 0108 	add.w	r1, r7, #8
 800be7c:	4610      	mov	r0, r2
 800be7e:	4798      	blx	r3
 800be80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800be82:	e077      	b.n	800bf74 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800be84:	6839      	ldr	r1, [r7, #0]
 800be86:	6878      	ldr	r0, [r7, #4]
 800be88:	f000 fa7a 	bl	800c380 <USBD_CtlError>
            err++;
 800be8c:	7afb      	ldrb	r3, [r7, #11]
 800be8e:	3301      	adds	r3, #1
 800be90:	72fb      	strb	r3, [r7, #11]
          break;
 800be92:	e06f      	b.n	800bf74 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800be9a:	68db      	ldr	r3, [r3, #12]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d00b      	beq.n	800beb8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bea6:	68db      	ldr	r3, [r3, #12]
 800bea8:	687a      	ldr	r2, [r7, #4]
 800beaa:	7c12      	ldrb	r2, [r2, #16]
 800beac:	f107 0108 	add.w	r1, r7, #8
 800beb0:	4610      	mov	r0, r2
 800beb2:	4798      	blx	r3
 800beb4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800beb6:	e05d      	b.n	800bf74 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800beb8:	6839      	ldr	r1, [r7, #0]
 800beba:	6878      	ldr	r0, [r7, #4]
 800bebc:	f000 fa60 	bl	800c380 <USBD_CtlError>
            err++;
 800bec0:	7afb      	ldrb	r3, [r7, #11]
 800bec2:	3301      	adds	r3, #1
 800bec4:	72fb      	strb	r3, [r7, #11]
          break;
 800bec6:	e055      	b.n	800bf74 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bece:	691b      	ldr	r3, [r3, #16]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d00b      	beq.n	800beec <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800beda:	691b      	ldr	r3, [r3, #16]
 800bedc:	687a      	ldr	r2, [r7, #4]
 800bede:	7c12      	ldrb	r2, [r2, #16]
 800bee0:	f107 0108 	add.w	r1, r7, #8
 800bee4:	4610      	mov	r0, r2
 800bee6:	4798      	blx	r3
 800bee8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800beea:	e043      	b.n	800bf74 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800beec:	6839      	ldr	r1, [r7, #0]
 800beee:	6878      	ldr	r0, [r7, #4]
 800bef0:	f000 fa46 	bl	800c380 <USBD_CtlError>
            err++;
 800bef4:	7afb      	ldrb	r3, [r7, #11]
 800bef6:	3301      	adds	r3, #1
 800bef8:	72fb      	strb	r3, [r7, #11]
          break;
 800befa:	e03b      	b.n	800bf74 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bf02:	695b      	ldr	r3, [r3, #20]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d00b      	beq.n	800bf20 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bf0e:	695b      	ldr	r3, [r3, #20]
 800bf10:	687a      	ldr	r2, [r7, #4]
 800bf12:	7c12      	ldrb	r2, [r2, #16]
 800bf14:	f107 0108 	add.w	r1, r7, #8
 800bf18:	4610      	mov	r0, r2
 800bf1a:	4798      	blx	r3
 800bf1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf1e:	e029      	b.n	800bf74 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf20:	6839      	ldr	r1, [r7, #0]
 800bf22:	6878      	ldr	r0, [r7, #4]
 800bf24:	f000 fa2c 	bl	800c380 <USBD_CtlError>
            err++;
 800bf28:	7afb      	ldrb	r3, [r7, #11]
 800bf2a:	3301      	adds	r3, #1
 800bf2c:	72fb      	strb	r3, [r7, #11]
          break;
 800bf2e:	e021      	b.n	800bf74 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bf36:	699b      	ldr	r3, [r3, #24]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d00b      	beq.n	800bf54 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bf42:	699b      	ldr	r3, [r3, #24]
 800bf44:	687a      	ldr	r2, [r7, #4]
 800bf46:	7c12      	ldrb	r2, [r2, #16]
 800bf48:	f107 0108 	add.w	r1, r7, #8
 800bf4c:	4610      	mov	r0, r2
 800bf4e:	4798      	blx	r3
 800bf50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf52:	e00f      	b.n	800bf74 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf54:	6839      	ldr	r1, [r7, #0]
 800bf56:	6878      	ldr	r0, [r7, #4]
 800bf58:	f000 fa12 	bl	800c380 <USBD_CtlError>
            err++;
 800bf5c:	7afb      	ldrb	r3, [r7, #11]
 800bf5e:	3301      	adds	r3, #1
 800bf60:	72fb      	strb	r3, [r7, #11]
          break;
 800bf62:	e007      	b.n	800bf74 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800bf64:	6839      	ldr	r1, [r7, #0]
 800bf66:	6878      	ldr	r0, [r7, #4]
 800bf68:	f000 fa0a 	bl	800c380 <USBD_CtlError>
          err++;
 800bf6c:	7afb      	ldrb	r3, [r7, #11]
 800bf6e:	3301      	adds	r3, #1
 800bf70:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800bf72:	e038      	b.n	800bfe6 <USBD_GetDescriptor+0x286>
 800bf74:	e037      	b.n	800bfe6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	7c1b      	ldrb	r3, [r3, #16]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d109      	bne.n	800bf92 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bf84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf86:	f107 0208 	add.w	r2, r7, #8
 800bf8a:	4610      	mov	r0, r2
 800bf8c:	4798      	blx	r3
 800bf8e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bf90:	e029      	b.n	800bfe6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bf92:	6839      	ldr	r1, [r7, #0]
 800bf94:	6878      	ldr	r0, [r7, #4]
 800bf96:	f000 f9f3 	bl	800c380 <USBD_CtlError>
        err++;
 800bf9a:	7afb      	ldrb	r3, [r7, #11]
 800bf9c:	3301      	adds	r3, #1
 800bf9e:	72fb      	strb	r3, [r7, #11]
      break;
 800bfa0:	e021      	b.n	800bfe6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	7c1b      	ldrb	r3, [r3, #16]
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d10d      	bne.n	800bfc6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bfb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfb2:	f107 0208 	add.w	r2, r7, #8
 800bfb6:	4610      	mov	r0, r2
 800bfb8:	4798      	blx	r3
 800bfba:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	3301      	adds	r3, #1
 800bfc0:	2207      	movs	r2, #7
 800bfc2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bfc4:	e00f      	b.n	800bfe6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bfc6:	6839      	ldr	r1, [r7, #0]
 800bfc8:	6878      	ldr	r0, [r7, #4]
 800bfca:	f000 f9d9 	bl	800c380 <USBD_CtlError>
        err++;
 800bfce:	7afb      	ldrb	r3, [r7, #11]
 800bfd0:	3301      	adds	r3, #1
 800bfd2:	72fb      	strb	r3, [r7, #11]
      break;
 800bfd4:	e007      	b.n	800bfe6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800bfd6:	6839      	ldr	r1, [r7, #0]
 800bfd8:	6878      	ldr	r0, [r7, #4]
 800bfda:	f000 f9d1 	bl	800c380 <USBD_CtlError>
      err++;
 800bfde:	7afb      	ldrb	r3, [r7, #11]
 800bfe0:	3301      	adds	r3, #1
 800bfe2:	72fb      	strb	r3, [r7, #11]
      break;
 800bfe4:	bf00      	nop
  }

  if (err != 0U)
 800bfe6:	7afb      	ldrb	r3, [r7, #11]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d11c      	bne.n	800c026 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800bfec:	893b      	ldrh	r3, [r7, #8]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d011      	beq.n	800c016 <USBD_GetDescriptor+0x2b6>
 800bff2:	683b      	ldr	r3, [r7, #0]
 800bff4:	88db      	ldrh	r3, [r3, #6]
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d00d      	beq.n	800c016 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800bffa:	683b      	ldr	r3, [r7, #0]
 800bffc:	88da      	ldrh	r2, [r3, #6]
 800bffe:	893b      	ldrh	r3, [r7, #8]
 800c000:	4293      	cmp	r3, r2
 800c002:	bf28      	it	cs
 800c004:	4613      	movcs	r3, r2
 800c006:	b29b      	uxth	r3, r3
 800c008:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c00a:	893b      	ldrh	r3, [r7, #8]
 800c00c:	461a      	mov	r2, r3
 800c00e:	68f9      	ldr	r1, [r7, #12]
 800c010:	6878      	ldr	r0, [r7, #4]
 800c012:	f000 fa1f 	bl	800c454 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800c016:	683b      	ldr	r3, [r7, #0]
 800c018:	88db      	ldrh	r3, [r3, #6]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d104      	bne.n	800c028 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800c01e:	6878      	ldr	r0, [r7, #4]
 800c020:	f000 fa76 	bl	800c510 <USBD_CtlSendStatus>
 800c024:	e000      	b.n	800c028 <USBD_GetDescriptor+0x2c8>
    return;
 800c026:	bf00      	nop
    }
  }
}
 800c028:	3710      	adds	r7, #16
 800c02a:	46bd      	mov	sp, r7
 800c02c:	bd80      	pop	{r7, pc}
 800c02e:	bf00      	nop

0800c030 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b084      	sub	sp, #16
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
 800c038:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c03a:	683b      	ldr	r3, [r7, #0]
 800c03c:	889b      	ldrh	r3, [r3, #4]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d130      	bne.n	800c0a4 <USBD_SetAddress+0x74>
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	88db      	ldrh	r3, [r3, #6]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d12c      	bne.n	800c0a4 <USBD_SetAddress+0x74>
 800c04a:	683b      	ldr	r3, [r7, #0]
 800c04c:	885b      	ldrh	r3, [r3, #2]
 800c04e:	2b7f      	cmp	r3, #127	; 0x7f
 800c050:	d828      	bhi.n	800c0a4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c052:	683b      	ldr	r3, [r7, #0]
 800c054:	885b      	ldrh	r3, [r3, #2]
 800c056:	b2db      	uxtb	r3, r3
 800c058:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c05c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c064:	2b03      	cmp	r3, #3
 800c066:	d104      	bne.n	800c072 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800c068:	6839      	ldr	r1, [r7, #0]
 800c06a:	6878      	ldr	r0, [r7, #4]
 800c06c:	f000 f988 	bl	800c380 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c070:	e01c      	b.n	800c0ac <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	7bfa      	ldrb	r2, [r7, #15]
 800c076:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c07a:	7bfb      	ldrb	r3, [r7, #15]
 800c07c:	4619      	mov	r1, r3
 800c07e:	6878      	ldr	r0, [r7, #4]
 800c080:	f005 fafb 	bl	801167a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800c084:	6878      	ldr	r0, [r7, #4]
 800c086:	f000 fa43 	bl	800c510 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c08a:	7bfb      	ldrb	r3, [r7, #15]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d004      	beq.n	800c09a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	2202      	movs	r2, #2
 800c094:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c098:	e008      	b.n	800c0ac <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	2201      	movs	r2, #1
 800c09e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c0a2:	e003      	b.n	800c0ac <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c0a4:	6839      	ldr	r1, [r7, #0]
 800c0a6:	6878      	ldr	r0, [r7, #4]
 800c0a8:	f000 f96a 	bl	800c380 <USBD_CtlError>
  }
}
 800c0ac:	bf00      	nop
 800c0ae:	3710      	adds	r7, #16
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	bd80      	pop	{r7, pc}

0800c0b4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b082      	sub	sp, #8
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
 800c0bc:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c0be:	683b      	ldr	r3, [r7, #0]
 800c0c0:	885b      	ldrh	r3, [r3, #2]
 800c0c2:	b2da      	uxtb	r2, r3
 800c0c4:	4b41      	ldr	r3, [pc, #260]	; (800c1cc <USBD_SetConfig+0x118>)
 800c0c6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c0c8:	4b40      	ldr	r3, [pc, #256]	; (800c1cc <USBD_SetConfig+0x118>)
 800c0ca:	781b      	ldrb	r3, [r3, #0]
 800c0cc:	2b01      	cmp	r3, #1
 800c0ce:	d904      	bls.n	800c0da <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800c0d0:	6839      	ldr	r1, [r7, #0]
 800c0d2:	6878      	ldr	r0, [r7, #4]
 800c0d4:	f000 f954 	bl	800c380 <USBD_CtlError>
 800c0d8:	e075      	b.n	800c1c6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c0e0:	2b02      	cmp	r3, #2
 800c0e2:	d002      	beq.n	800c0ea <USBD_SetConfig+0x36>
 800c0e4:	2b03      	cmp	r3, #3
 800c0e6:	d023      	beq.n	800c130 <USBD_SetConfig+0x7c>
 800c0e8:	e062      	b.n	800c1b0 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800c0ea:	4b38      	ldr	r3, [pc, #224]	; (800c1cc <USBD_SetConfig+0x118>)
 800c0ec:	781b      	ldrb	r3, [r3, #0]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d01a      	beq.n	800c128 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800c0f2:	4b36      	ldr	r3, [pc, #216]	; (800c1cc <USBD_SetConfig+0x118>)
 800c0f4:	781b      	ldrb	r3, [r3, #0]
 800c0f6:	461a      	mov	r2, r3
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	2203      	movs	r2, #3
 800c100:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c104:	4b31      	ldr	r3, [pc, #196]	; (800c1cc <USBD_SetConfig+0x118>)
 800c106:	781b      	ldrb	r3, [r3, #0]
 800c108:	4619      	mov	r1, r3
 800c10a:	6878      	ldr	r0, [r7, #4]
 800c10c:	f7ff f9bb 	bl	800b486 <USBD_SetClassConfig>
 800c110:	4603      	mov	r3, r0
 800c112:	2b02      	cmp	r3, #2
 800c114:	d104      	bne.n	800c120 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800c116:	6839      	ldr	r1, [r7, #0]
 800c118:	6878      	ldr	r0, [r7, #4]
 800c11a:	f000 f931 	bl	800c380 <USBD_CtlError>
            return;
 800c11e:	e052      	b.n	800c1c6 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800c120:	6878      	ldr	r0, [r7, #4]
 800c122:	f000 f9f5 	bl	800c510 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c126:	e04e      	b.n	800c1c6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c128:	6878      	ldr	r0, [r7, #4]
 800c12a:	f000 f9f1 	bl	800c510 <USBD_CtlSendStatus>
        break;
 800c12e:	e04a      	b.n	800c1c6 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800c130:	4b26      	ldr	r3, [pc, #152]	; (800c1cc <USBD_SetConfig+0x118>)
 800c132:	781b      	ldrb	r3, [r3, #0]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d112      	bne.n	800c15e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	2202      	movs	r2, #2
 800c13c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800c140:	4b22      	ldr	r3, [pc, #136]	; (800c1cc <USBD_SetConfig+0x118>)
 800c142:	781b      	ldrb	r3, [r3, #0]
 800c144:	461a      	mov	r2, r3
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800c14a:	4b20      	ldr	r3, [pc, #128]	; (800c1cc <USBD_SetConfig+0x118>)
 800c14c:	781b      	ldrb	r3, [r3, #0]
 800c14e:	4619      	mov	r1, r3
 800c150:	6878      	ldr	r0, [r7, #4]
 800c152:	f7ff f9b7 	bl	800b4c4 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f000 f9da 	bl	800c510 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c15c:	e033      	b.n	800c1c6 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800c15e:	4b1b      	ldr	r3, [pc, #108]	; (800c1cc <USBD_SetConfig+0x118>)
 800c160:	781b      	ldrb	r3, [r3, #0]
 800c162:	461a      	mov	r2, r3
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	685b      	ldr	r3, [r3, #4]
 800c168:	429a      	cmp	r2, r3
 800c16a:	d01d      	beq.n	800c1a8 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	685b      	ldr	r3, [r3, #4]
 800c170:	b2db      	uxtb	r3, r3
 800c172:	4619      	mov	r1, r3
 800c174:	6878      	ldr	r0, [r7, #4]
 800c176:	f7ff f9a5 	bl	800b4c4 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800c17a:	4b14      	ldr	r3, [pc, #80]	; (800c1cc <USBD_SetConfig+0x118>)
 800c17c:	781b      	ldrb	r3, [r3, #0]
 800c17e:	461a      	mov	r2, r3
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c184:	4b11      	ldr	r3, [pc, #68]	; (800c1cc <USBD_SetConfig+0x118>)
 800c186:	781b      	ldrb	r3, [r3, #0]
 800c188:	4619      	mov	r1, r3
 800c18a:	6878      	ldr	r0, [r7, #4]
 800c18c:	f7ff f97b 	bl	800b486 <USBD_SetClassConfig>
 800c190:	4603      	mov	r3, r0
 800c192:	2b02      	cmp	r3, #2
 800c194:	d104      	bne.n	800c1a0 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800c196:	6839      	ldr	r1, [r7, #0]
 800c198:	6878      	ldr	r0, [r7, #4]
 800c19a:	f000 f8f1 	bl	800c380 <USBD_CtlError>
            return;
 800c19e:	e012      	b.n	800c1c6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c1a0:	6878      	ldr	r0, [r7, #4]
 800c1a2:	f000 f9b5 	bl	800c510 <USBD_CtlSendStatus>
        break;
 800c1a6:	e00e      	b.n	800c1c6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c1a8:	6878      	ldr	r0, [r7, #4]
 800c1aa:	f000 f9b1 	bl	800c510 <USBD_CtlSendStatus>
        break;
 800c1ae:	e00a      	b.n	800c1c6 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800c1b0:	6839      	ldr	r1, [r7, #0]
 800c1b2:	6878      	ldr	r0, [r7, #4]
 800c1b4:	f000 f8e4 	bl	800c380 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800c1b8:	4b04      	ldr	r3, [pc, #16]	; (800c1cc <USBD_SetConfig+0x118>)
 800c1ba:	781b      	ldrb	r3, [r3, #0]
 800c1bc:	4619      	mov	r1, r3
 800c1be:	6878      	ldr	r0, [r7, #4]
 800c1c0:	f7ff f980 	bl	800b4c4 <USBD_ClrClassConfig>
        break;
 800c1c4:	bf00      	nop
    }
  }
}
 800c1c6:	3708      	adds	r7, #8
 800c1c8:	46bd      	mov	sp, r7
 800c1ca:	bd80      	pop	{r7, pc}
 800c1cc:	20000404 	.word	0x20000404

0800c1d0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c1d0:	b580      	push	{r7, lr}
 800c1d2:	b082      	sub	sp, #8
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
 800c1d8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	88db      	ldrh	r3, [r3, #6]
 800c1de:	2b01      	cmp	r3, #1
 800c1e0:	d004      	beq.n	800c1ec <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c1e2:	6839      	ldr	r1, [r7, #0]
 800c1e4:	6878      	ldr	r0, [r7, #4]
 800c1e6:	f000 f8cb 	bl	800c380 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c1ea:	e021      	b.n	800c230 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c1f2:	2b01      	cmp	r3, #1
 800c1f4:	db17      	blt.n	800c226 <USBD_GetConfig+0x56>
 800c1f6:	2b02      	cmp	r3, #2
 800c1f8:	dd02      	ble.n	800c200 <USBD_GetConfig+0x30>
 800c1fa:	2b03      	cmp	r3, #3
 800c1fc:	d00b      	beq.n	800c216 <USBD_GetConfig+0x46>
 800c1fe:	e012      	b.n	800c226 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2200      	movs	r2, #0
 800c204:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	3308      	adds	r3, #8
 800c20a:	2201      	movs	r2, #1
 800c20c:	4619      	mov	r1, r3
 800c20e:	6878      	ldr	r0, [r7, #4]
 800c210:	f000 f920 	bl	800c454 <USBD_CtlSendData>
        break;
 800c214:	e00c      	b.n	800c230 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	3304      	adds	r3, #4
 800c21a:	2201      	movs	r2, #1
 800c21c:	4619      	mov	r1, r3
 800c21e:	6878      	ldr	r0, [r7, #4]
 800c220:	f000 f918 	bl	800c454 <USBD_CtlSendData>
        break;
 800c224:	e004      	b.n	800c230 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800c226:	6839      	ldr	r1, [r7, #0]
 800c228:	6878      	ldr	r0, [r7, #4]
 800c22a:	f000 f8a9 	bl	800c380 <USBD_CtlError>
        break;
 800c22e:	bf00      	nop
}
 800c230:	bf00      	nop
 800c232:	3708      	adds	r7, #8
 800c234:	46bd      	mov	sp, r7
 800c236:	bd80      	pop	{r7, pc}

0800c238 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c238:	b580      	push	{r7, lr}
 800c23a:	b082      	sub	sp, #8
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	6078      	str	r0, [r7, #4]
 800c240:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c248:	3b01      	subs	r3, #1
 800c24a:	2b02      	cmp	r3, #2
 800c24c:	d81e      	bhi.n	800c28c <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c24e:	683b      	ldr	r3, [r7, #0]
 800c250:	88db      	ldrh	r3, [r3, #6]
 800c252:	2b02      	cmp	r3, #2
 800c254:	d004      	beq.n	800c260 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800c256:	6839      	ldr	r1, [r7, #0]
 800c258:	6878      	ldr	r0, [r7, #4]
 800c25a:	f000 f891 	bl	800c380 <USBD_CtlError>
        break;
 800c25e:	e01a      	b.n	800c296 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	2201      	movs	r2, #1
 800c264:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d005      	beq.n	800c27c <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	68db      	ldr	r3, [r3, #12]
 800c274:	f043 0202 	orr.w	r2, r3, #2
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	330c      	adds	r3, #12
 800c280:	2202      	movs	r2, #2
 800c282:	4619      	mov	r1, r3
 800c284:	6878      	ldr	r0, [r7, #4]
 800c286:	f000 f8e5 	bl	800c454 <USBD_CtlSendData>
      break;
 800c28a:	e004      	b.n	800c296 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800c28c:	6839      	ldr	r1, [r7, #0]
 800c28e:	6878      	ldr	r0, [r7, #4]
 800c290:	f000 f876 	bl	800c380 <USBD_CtlError>
      break;
 800c294:	bf00      	nop
  }
}
 800c296:	bf00      	nop
 800c298:	3708      	adds	r7, #8
 800c29a:	46bd      	mov	sp, r7
 800c29c:	bd80      	pop	{r7, pc}

0800c29e <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c29e:	b580      	push	{r7, lr}
 800c2a0:	b082      	sub	sp, #8
 800c2a2:	af00      	add	r7, sp, #0
 800c2a4:	6078      	str	r0, [r7, #4]
 800c2a6:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c2a8:	683b      	ldr	r3, [r7, #0]
 800c2aa:	885b      	ldrh	r3, [r3, #2]
 800c2ac:	2b01      	cmp	r3, #1
 800c2ae:	d106      	bne.n	800c2be <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	2201      	movs	r2, #1
 800c2b4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800c2b8:	6878      	ldr	r0, [r7, #4]
 800c2ba:	f000 f929 	bl	800c510 <USBD_CtlSendStatus>
  }
}
 800c2be:	bf00      	nop
 800c2c0:	3708      	adds	r7, #8
 800c2c2:	46bd      	mov	sp, r7
 800c2c4:	bd80      	pop	{r7, pc}

0800c2c6 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c2c6:	b580      	push	{r7, lr}
 800c2c8:	b082      	sub	sp, #8
 800c2ca:	af00      	add	r7, sp, #0
 800c2cc:	6078      	str	r0, [r7, #4]
 800c2ce:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c2d6:	3b01      	subs	r3, #1
 800c2d8:	2b02      	cmp	r3, #2
 800c2da:	d80b      	bhi.n	800c2f4 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	885b      	ldrh	r3, [r3, #2]
 800c2e0:	2b01      	cmp	r3, #1
 800c2e2:	d10c      	bne.n	800c2fe <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800c2ec:	6878      	ldr	r0, [r7, #4]
 800c2ee:	f000 f90f 	bl	800c510 <USBD_CtlSendStatus>
      }
      break;
 800c2f2:	e004      	b.n	800c2fe <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800c2f4:	6839      	ldr	r1, [r7, #0]
 800c2f6:	6878      	ldr	r0, [r7, #4]
 800c2f8:	f000 f842 	bl	800c380 <USBD_CtlError>
      break;
 800c2fc:	e000      	b.n	800c300 <USBD_ClrFeature+0x3a>
      break;
 800c2fe:	bf00      	nop
  }
}
 800c300:	bf00      	nop
 800c302:	3708      	adds	r7, #8
 800c304:	46bd      	mov	sp, r7
 800c306:	bd80      	pop	{r7, pc}

0800c308 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c308:	b480      	push	{r7}
 800c30a:	b083      	sub	sp, #12
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	6078      	str	r0, [r7, #4]
 800c310:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800c312:	683b      	ldr	r3, [r7, #0]
 800c314:	781a      	ldrb	r2, [r3, #0]
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800c31a:	683b      	ldr	r3, [r7, #0]
 800c31c:	785a      	ldrb	r2, [r3, #1]
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800c322:	683b      	ldr	r3, [r7, #0]
 800c324:	3302      	adds	r3, #2
 800c326:	781b      	ldrb	r3, [r3, #0]
 800c328:	b29a      	uxth	r2, r3
 800c32a:	683b      	ldr	r3, [r7, #0]
 800c32c:	3303      	adds	r3, #3
 800c32e:	781b      	ldrb	r3, [r3, #0]
 800c330:	b29b      	uxth	r3, r3
 800c332:	021b      	lsls	r3, r3, #8
 800c334:	b29b      	uxth	r3, r3
 800c336:	4413      	add	r3, r2
 800c338:	b29a      	uxth	r2, r3
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800c33e:	683b      	ldr	r3, [r7, #0]
 800c340:	3304      	adds	r3, #4
 800c342:	781b      	ldrb	r3, [r3, #0]
 800c344:	b29a      	uxth	r2, r3
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	3305      	adds	r3, #5
 800c34a:	781b      	ldrb	r3, [r3, #0]
 800c34c:	b29b      	uxth	r3, r3
 800c34e:	021b      	lsls	r3, r3, #8
 800c350:	b29b      	uxth	r3, r3
 800c352:	4413      	add	r3, r2
 800c354:	b29a      	uxth	r2, r3
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800c35a:	683b      	ldr	r3, [r7, #0]
 800c35c:	3306      	adds	r3, #6
 800c35e:	781b      	ldrb	r3, [r3, #0]
 800c360:	b29a      	uxth	r2, r3
 800c362:	683b      	ldr	r3, [r7, #0]
 800c364:	3307      	adds	r3, #7
 800c366:	781b      	ldrb	r3, [r3, #0]
 800c368:	b29b      	uxth	r3, r3
 800c36a:	021b      	lsls	r3, r3, #8
 800c36c:	b29b      	uxth	r3, r3
 800c36e:	4413      	add	r3, r2
 800c370:	b29a      	uxth	r2, r3
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	80da      	strh	r2, [r3, #6]

}
 800c376:	bf00      	nop
 800c378:	370c      	adds	r7, #12
 800c37a:	46bd      	mov	sp, r7
 800c37c:	bc80      	pop	{r7}
 800c37e:	4770      	bx	lr

0800c380 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b082      	sub	sp, #8
 800c384:	af00      	add	r7, sp, #0
 800c386:	6078      	str	r0, [r7, #4]
 800c388:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800c38a:	2180      	movs	r1, #128	; 0x80
 800c38c:	6878      	ldr	r0, [r7, #4]
 800c38e:	f005 f90b 	bl	80115a8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800c392:	2100      	movs	r1, #0
 800c394:	6878      	ldr	r0, [r7, #4]
 800c396:	f005 f907 	bl	80115a8 <USBD_LL_StallEP>
}
 800c39a:	bf00      	nop
 800c39c:	3708      	adds	r7, #8
 800c39e:	46bd      	mov	sp, r7
 800c3a0:	bd80      	pop	{r7, pc}

0800c3a2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c3a2:	b580      	push	{r7, lr}
 800c3a4:	b086      	sub	sp, #24
 800c3a6:	af00      	add	r7, sp, #0
 800c3a8:	60f8      	str	r0, [r7, #12]
 800c3aa:	60b9      	str	r1, [r7, #8]
 800c3ac:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d032      	beq.n	800c41e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800c3b8:	68f8      	ldr	r0, [r7, #12]
 800c3ba:	f000 f834 	bl	800c426 <USBD_GetLen>
 800c3be:	4603      	mov	r3, r0
 800c3c0:	3301      	adds	r3, #1
 800c3c2:	b29b      	uxth	r3, r3
 800c3c4:	005b      	lsls	r3, r3, #1
 800c3c6:	b29a      	uxth	r2, r3
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800c3cc:	7dfb      	ldrb	r3, [r7, #23]
 800c3ce:	1c5a      	adds	r2, r3, #1
 800c3d0:	75fa      	strb	r2, [r7, #23]
 800c3d2:	461a      	mov	r2, r3
 800c3d4:	68bb      	ldr	r3, [r7, #8]
 800c3d6:	4413      	add	r3, r2
 800c3d8:	687a      	ldr	r2, [r7, #4]
 800c3da:	7812      	ldrb	r2, [r2, #0]
 800c3dc:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800c3de:	7dfb      	ldrb	r3, [r7, #23]
 800c3e0:	1c5a      	adds	r2, r3, #1
 800c3e2:	75fa      	strb	r2, [r7, #23]
 800c3e4:	461a      	mov	r2, r3
 800c3e6:	68bb      	ldr	r3, [r7, #8]
 800c3e8:	4413      	add	r3, r2
 800c3ea:	2203      	movs	r2, #3
 800c3ec:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800c3ee:	e012      	b.n	800c416 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	1c5a      	adds	r2, r3, #1
 800c3f4:	60fa      	str	r2, [r7, #12]
 800c3f6:	7dfa      	ldrb	r2, [r7, #23]
 800c3f8:	1c51      	adds	r1, r2, #1
 800c3fa:	75f9      	strb	r1, [r7, #23]
 800c3fc:	4611      	mov	r1, r2
 800c3fe:	68ba      	ldr	r2, [r7, #8]
 800c400:	440a      	add	r2, r1
 800c402:	781b      	ldrb	r3, [r3, #0]
 800c404:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800c406:	7dfb      	ldrb	r3, [r7, #23]
 800c408:	1c5a      	adds	r2, r3, #1
 800c40a:	75fa      	strb	r2, [r7, #23]
 800c40c:	461a      	mov	r2, r3
 800c40e:	68bb      	ldr	r3, [r7, #8]
 800c410:	4413      	add	r3, r2
 800c412:	2200      	movs	r2, #0
 800c414:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	781b      	ldrb	r3, [r3, #0]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d1e8      	bne.n	800c3f0 <USBD_GetString+0x4e>
    }
  }
}
 800c41e:	bf00      	nop
 800c420:	3718      	adds	r7, #24
 800c422:	46bd      	mov	sp, r7
 800c424:	bd80      	pop	{r7, pc}

0800c426 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c426:	b480      	push	{r7}
 800c428:	b085      	sub	sp, #20
 800c42a:	af00      	add	r7, sp, #0
 800c42c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c42e:	2300      	movs	r3, #0
 800c430:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800c432:	e005      	b.n	800c440 <USBD_GetLen+0x1a>
  {
    len++;
 800c434:	7bfb      	ldrb	r3, [r7, #15]
 800c436:	3301      	adds	r3, #1
 800c438:	73fb      	strb	r3, [r7, #15]
    buf++;
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	3301      	adds	r3, #1
 800c43e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	781b      	ldrb	r3, [r3, #0]
 800c444:	2b00      	cmp	r3, #0
 800c446:	d1f5      	bne.n	800c434 <USBD_GetLen+0xe>
  }

  return len;
 800c448:	7bfb      	ldrb	r3, [r7, #15]
}
 800c44a:	4618      	mov	r0, r3
 800c44c:	3714      	adds	r7, #20
 800c44e:	46bd      	mov	sp, r7
 800c450:	bc80      	pop	{r7}
 800c452:	4770      	bx	lr

0800c454 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b084      	sub	sp, #16
 800c458:	af00      	add	r7, sp, #0
 800c45a:	60f8      	str	r0, [r7, #12]
 800c45c:	60b9      	str	r1, [r7, #8]
 800c45e:	4613      	mov	r3, r2
 800c460:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	2202      	movs	r2, #2
 800c466:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c46a:	88fa      	ldrh	r2, [r7, #6]
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800c470:	88fa      	ldrh	r2, [r7, #6]
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c476:	88fb      	ldrh	r3, [r7, #6]
 800c478:	68ba      	ldr	r2, [r7, #8]
 800c47a:	2100      	movs	r1, #0
 800c47c:	68f8      	ldr	r0, [r7, #12]
 800c47e:	f005 f91b 	bl	80116b8 <USBD_LL_Transmit>

  return USBD_OK;
 800c482:	2300      	movs	r3, #0
}
 800c484:	4618      	mov	r0, r3
 800c486:	3710      	adds	r7, #16
 800c488:	46bd      	mov	sp, r7
 800c48a:	bd80      	pop	{r7, pc}

0800c48c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800c48c:	b580      	push	{r7, lr}
 800c48e:	b084      	sub	sp, #16
 800c490:	af00      	add	r7, sp, #0
 800c492:	60f8      	str	r0, [r7, #12]
 800c494:	60b9      	str	r1, [r7, #8]
 800c496:	4613      	mov	r3, r2
 800c498:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c49a:	88fb      	ldrh	r3, [r7, #6]
 800c49c:	68ba      	ldr	r2, [r7, #8]
 800c49e:	2100      	movs	r1, #0
 800c4a0:	68f8      	ldr	r0, [r7, #12]
 800c4a2:	f005 f909 	bl	80116b8 <USBD_LL_Transmit>

  return USBD_OK;
 800c4a6:	2300      	movs	r3, #0
}
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	3710      	adds	r7, #16
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	bd80      	pop	{r7, pc}

0800c4b0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b084      	sub	sp, #16
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	60f8      	str	r0, [r7, #12]
 800c4b8:	60b9      	str	r1, [r7, #8]
 800c4ba:	4613      	mov	r3, r2
 800c4bc:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	2203      	movs	r2, #3
 800c4c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c4c6:	88fa      	ldrh	r2, [r7, #6]
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800c4ce:	88fa      	ldrh	r2, [r7, #6]
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c4d6:	88fb      	ldrh	r3, [r7, #6]
 800c4d8:	68ba      	ldr	r2, [r7, #8]
 800c4da:	2100      	movs	r1, #0
 800c4dc:	68f8      	ldr	r0, [r7, #12]
 800c4de:	f005 f90e 	bl	80116fe <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c4e2:	2300      	movs	r3, #0
}
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	3710      	adds	r7, #16
 800c4e8:	46bd      	mov	sp, r7
 800c4ea:	bd80      	pop	{r7, pc}

0800c4ec <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800c4ec:	b580      	push	{r7, lr}
 800c4ee:	b084      	sub	sp, #16
 800c4f0:	af00      	add	r7, sp, #0
 800c4f2:	60f8      	str	r0, [r7, #12]
 800c4f4:	60b9      	str	r1, [r7, #8]
 800c4f6:	4613      	mov	r3, r2
 800c4f8:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c4fa:	88fb      	ldrh	r3, [r7, #6]
 800c4fc:	68ba      	ldr	r2, [r7, #8]
 800c4fe:	2100      	movs	r1, #0
 800c500:	68f8      	ldr	r0, [r7, #12]
 800c502:	f005 f8fc 	bl	80116fe <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c506:	2300      	movs	r3, #0
}
 800c508:	4618      	mov	r0, r3
 800c50a:	3710      	adds	r7, #16
 800c50c:	46bd      	mov	sp, r7
 800c50e:	bd80      	pop	{r7, pc}

0800c510 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c510:	b580      	push	{r7, lr}
 800c512:	b082      	sub	sp, #8
 800c514:	af00      	add	r7, sp, #0
 800c516:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	2204      	movs	r2, #4
 800c51c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c520:	2300      	movs	r3, #0
 800c522:	2200      	movs	r2, #0
 800c524:	2100      	movs	r1, #0
 800c526:	6878      	ldr	r0, [r7, #4]
 800c528:	f005 f8c6 	bl	80116b8 <USBD_LL_Transmit>

  return USBD_OK;
 800c52c:	2300      	movs	r3, #0
}
 800c52e:	4618      	mov	r0, r3
 800c530:	3708      	adds	r7, #8
 800c532:	46bd      	mov	sp, r7
 800c534:	bd80      	pop	{r7, pc}

0800c536 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c536:	b580      	push	{r7, lr}
 800c538:	b082      	sub	sp, #8
 800c53a:	af00      	add	r7, sp, #0
 800c53c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	2205      	movs	r2, #5
 800c542:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c546:	2300      	movs	r3, #0
 800c548:	2200      	movs	r2, #0
 800c54a:	2100      	movs	r1, #0
 800c54c:	6878      	ldr	r0, [r7, #4]
 800c54e:	f005 f8d6 	bl	80116fe <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c552:	2300      	movs	r3, #0
}
 800c554:	4618      	mov	r0, r3
 800c556:	3708      	adds	r7, #8
 800c558:	46bd      	mov	sp, r7
 800c55a:	bd80      	pop	{r7, pc}

0800c55c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c55c:	b480      	push	{r7}
 800c55e:	b087      	sub	sp, #28
 800c560:	af00      	add	r7, sp, #0
 800c562:	60f8      	str	r0, [r7, #12]
 800c564:	60b9      	str	r1, [r7, #8]
 800c566:	4613      	mov	r3, r2
 800c568:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c56a:	2301      	movs	r3, #1
 800c56c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c56e:	2300      	movs	r3, #0
 800c570:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800c572:	4b1e      	ldr	r3, [pc, #120]	; (800c5ec <FATFS_LinkDriverEx+0x90>)
 800c574:	7a5b      	ldrb	r3, [r3, #9]
 800c576:	b2db      	uxtb	r3, r3
 800c578:	2b01      	cmp	r3, #1
 800c57a:	d831      	bhi.n	800c5e0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c57c:	4b1b      	ldr	r3, [pc, #108]	; (800c5ec <FATFS_LinkDriverEx+0x90>)
 800c57e:	7a5b      	ldrb	r3, [r3, #9]
 800c580:	b2db      	uxtb	r3, r3
 800c582:	461a      	mov	r2, r3
 800c584:	4b19      	ldr	r3, [pc, #100]	; (800c5ec <FATFS_LinkDriverEx+0x90>)
 800c586:	2100      	movs	r1, #0
 800c588:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800c58a:	4b18      	ldr	r3, [pc, #96]	; (800c5ec <FATFS_LinkDriverEx+0x90>)
 800c58c:	7a5b      	ldrb	r3, [r3, #9]
 800c58e:	b2db      	uxtb	r3, r3
 800c590:	4a16      	ldr	r2, [pc, #88]	; (800c5ec <FATFS_LinkDriverEx+0x90>)
 800c592:	009b      	lsls	r3, r3, #2
 800c594:	4413      	add	r3, r2
 800c596:	68fa      	ldr	r2, [r7, #12]
 800c598:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800c59a:	4b14      	ldr	r3, [pc, #80]	; (800c5ec <FATFS_LinkDriverEx+0x90>)
 800c59c:	7a5b      	ldrb	r3, [r3, #9]
 800c59e:	b2db      	uxtb	r3, r3
 800c5a0:	461a      	mov	r2, r3
 800c5a2:	4b12      	ldr	r3, [pc, #72]	; (800c5ec <FATFS_LinkDriverEx+0x90>)
 800c5a4:	4413      	add	r3, r2
 800c5a6:	79fa      	ldrb	r2, [r7, #7]
 800c5a8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c5aa:	4b10      	ldr	r3, [pc, #64]	; (800c5ec <FATFS_LinkDriverEx+0x90>)
 800c5ac:	7a5b      	ldrb	r3, [r3, #9]
 800c5ae:	b2db      	uxtb	r3, r3
 800c5b0:	1c5a      	adds	r2, r3, #1
 800c5b2:	b2d1      	uxtb	r1, r2
 800c5b4:	4a0d      	ldr	r2, [pc, #52]	; (800c5ec <FATFS_LinkDriverEx+0x90>)
 800c5b6:	7251      	strb	r1, [r2, #9]
 800c5b8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c5ba:	7dbb      	ldrb	r3, [r7, #22]
 800c5bc:	3330      	adds	r3, #48	; 0x30
 800c5be:	b2da      	uxtb	r2, r3
 800c5c0:	68bb      	ldr	r3, [r7, #8]
 800c5c2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c5c4:	68bb      	ldr	r3, [r7, #8]
 800c5c6:	3301      	adds	r3, #1
 800c5c8:	223a      	movs	r2, #58	; 0x3a
 800c5ca:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c5cc:	68bb      	ldr	r3, [r7, #8]
 800c5ce:	3302      	adds	r3, #2
 800c5d0:	222f      	movs	r2, #47	; 0x2f
 800c5d2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c5d4:	68bb      	ldr	r3, [r7, #8]
 800c5d6:	3303      	adds	r3, #3
 800c5d8:	2200      	movs	r2, #0
 800c5da:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c5dc:	2300      	movs	r3, #0
 800c5de:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800c5e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	371c      	adds	r7, #28
 800c5e6:	46bd      	mov	sp, r7
 800c5e8:	bc80      	pop	{r7}
 800c5ea:	4770      	bx	lr
 800c5ec:	20000408 	.word	0x20000408

0800c5f0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b082      	sub	sp, #8
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
 800c5f8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	6839      	ldr	r1, [r7, #0]
 800c5fe:	6878      	ldr	r0, [r7, #4]
 800c600:	f7ff ffac 	bl	800c55c <FATFS_LinkDriverEx>
 800c604:	4603      	mov	r3, r0
}
 800c606:	4618      	mov	r0, r3
 800c608:	3708      	adds	r7, #8
 800c60a:	46bd      	mov	sp, r7
 800c60c:	bd80      	pop	{r7, pc}
	...

0800c610 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800c610:	b580      	push	{r7, lr}
 800c612:	b082      	sub	sp, #8
 800c614:	af00      	add	r7, sp, #0
 800c616:	4603      	mov	r3, r0
 800c618:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c61a:	4b0b      	ldr	r3, [pc, #44]	; (800c648 <SD_initialize+0x38>)
 800c61c:	2201      	movs	r2, #1
 800c61e:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 800c620:	f7fd fe3e 	bl	800a2a0 <BSP_SD_Init>
 800c624:	4603      	mov	r3, r0
 800c626:	2b00      	cmp	r3, #0
 800c628:	d107      	bne.n	800c63a <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c62a:	4b07      	ldr	r3, [pc, #28]	; (800c648 <SD_initialize+0x38>)
 800c62c:	781b      	ldrb	r3, [r3, #0]
 800c62e:	b2db      	uxtb	r3, r3
 800c630:	f023 0301 	bic.w	r3, r3, #1
 800c634:	b2da      	uxtb	r2, r3
 800c636:	4b04      	ldr	r3, [pc, #16]	; (800c648 <SD_initialize+0x38>)
 800c638:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800c63a:	4b03      	ldr	r3, [pc, #12]	; (800c648 <SD_initialize+0x38>)
 800c63c:	781b      	ldrb	r3, [r3, #0]
 800c63e:	b2db      	uxtb	r3, r3
}
 800c640:	4618      	mov	r0, r3
 800c642:	3708      	adds	r7, #8
 800c644:	46bd      	mov	sp, r7
 800c646:	bd80      	pop	{r7, pc}
 800c648:	2000011f 	.word	0x2000011f

0800c64c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b082      	sub	sp, #8
 800c650:	af00      	add	r7, sp, #0
 800c652:	4603      	mov	r3, r0
 800c654:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c656:	4b0b      	ldr	r3, [pc, #44]	; (800c684 <SD_status+0x38>)
 800c658:	2201      	movs	r2, #1
 800c65a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800c65c:	f7fd fe82 	bl	800a364 <BSP_SD_GetCardState>
 800c660:	4603      	mov	r3, r0
 800c662:	2b00      	cmp	r3, #0
 800c664:	d107      	bne.n	800c676 <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c666:	4b07      	ldr	r3, [pc, #28]	; (800c684 <SD_status+0x38>)
 800c668:	781b      	ldrb	r3, [r3, #0]
 800c66a:	b2db      	uxtb	r3, r3
 800c66c:	f023 0301 	bic.w	r3, r3, #1
 800c670:	b2da      	uxtb	r2, r3
 800c672:	4b04      	ldr	r3, [pc, #16]	; (800c684 <SD_status+0x38>)
 800c674:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 800c676:	4b03      	ldr	r3, [pc, #12]	; (800c684 <SD_status+0x38>)
 800c678:	781b      	ldrb	r3, [r3, #0]
 800c67a:	b2db      	uxtb	r3, r3
}
 800c67c:	4618      	mov	r0, r3
 800c67e:	3708      	adds	r7, #8
 800c680:	46bd      	mov	sp, r7
 800c682:	bd80      	pop	{r7, pc}
 800c684:	2000011f 	.word	0x2000011f

0800c688 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800c688:	b580      	push	{r7, lr}
 800c68a:	b086      	sub	sp, #24
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	60b9      	str	r1, [r7, #8]
 800c690:	607a      	str	r2, [r7, #4]
 800c692:	603b      	str	r3, [r7, #0]
 800c694:	4603      	mov	r3, r0
 800c696:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c698:	2301      	movs	r3, #1
 800c69a:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800c69c:	4b0f      	ldr	r3, [pc, #60]	; (800c6dc <SD_read+0x54>)
 800c69e:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 800c6a0:	4b0f      	ldr	r3, [pc, #60]	; (800c6e0 <SD_read+0x58>)
 800c6a2:	683a      	ldr	r2, [r7, #0]
 800c6a4:	6879      	ldr	r1, [r7, #4]
 800c6a6:	68b8      	ldr	r0, [r7, #8]
 800c6a8:	f7fd fe20 	bl	800a2ec <BSP_SD_ReadBlocks>
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d10e      	bne.n	800c6d0 <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c6b2:	e006      	b.n	800c6c2 <SD_read+0x3a>
    {
      if (timeout-- == 0)
 800c6b4:	693b      	ldr	r3, [r7, #16]
 800c6b6:	1e5a      	subs	r2, r3, #1
 800c6b8:	613a      	str	r2, [r7, #16]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d101      	bne.n	800c6c2 <SD_read+0x3a>
      {
        return RES_ERROR;
 800c6be:	2301      	movs	r3, #1
 800c6c0:	e007      	b.n	800c6d2 <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c6c2:	f7fd fe4f 	bl	800a364 <BSP_SD_GetCardState>
 800c6c6:	4603      	mov	r3, r0
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d1f3      	bne.n	800c6b4 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800c6d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	3718      	adds	r7, #24
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bd80      	pop	{r7, pc}
 800c6da:	bf00      	nop
 800c6dc:	000186a0 	.word	0x000186a0
 800c6e0:	05f5e100 	.word	0x05f5e100

0800c6e4 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800c6e4:	b580      	push	{r7, lr}
 800c6e6:	b086      	sub	sp, #24
 800c6e8:	af00      	add	r7, sp, #0
 800c6ea:	60b9      	str	r1, [r7, #8]
 800c6ec:	607a      	str	r2, [r7, #4]
 800c6ee:	603b      	str	r3, [r7, #0]
 800c6f0:	4603      	mov	r3, r0
 800c6f2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c6f4:	2301      	movs	r3, #1
 800c6f6:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800c6f8:	4b0f      	ldr	r3, [pc, #60]	; (800c738 <SD_write+0x54>)
 800c6fa:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 800c6fc:	4b0f      	ldr	r3, [pc, #60]	; (800c73c <SD_write+0x58>)
 800c6fe:	683a      	ldr	r2, [r7, #0]
 800c700:	6879      	ldr	r1, [r7, #4]
 800c702:	68b8      	ldr	r0, [r7, #8]
 800c704:	f7fd fe10 	bl	800a328 <BSP_SD_WriteBlocks>
 800c708:	4603      	mov	r3, r0
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d10e      	bne.n	800c72c <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c70e:	e006      	b.n	800c71e <SD_write+0x3a>
    {
      if (timeout-- == 0)
 800c710:	693b      	ldr	r3, [r7, #16]
 800c712:	1e5a      	subs	r2, r3, #1
 800c714:	613a      	str	r2, [r7, #16]
 800c716:	2b00      	cmp	r3, #0
 800c718:	d101      	bne.n	800c71e <SD_write+0x3a>
      {
        return RES_ERROR;
 800c71a:	2301      	movs	r3, #1
 800c71c:	e007      	b.n	800c72e <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c71e:	f7fd fe21 	bl	800a364 <BSP_SD_GetCardState>
 800c722:	4603      	mov	r3, r0
 800c724:	2b00      	cmp	r3, #0
 800c726:	d1f3      	bne.n	800c710 <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 800c728:	2300      	movs	r3, #0
 800c72a:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800c72c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c72e:	4618      	mov	r0, r3
 800c730:	3718      	adds	r7, #24
 800c732:	46bd      	mov	sp, r7
 800c734:	bd80      	pop	{r7, pc}
 800c736:	bf00      	nop
 800c738:	000186a0 	.word	0x000186a0
 800c73c:	05f5e100 	.word	0x05f5e100

0800c740 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b08c      	sub	sp, #48	; 0x30
 800c744:	af00      	add	r7, sp, #0
 800c746:	4603      	mov	r3, r0
 800c748:	603a      	str	r2, [r7, #0]
 800c74a:	71fb      	strb	r3, [r7, #7]
 800c74c:	460b      	mov	r3, r1
 800c74e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800c750:	2301      	movs	r3, #1
 800c752:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c756:	4b24      	ldr	r3, [pc, #144]	; (800c7e8 <SD_ioctl+0xa8>)
 800c758:	781b      	ldrb	r3, [r3, #0]
 800c75a:	b2db      	uxtb	r3, r3
 800c75c:	f003 0301 	and.w	r3, r3, #1
 800c760:	2b00      	cmp	r3, #0
 800c762:	d001      	beq.n	800c768 <SD_ioctl+0x28>
 800c764:	2303      	movs	r3, #3
 800c766:	e03b      	b.n	800c7e0 <SD_ioctl+0xa0>
  
  switch (cmd)
 800c768:	79bb      	ldrb	r3, [r7, #6]
 800c76a:	2b03      	cmp	r3, #3
 800c76c:	d833      	bhi.n	800c7d6 <SD_ioctl+0x96>
 800c76e:	a201      	add	r2, pc, #4	; (adr r2, 800c774 <SD_ioctl+0x34>)
 800c770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c774:	0800c785 	.word	0x0800c785
 800c778:	0800c78d 	.word	0x0800c78d
 800c77c:	0800c7a5 	.word	0x0800c7a5
 800c780:	0800c7bf 	.word	0x0800c7bf
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800c784:	2300      	movs	r3, #0
 800c786:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c78a:	e027      	b.n	800c7dc <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800c78c:	f107 030c 	add.w	r3, r7, #12
 800c790:	4618      	mov	r0, r3
 800c792:	f7fd fdf7 	bl	800a384 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800c796:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c79c:	2300      	movs	r3, #0
 800c79e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c7a2:	e01b      	b.n	800c7dc <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c7a4:	f107 030c 	add.w	r3, r7, #12
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	f7fd fdeb 	bl	800a384 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800c7ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7b0:	b29a      	uxth	r2, r3
 800c7b2:	683b      	ldr	r3, [r7, #0]
 800c7b4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800c7b6:	2300      	movs	r3, #0
 800c7b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c7bc:	e00e      	b.n	800c7dc <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c7be:	f107 030c 	add.w	r3, r7, #12
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	f7fd fdde 	bl	800a384 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 800c7c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c7ca:	683b      	ldr	r3, [r7, #0]
 800c7cc:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c7d4:	e002      	b.n	800c7dc <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 800c7d6:	2304      	movs	r3, #4
 800c7d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 800c7dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	3730      	adds	r7, #48	; 0x30
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	bd80      	pop	{r7, pc}
 800c7e8:	2000011f 	.word	0x2000011f

0800c7ec <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800c7ec:	b480      	push	{r7}
 800c7ee:	b083      	sub	sp, #12
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	4603      	mov	r3, r0
 800c7f4:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 800c7f6:	88fb      	ldrh	r3, [r7, #6]
 800c7f8:	ba5b      	rev16	r3, r3
 800c7fa:	b29b      	uxth	r3, r3
}
 800c7fc:	4618      	mov	r0, r3
 800c7fe:	370c      	adds	r7, #12
 800c800:	46bd      	mov	sp, r7
 800c802:	bc80      	pop	{r7}
 800c804:	4770      	bx	lr

0800c806 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800c806:	b580      	push	{r7, lr}
 800c808:	b082      	sub	sp, #8
 800c80a:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800c80c:	2300      	movs	r3, #0
 800c80e:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800c810:	f000 f8a4 	bl	800c95c <mem_init>
  memp_init();
 800c814:	f000 fb34 	bl	800ce80 <memp_init>
  pbuf_init();
  netif_init();
 800c818:	f000 fbec 	bl	800cff4 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800c81c:	f001 fbe6 	bl	800dfec <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 800c820:	f001 face 	bl	800ddc0 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800c824:	bf00      	nop
 800c826:	3708      	adds	r7, #8
 800c828:	46bd      	mov	sp, r7
 800c82a:	bd80      	pop	{r7, pc}

0800c82c <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800c82c:	b580      	push	{r7, lr}
 800c82e:	b084      	sub	sp, #16
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800c834:	4b40      	ldr	r3, [pc, #256]	; (800c938 <plug_holes+0x10c>)
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	687a      	ldr	r2, [r7, #4]
 800c83a:	429a      	cmp	r2, r3
 800c83c:	d206      	bcs.n	800c84c <plug_holes+0x20>
 800c83e:	4b3f      	ldr	r3, [pc, #252]	; (800c93c <plug_holes+0x110>)
 800c840:	f240 125d 	movw	r2, #349	; 0x15d
 800c844:	493e      	ldr	r1, [pc, #248]	; (800c940 <plug_holes+0x114>)
 800c846:	483f      	ldr	r0, [pc, #252]	; (800c944 <plug_holes+0x118>)
 800c848:	f005 f8bc 	bl	80119c4 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800c84c:	4b3e      	ldr	r3, [pc, #248]	; (800c948 <plug_holes+0x11c>)
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	687a      	ldr	r2, [r7, #4]
 800c852:	429a      	cmp	r2, r3
 800c854:	d306      	bcc.n	800c864 <plug_holes+0x38>
 800c856:	4b39      	ldr	r3, [pc, #228]	; (800c93c <plug_holes+0x110>)
 800c858:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800c85c:	493b      	ldr	r1, [pc, #236]	; (800c94c <plug_holes+0x120>)
 800c85e:	4839      	ldr	r0, [pc, #228]	; (800c944 <plug_holes+0x118>)
 800c860:	f005 f8b0 	bl	80119c4 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	791b      	ldrb	r3, [r3, #4]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d006      	beq.n	800c87a <plug_holes+0x4e>
 800c86c:	4b33      	ldr	r3, [pc, #204]	; (800c93c <plug_holes+0x110>)
 800c86e:	f240 125f 	movw	r2, #351	; 0x15f
 800c872:	4937      	ldr	r1, [pc, #220]	; (800c950 <plug_holes+0x124>)
 800c874:	4833      	ldr	r0, [pc, #204]	; (800c944 <plug_holes+0x118>)
 800c876:	f005 f8a5 	bl	80119c4 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	881b      	ldrh	r3, [r3, #0]
 800c87e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c882:	d906      	bls.n	800c892 <plug_holes+0x66>
 800c884:	4b2d      	ldr	r3, [pc, #180]	; (800c93c <plug_holes+0x110>)
 800c886:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800c88a:	4932      	ldr	r1, [pc, #200]	; (800c954 <plug_holes+0x128>)
 800c88c:	482d      	ldr	r0, [pc, #180]	; (800c944 <plug_holes+0x118>)
 800c88e:	f005 f899 	bl	80119c4 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 800c892:	4b29      	ldr	r3, [pc, #164]	; (800c938 <plug_holes+0x10c>)
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	687a      	ldr	r2, [r7, #4]
 800c898:	8812      	ldrh	r2, [r2, #0]
 800c89a:	4413      	add	r3, r2
 800c89c:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800c89e:	687a      	ldr	r2, [r7, #4]
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	429a      	cmp	r2, r3
 800c8a4:	d01f      	beq.n	800c8e6 <plug_holes+0xba>
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	791b      	ldrb	r3, [r3, #4]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d11b      	bne.n	800c8e6 <plug_holes+0xba>
 800c8ae:	4b26      	ldr	r3, [pc, #152]	; (800c948 <plug_holes+0x11c>)
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	68fa      	ldr	r2, [r7, #12]
 800c8b4:	429a      	cmp	r2, r3
 800c8b6:	d016      	beq.n	800c8e6 <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800c8b8:	4b27      	ldr	r3, [pc, #156]	; (800c958 <plug_holes+0x12c>)
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	68fa      	ldr	r2, [r7, #12]
 800c8be:	429a      	cmp	r2, r3
 800c8c0:	d102      	bne.n	800c8c8 <plug_holes+0x9c>
      lfree = mem;
 800c8c2:	4a25      	ldr	r2, [pc, #148]	; (800c958 <plug_holes+0x12c>)
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	881a      	ldrh	r2, [r3, #0]
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	4a19      	ldr	r2, [pc, #100]	; (800c938 <plug_holes+0x10c>)
 800c8d4:	6812      	ldr	r2, [r2, #0]
 800c8d6:	1a99      	subs	r1, r3, r2
 800c8d8:	4b17      	ldr	r3, [pc, #92]	; (800c938 <plug_holes+0x10c>)
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	68fa      	ldr	r2, [r7, #12]
 800c8de:	8812      	ldrh	r2, [r2, #0]
 800c8e0:	4413      	add	r3, r2
 800c8e2:	b28a      	uxth	r2, r1
 800c8e4:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 800c8e6:	4b14      	ldr	r3, [pc, #80]	; (800c938 <plug_holes+0x10c>)
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	687a      	ldr	r2, [r7, #4]
 800c8ec:	8852      	ldrh	r2, [r2, #2]
 800c8ee:	4413      	add	r3, r2
 800c8f0:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800c8f2:	68ba      	ldr	r2, [r7, #8]
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	429a      	cmp	r2, r3
 800c8f8:	d01a      	beq.n	800c930 <plug_holes+0x104>
 800c8fa:	68bb      	ldr	r3, [r7, #8]
 800c8fc:	791b      	ldrb	r3, [r3, #4]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d116      	bne.n	800c930 <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800c902:	4b15      	ldr	r3, [pc, #84]	; (800c958 <plug_holes+0x12c>)
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	687a      	ldr	r2, [r7, #4]
 800c908:	429a      	cmp	r2, r3
 800c90a:	d102      	bne.n	800c912 <plug_holes+0xe6>
      lfree = pmem;
 800c90c:	4a12      	ldr	r2, [pc, #72]	; (800c958 <plug_holes+0x12c>)
 800c90e:	68bb      	ldr	r3, [r7, #8]
 800c910:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	881a      	ldrh	r2, [r3, #0]
 800c916:	68bb      	ldr	r3, [r7, #8]
 800c918:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 800c91a:	68bb      	ldr	r3, [r7, #8]
 800c91c:	4a06      	ldr	r2, [pc, #24]	; (800c938 <plug_holes+0x10c>)
 800c91e:	6812      	ldr	r2, [r2, #0]
 800c920:	1a99      	subs	r1, r3, r2
 800c922:	4b05      	ldr	r3, [pc, #20]	; (800c938 <plug_holes+0x10c>)
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	687a      	ldr	r2, [r7, #4]
 800c928:	8812      	ldrh	r2, [r2, #0]
 800c92a:	4413      	add	r3, r2
 800c92c:	b28a      	uxth	r2, r1
 800c92e:	805a      	strh	r2, [r3, #2]
  }
}
 800c930:	bf00      	nop
 800c932:	3710      	adds	r7, #16
 800c934:	46bd      	mov	sp, r7
 800c936:	bd80      	pop	{r7, pc}
 800c938:	20000414 	.word	0x20000414
 800c93c:	08012c40 	.word	0x08012c40
 800c940:	08012c70 	.word	0x08012c70
 800c944:	08012c88 	.word	0x08012c88
 800c948:	20000418 	.word	0x20000418
 800c94c:	08012cb0 	.word	0x08012cb0
 800c950:	08012ccc 	.word	0x08012ccc
 800c954:	08012ce8 	.word	0x08012ce8
 800c958:	2000041c 	.word	0x2000041c

0800c95c <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800c95c:	b480      	push	{r7}
 800c95e:	b083      	sub	sp, #12
 800c960:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800c962:	4b18      	ldr	r3, [pc, #96]	; (800c9c4 <mem_init+0x68>)
 800c964:	3303      	adds	r3, #3
 800c966:	f023 0303 	bic.w	r3, r3, #3
 800c96a:	461a      	mov	r2, r3
 800c96c:	4b16      	ldr	r3, [pc, #88]	; (800c9c8 <mem_init+0x6c>)
 800c96e:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800c970:	4b15      	ldr	r3, [pc, #84]	; (800c9c8 <mem_init+0x6c>)
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c97c:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	2200      	movs	r2, #0
 800c982:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	2200      	movs	r2, #0
 800c988:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800c98a:	4b0f      	ldr	r3, [pc, #60]	; (800c9c8 <mem_init+0x6c>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 800c992:	4a0e      	ldr	r2, [pc, #56]	; (800c9cc <mem_init+0x70>)
 800c994:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800c996:	4b0d      	ldr	r3, [pc, #52]	; (800c9cc <mem_init+0x70>)
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	2201      	movs	r2, #1
 800c99c:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800c99e:	4b0b      	ldr	r3, [pc, #44]	; (800c9cc <mem_init+0x70>)
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c9a6:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800c9a8:	4b08      	ldr	r3, [pc, #32]	; (800c9cc <mem_init+0x70>)
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c9b0:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800c9b2:	4b05      	ldr	r3, [pc, #20]	; (800c9c8 <mem_init+0x6c>)
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	4a06      	ldr	r2, [pc, #24]	; (800c9d0 <mem_init+0x74>)
 800c9b8:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800c9ba:	bf00      	nop
 800c9bc:	370c      	adds	r7, #12
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	bc80      	pop	{r7}
 800c9c2:	4770      	bx	lr
 800c9c4:	20003fe0 	.word	0x20003fe0
 800c9c8:	20000414 	.word	0x20000414
 800c9cc:	20000418 	.word	0x20000418
 800c9d0:	2000041c 	.word	0x2000041c

0800c9d4 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b084      	sub	sp, #16
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d043      	beq.n	800ca6a <mem_free+0x96>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	f003 0303 	and.w	r3, r3, #3
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d006      	beq.n	800c9fa <mem_free+0x26>
 800c9ec:	4b22      	ldr	r3, [pc, #136]	; (800ca78 <mem_free+0xa4>)
 800c9ee:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800c9f2:	4922      	ldr	r1, [pc, #136]	; (800ca7c <mem_free+0xa8>)
 800c9f4:	4822      	ldr	r0, [pc, #136]	; (800ca80 <mem_free+0xac>)
 800c9f6:	f004 ffe5 	bl	80119c4 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800c9fa:	4b22      	ldr	r3, [pc, #136]	; (800ca84 <mem_free+0xb0>)
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	687a      	ldr	r2, [r7, #4]
 800ca00:	429a      	cmp	r2, r3
 800ca02:	d304      	bcc.n	800ca0e <mem_free+0x3a>
 800ca04:	4b20      	ldr	r3, [pc, #128]	; (800ca88 <mem_free+0xb4>)
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	687a      	ldr	r2, [r7, #4]
 800ca0a:	429a      	cmp	r2, r3
 800ca0c:	d306      	bcc.n	800ca1c <mem_free+0x48>
 800ca0e:	4b1a      	ldr	r3, [pc, #104]	; (800ca78 <mem_free+0xa4>)
 800ca10:	f240 12af 	movw	r2, #431	; 0x1af
 800ca14:	491d      	ldr	r1, [pc, #116]	; (800ca8c <mem_free+0xb8>)
 800ca16:	481a      	ldr	r0, [pc, #104]	; (800ca80 <mem_free+0xac>)
 800ca18:	f004 ffd4 	bl	80119c4 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800ca1c:	4b19      	ldr	r3, [pc, #100]	; (800ca84 <mem_free+0xb0>)
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	687a      	ldr	r2, [r7, #4]
 800ca22:	429a      	cmp	r2, r3
 800ca24:	d323      	bcc.n	800ca6e <mem_free+0x9a>
 800ca26:	4b18      	ldr	r3, [pc, #96]	; (800ca88 <mem_free+0xb4>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	687a      	ldr	r2, [r7, #4]
 800ca2c:	429a      	cmp	r2, r3
 800ca2e:	d21e      	bcs.n	800ca6e <mem_free+0x9a>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	3b08      	subs	r3, #8
 800ca34:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	791b      	ldrb	r3, [r3, #4]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d106      	bne.n	800ca4c <mem_free+0x78>
 800ca3e:	4b0e      	ldr	r3, [pc, #56]	; (800ca78 <mem_free+0xa4>)
 800ca40:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800ca44:	4912      	ldr	r1, [pc, #72]	; (800ca90 <mem_free+0xbc>)
 800ca46:	480e      	ldr	r0, [pc, #56]	; (800ca80 <mem_free+0xac>)
 800ca48:	f004 ffbc 	bl	80119c4 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	2200      	movs	r2, #0
 800ca50:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800ca52:	4b10      	ldr	r3, [pc, #64]	; (800ca94 <mem_free+0xc0>)
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	68fa      	ldr	r2, [r7, #12]
 800ca58:	429a      	cmp	r2, r3
 800ca5a:	d202      	bcs.n	800ca62 <mem_free+0x8e>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800ca5c:	4a0d      	ldr	r2, [pc, #52]	; (800ca94 <mem_free+0xc0>)
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800ca62:	68f8      	ldr	r0, [r7, #12]
 800ca64:	f7ff fee2 	bl	800c82c <plug_holes>
 800ca68:	e002      	b.n	800ca70 <mem_free+0x9c>
    return;
 800ca6a:	bf00      	nop
 800ca6c:	e000      	b.n	800ca70 <mem_free+0x9c>
    return;
 800ca6e:	bf00      	nop
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800ca70:	3710      	adds	r7, #16
 800ca72:	46bd      	mov	sp, r7
 800ca74:	bd80      	pop	{r7, pc}
 800ca76:	bf00      	nop
 800ca78:	08012c40 	.word	0x08012c40
 800ca7c:	08012d14 	.word	0x08012d14
 800ca80:	08012c88 	.word	0x08012c88
 800ca84:	20000414 	.word	0x20000414
 800ca88:	20000418 	.word	0x20000418
 800ca8c:	08012d38 	.word	0x08012d38
 800ca90:	08012d50 	.word	0x08012d50
 800ca94:	2000041c 	.word	0x2000041c

0800ca98 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b086      	sub	sp, #24
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
 800caa0:	460b      	mov	r3, r1
 800caa2:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800caa4:	887b      	ldrh	r3, [r7, #2]
 800caa6:	3303      	adds	r3, #3
 800caa8:	b29b      	uxth	r3, r3
 800caaa:	f023 0303 	bic.w	r3, r3, #3
 800caae:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 800cab0:	887b      	ldrh	r3, [r7, #2]
 800cab2:	2b0b      	cmp	r3, #11
 800cab4:	d801      	bhi.n	800caba <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800cab6:	230c      	movs	r3, #12
 800cab8:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 800caba:	887b      	ldrh	r3, [r7, #2]
 800cabc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cac0:	d901      	bls.n	800cac6 <mem_trim+0x2e>
    return NULL;
 800cac2:	2300      	movs	r3, #0
 800cac4:	e0b1      	b.n	800cc2a <mem_trim+0x192>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800cac6:	4b5b      	ldr	r3, [pc, #364]	; (800cc34 <mem_trim+0x19c>)
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	687a      	ldr	r2, [r7, #4]
 800cacc:	429a      	cmp	r2, r3
 800cace:	d304      	bcc.n	800cada <mem_trim+0x42>
 800cad0:	4b59      	ldr	r3, [pc, #356]	; (800cc38 <mem_trim+0x1a0>)
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	687a      	ldr	r2, [r7, #4]
 800cad6:	429a      	cmp	r2, r3
 800cad8:	d306      	bcc.n	800cae8 <mem_trim+0x50>
 800cada:	4b58      	ldr	r3, [pc, #352]	; (800cc3c <mem_trim+0x1a4>)
 800cadc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800cae0:	4957      	ldr	r1, [pc, #348]	; (800cc40 <mem_trim+0x1a8>)
 800cae2:	4858      	ldr	r0, [pc, #352]	; (800cc44 <mem_trim+0x1ac>)
 800cae4:	f004 ff6e 	bl	80119c4 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800cae8:	4b52      	ldr	r3, [pc, #328]	; (800cc34 <mem_trim+0x19c>)
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	687a      	ldr	r2, [r7, #4]
 800caee:	429a      	cmp	r2, r3
 800caf0:	d304      	bcc.n	800cafc <mem_trim+0x64>
 800caf2:	4b51      	ldr	r3, [pc, #324]	; (800cc38 <mem_trim+0x1a0>)
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	687a      	ldr	r2, [r7, #4]
 800caf8:	429a      	cmp	r2, r3
 800cafa:	d301      	bcc.n	800cb00 <mem_trim+0x68>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
    return rmem;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	e094      	b.n	800cc2a <mem_trim+0x192>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	3b08      	subs	r3, #8
 800cb04:	617b      	str	r3, [r7, #20]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 800cb06:	697b      	ldr	r3, [r7, #20]
 800cb08:	4a4a      	ldr	r2, [pc, #296]	; (800cc34 <mem_trim+0x19c>)
 800cb0a:	6812      	ldr	r2, [r2, #0]
 800cb0c:	1a9b      	subs	r3, r3, r2
 800cb0e:	827b      	strh	r3, [r7, #18]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800cb10:	697b      	ldr	r3, [r7, #20]
 800cb12:	881a      	ldrh	r2, [r3, #0]
 800cb14:	8a7b      	ldrh	r3, [r7, #18]
 800cb16:	1ad3      	subs	r3, r2, r3
 800cb18:	b29b      	uxth	r3, r3
 800cb1a:	3b08      	subs	r3, #8
 800cb1c:	823b      	strh	r3, [r7, #16]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800cb1e:	887a      	ldrh	r2, [r7, #2]
 800cb20:	8a3b      	ldrh	r3, [r7, #16]
 800cb22:	429a      	cmp	r2, r3
 800cb24:	d906      	bls.n	800cb34 <mem_trim+0x9c>
 800cb26:	4b45      	ldr	r3, [pc, #276]	; (800cc3c <mem_trim+0x1a4>)
 800cb28:	f240 2206 	movw	r2, #518	; 0x206
 800cb2c:	4946      	ldr	r1, [pc, #280]	; (800cc48 <mem_trim+0x1b0>)
 800cb2e:	4845      	ldr	r0, [pc, #276]	; (800cc44 <mem_trim+0x1ac>)
 800cb30:	f004 ff48 	bl	80119c4 <iprintf>
  if (newsize > size) {
 800cb34:	887a      	ldrh	r2, [r7, #2]
 800cb36:	8a3b      	ldrh	r3, [r7, #16]
 800cb38:	429a      	cmp	r2, r3
 800cb3a:	d901      	bls.n	800cb40 <mem_trim+0xa8>
    /* not supported */
    return NULL;
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	e074      	b.n	800cc2a <mem_trim+0x192>
  }
  if (newsize == size) {
 800cb40:	887a      	ldrh	r2, [r7, #2]
 800cb42:	8a3b      	ldrh	r3, [r7, #16]
 800cb44:	429a      	cmp	r2, r3
 800cb46:	d101      	bne.n	800cb4c <mem_trim+0xb4>
    /* No change in size, simply return */
    return rmem;
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	e06e      	b.n	800cc2a <mem_trim+0x192>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = (struct mem *)(void *)&ram[mem->next];
 800cb4c:	4b39      	ldr	r3, [pc, #228]	; (800cc34 <mem_trim+0x19c>)
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	697a      	ldr	r2, [r7, #20]
 800cb52:	8812      	ldrh	r2, [r2, #0]
 800cb54:	4413      	add	r3, r2
 800cb56:	60fb      	str	r3, [r7, #12]
  if (mem2->used == 0) {
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	791b      	ldrb	r3, [r3, #4]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d131      	bne.n	800cbc4 <mem_trim+0x12c>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	881b      	ldrh	r3, [r3, #0]
 800cb64:	813b      	strh	r3, [r7, #8]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800cb66:	8a7a      	ldrh	r2, [r7, #18]
 800cb68:	887b      	ldrh	r3, [r7, #2]
 800cb6a:	4413      	add	r3, r2
 800cb6c:	b29b      	uxth	r3, r3
 800cb6e:	3308      	adds	r3, #8
 800cb70:	817b      	strh	r3, [r7, #10]
    if (lfree == mem2) {
 800cb72:	4b36      	ldr	r3, [pc, #216]	; (800cc4c <mem_trim+0x1b4>)
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	68fa      	ldr	r2, [r7, #12]
 800cb78:	429a      	cmp	r2, r3
 800cb7a:	d105      	bne.n	800cb88 <mem_trim+0xf0>
      lfree = (struct mem *)(void *)&ram[ptr2];
 800cb7c:	4b2d      	ldr	r3, [pc, #180]	; (800cc34 <mem_trim+0x19c>)
 800cb7e:	681a      	ldr	r2, [r3, #0]
 800cb80:	897b      	ldrh	r3, [r7, #10]
 800cb82:	4413      	add	r3, r2
 800cb84:	4a31      	ldr	r2, [pc, #196]	; (800cc4c <mem_trim+0x1b4>)
 800cb86:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800cb88:	4b2a      	ldr	r3, [pc, #168]	; (800cc34 <mem_trim+0x19c>)
 800cb8a:	681a      	ldr	r2, [r3, #0]
 800cb8c:	897b      	ldrh	r3, [r7, #10]
 800cb8e:	4413      	add	r3, r2
 800cb90:	60fb      	str	r3, [r7, #12]
    mem2->used = 0;
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	2200      	movs	r2, #0
 800cb96:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	893a      	ldrh	r2, [r7, #8]
 800cb9c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	8a7a      	ldrh	r2, [r7, #18]
 800cba2:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800cba4:	697b      	ldr	r3, [r7, #20]
 800cba6:	897a      	ldrh	r2, [r7, #10]
 800cba8:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	881b      	ldrh	r3, [r3, #0]
 800cbae:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cbb2:	d039      	beq.n	800cc28 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800cbb4:	4b1f      	ldr	r3, [pc, #124]	; (800cc34 <mem_trim+0x19c>)
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	68fa      	ldr	r2, [r7, #12]
 800cbba:	8812      	ldrh	r2, [r2, #0]
 800cbbc:	4413      	add	r3, r2
 800cbbe:	897a      	ldrh	r2, [r7, #10]
 800cbc0:	805a      	strh	r2, [r3, #2]
 800cbc2:	e031      	b.n	800cc28 <mem_trim+0x190>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800cbc4:	887b      	ldrh	r3, [r7, #2]
 800cbc6:	f103 0214 	add.w	r2, r3, #20
 800cbca:	8a3b      	ldrh	r3, [r7, #16]
 800cbcc:	429a      	cmp	r2, r3
 800cbce:	d82b      	bhi.n	800cc28 <mem_trim+0x190>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800cbd0:	8a7a      	ldrh	r2, [r7, #18]
 800cbd2:	887b      	ldrh	r3, [r7, #2]
 800cbd4:	4413      	add	r3, r2
 800cbd6:	b29b      	uxth	r3, r3
 800cbd8:	3308      	adds	r3, #8
 800cbda:	817b      	strh	r3, [r7, #10]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800cbdc:	4b15      	ldr	r3, [pc, #84]	; (800cc34 <mem_trim+0x19c>)
 800cbde:	681a      	ldr	r2, [r3, #0]
 800cbe0:	897b      	ldrh	r3, [r7, #10]
 800cbe2:	4413      	add	r3, r2
 800cbe4:	60fb      	str	r3, [r7, #12]
    if (mem2 < lfree) {
 800cbe6:	4b19      	ldr	r3, [pc, #100]	; (800cc4c <mem_trim+0x1b4>)
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	68fa      	ldr	r2, [r7, #12]
 800cbec:	429a      	cmp	r2, r3
 800cbee:	d202      	bcs.n	800cbf6 <mem_trim+0x15e>
      lfree = mem2;
 800cbf0:	4a16      	ldr	r2, [pc, #88]	; (800cc4c <mem_trim+0x1b4>)
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	2200      	movs	r2, #0
 800cbfa:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800cbfc:	697b      	ldr	r3, [r7, #20]
 800cbfe:	881a      	ldrh	r2, [r3, #0]
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	8a7a      	ldrh	r2, [r7, #18]
 800cc08:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800cc0a:	697b      	ldr	r3, [r7, #20]
 800cc0c:	897a      	ldrh	r2, [r7, #10]
 800cc0e:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	881b      	ldrh	r3, [r3, #0]
 800cc14:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cc18:	d006      	beq.n	800cc28 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800cc1a:	4b06      	ldr	r3, [pc, #24]	; (800cc34 <mem_trim+0x19c>)
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	68fa      	ldr	r2, [r7, #12]
 800cc20:	8812      	ldrh	r2, [r2, #0]
 800cc22:	4413      	add	r3, r2
 800cc24:	897a      	ldrh	r2, [r7, #10]
 800cc26:	805a      	strh	r2, [r3, #2]
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800cc28:	687b      	ldr	r3, [r7, #4]
}
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	3718      	adds	r7, #24
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	bd80      	pop	{r7, pc}
 800cc32:	bf00      	nop
 800cc34:	20000414 	.word	0x20000414
 800cc38:	20000418 	.word	0x20000418
 800cc3c:	08012c40 	.word	0x08012c40
 800cc40:	08012d64 	.word	0x08012d64
 800cc44:	08012c88 	.word	0x08012c88
 800cc48:	08012d7c 	.word	0x08012d7c
 800cc4c:	2000041c 	.word	0x2000041c

0800cc50 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 800cc50:	b580      	push	{r7, lr}
 800cc52:	b088      	sub	sp, #32
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	4603      	mov	r3, r0
 800cc58:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 800cc5a:	88fb      	ldrh	r3, [r7, #6]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d101      	bne.n	800cc64 <mem_malloc+0x14>
    return NULL;
 800cc60:	2300      	movs	r3, #0
 800cc62:	e0c8      	b.n	800cdf6 <mem_malloc+0x1a6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 800cc64:	88fb      	ldrh	r3, [r7, #6]
 800cc66:	3303      	adds	r3, #3
 800cc68:	b29b      	uxth	r3, r3
 800cc6a:	f023 0303 	bic.w	r3, r3, #3
 800cc6e:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 800cc70:	88fb      	ldrh	r3, [r7, #6]
 800cc72:	2b0b      	cmp	r3, #11
 800cc74:	d801      	bhi.n	800cc7a <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800cc76:	230c      	movs	r3, #12
 800cc78:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 800cc7a:	88fb      	ldrh	r3, [r7, #6]
 800cc7c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cc80:	d901      	bls.n	800cc86 <mem_malloc+0x36>
    return NULL;
 800cc82:	2300      	movs	r3, #0
 800cc84:	e0b7      	b.n	800cdf6 <mem_malloc+0x1a6>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800cc86:	4b5e      	ldr	r3, [pc, #376]	; (800ce00 <mem_malloc+0x1b0>)
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	461a      	mov	r2, r3
 800cc8c:	4b5d      	ldr	r3, [pc, #372]	; (800ce04 <mem_malloc+0x1b4>)
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	1ad3      	subs	r3, r2, r3
 800cc92:	83fb      	strh	r3, [r7, #30]
 800cc94:	e0a7      	b.n	800cde6 <mem_malloc+0x196>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 800cc96:	4b5b      	ldr	r3, [pc, #364]	; (800ce04 <mem_malloc+0x1b4>)
 800cc98:	681a      	ldr	r2, [r3, #0]
 800cc9a:	8bfb      	ldrh	r3, [r7, #30]
 800cc9c:	4413      	add	r3, r2
 800cc9e:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800cca0:	697b      	ldr	r3, [r7, #20]
 800cca2:	791b      	ldrb	r3, [r3, #4]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	f040 8098 	bne.w	800cdda <mem_malloc+0x18a>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800ccaa:	697b      	ldr	r3, [r7, #20]
 800ccac:	881b      	ldrh	r3, [r3, #0]
 800ccae:	461a      	mov	r2, r3
 800ccb0:	8bfb      	ldrh	r3, [r7, #30]
 800ccb2:	1ad3      	subs	r3, r2, r3
 800ccb4:	f1a3 0208 	sub.w	r2, r3, #8
 800ccb8:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 800ccba:	429a      	cmp	r2, r3
 800ccbc:	f0c0 808d 	bcc.w	800cdda <mem_malloc+0x18a>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800ccc0:	697b      	ldr	r3, [r7, #20]
 800ccc2:	881b      	ldrh	r3, [r3, #0]
 800ccc4:	461a      	mov	r2, r3
 800ccc6:	8bfb      	ldrh	r3, [r7, #30]
 800ccc8:	1ad3      	subs	r3, r2, r3
 800ccca:	f1a3 0208 	sub.w	r2, r3, #8
 800ccce:	88fb      	ldrh	r3, [r7, #6]
 800ccd0:	3314      	adds	r3, #20
 800ccd2:	429a      	cmp	r2, r3
 800ccd4:	d327      	bcc.n	800cd26 <mem_malloc+0xd6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 800ccd6:	8bfa      	ldrh	r2, [r7, #30]
 800ccd8:	88fb      	ldrh	r3, [r7, #6]
 800ccda:	4413      	add	r3, r2
 800ccdc:	b29b      	uxth	r3, r3
 800ccde:	3308      	adds	r3, #8
 800cce0:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 800cce2:	4b48      	ldr	r3, [pc, #288]	; (800ce04 <mem_malloc+0x1b4>)
 800cce4:	681a      	ldr	r2, [r3, #0]
 800cce6:	8a7b      	ldrh	r3, [r7, #18]
 800cce8:	4413      	add	r3, r2
 800ccea:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	2200      	movs	r2, #0
 800ccf0:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800ccf2:	697b      	ldr	r3, [r7, #20]
 800ccf4:	881a      	ldrh	r2, [r3, #0]
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	8bfa      	ldrh	r2, [r7, #30]
 800ccfe:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800cd00:	697b      	ldr	r3, [r7, #20]
 800cd02:	8a7a      	ldrh	r2, [r7, #18]
 800cd04:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800cd06:	697b      	ldr	r3, [r7, #20]
 800cd08:	2201      	movs	r2, #1
 800cd0a:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	881b      	ldrh	r3, [r3, #0]
 800cd10:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cd14:	d00a      	beq.n	800cd2c <mem_malloc+0xdc>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800cd16:	4b3b      	ldr	r3, [pc, #236]	; (800ce04 <mem_malloc+0x1b4>)
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	68fa      	ldr	r2, [r7, #12]
 800cd1c:	8812      	ldrh	r2, [r2, #0]
 800cd1e:	4413      	add	r3, r2
 800cd20:	8a7a      	ldrh	r2, [r7, #18]
 800cd22:	805a      	strh	r2, [r3, #2]
 800cd24:	e002      	b.n	800cd2c <mem_malloc+0xdc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800cd26:	697b      	ldr	r3, [r7, #20]
 800cd28:	2201      	movs	r2, #1
 800cd2a:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800cd2c:	4b34      	ldr	r3, [pc, #208]	; (800ce00 <mem_malloc+0x1b0>)
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	697a      	ldr	r2, [r7, #20]
 800cd32:	429a      	cmp	r2, r3
 800cd34:	d127      	bne.n	800cd86 <mem_malloc+0x136>
          struct mem *cur = lfree;
 800cd36:	4b32      	ldr	r3, [pc, #200]	; (800ce00 <mem_malloc+0x1b0>)
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800cd3c:	e005      	b.n	800cd4a <mem_malloc+0xfa>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 800cd3e:	4b31      	ldr	r3, [pc, #196]	; (800ce04 <mem_malloc+0x1b4>)
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	69ba      	ldr	r2, [r7, #24]
 800cd44:	8812      	ldrh	r2, [r2, #0]
 800cd46:	4413      	add	r3, r2
 800cd48:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 800cd4a:	69bb      	ldr	r3, [r7, #24]
 800cd4c:	791b      	ldrb	r3, [r3, #4]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d004      	beq.n	800cd5c <mem_malloc+0x10c>
 800cd52:	4b2d      	ldr	r3, [pc, #180]	; (800ce08 <mem_malloc+0x1b8>)
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	69ba      	ldr	r2, [r7, #24]
 800cd58:	429a      	cmp	r2, r3
 800cd5a:	d1f0      	bne.n	800cd3e <mem_malloc+0xee>
          }
          lfree = cur;
 800cd5c:	4a28      	ldr	r2, [pc, #160]	; (800ce00 <mem_malloc+0x1b0>)
 800cd5e:	69bb      	ldr	r3, [r7, #24]
 800cd60:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800cd62:	4b27      	ldr	r3, [pc, #156]	; (800ce00 <mem_malloc+0x1b0>)
 800cd64:	681a      	ldr	r2, [r3, #0]
 800cd66:	4b28      	ldr	r3, [pc, #160]	; (800ce08 <mem_malloc+0x1b8>)
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	429a      	cmp	r2, r3
 800cd6c:	d00b      	beq.n	800cd86 <mem_malloc+0x136>
 800cd6e:	4b24      	ldr	r3, [pc, #144]	; (800ce00 <mem_malloc+0x1b0>)
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	791b      	ldrb	r3, [r3, #4]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d006      	beq.n	800cd86 <mem_malloc+0x136>
 800cd78:	4b24      	ldr	r3, [pc, #144]	; (800ce0c <mem_malloc+0x1bc>)
 800cd7a:	f240 22cf 	movw	r2, #719	; 0x2cf
 800cd7e:	4924      	ldr	r1, [pc, #144]	; (800ce10 <mem_malloc+0x1c0>)
 800cd80:	4824      	ldr	r0, [pc, #144]	; (800ce14 <mem_malloc+0x1c4>)
 800cd82:	f004 fe1f 	bl	80119c4 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800cd86:	88fa      	ldrh	r2, [r7, #6]
 800cd88:	697b      	ldr	r3, [r7, #20]
 800cd8a:	4413      	add	r3, r2
 800cd8c:	3308      	adds	r3, #8
 800cd8e:	4a1e      	ldr	r2, [pc, #120]	; (800ce08 <mem_malloc+0x1b8>)
 800cd90:	6812      	ldr	r2, [r2, #0]
 800cd92:	4293      	cmp	r3, r2
 800cd94:	d906      	bls.n	800cda4 <mem_malloc+0x154>
 800cd96:	4b1d      	ldr	r3, [pc, #116]	; (800ce0c <mem_malloc+0x1bc>)
 800cd98:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 800cd9c:	491e      	ldr	r1, [pc, #120]	; (800ce18 <mem_malloc+0x1c8>)
 800cd9e:	481d      	ldr	r0, [pc, #116]	; (800ce14 <mem_malloc+0x1c4>)
 800cda0:	f004 fe10 	bl	80119c4 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800cda4:	697b      	ldr	r3, [r7, #20]
 800cda6:	f003 0303 	and.w	r3, r3, #3
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d006      	beq.n	800cdbc <mem_malloc+0x16c>
 800cdae:	4b17      	ldr	r3, [pc, #92]	; (800ce0c <mem_malloc+0x1bc>)
 800cdb0:	f240 22d6 	movw	r2, #726	; 0x2d6
 800cdb4:	4919      	ldr	r1, [pc, #100]	; (800ce1c <mem_malloc+0x1cc>)
 800cdb6:	4817      	ldr	r0, [pc, #92]	; (800ce14 <mem_malloc+0x1c4>)
 800cdb8:	f004 fe04 	bl	80119c4 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800cdbc:	697b      	ldr	r3, [r7, #20]
 800cdbe:	f003 0303 	and.w	r3, r3, #3
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d006      	beq.n	800cdd4 <mem_malloc+0x184>
 800cdc6:	4b11      	ldr	r3, [pc, #68]	; (800ce0c <mem_malloc+0x1bc>)
 800cdc8:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 800cdcc:	4914      	ldr	r1, [pc, #80]	; (800ce20 <mem_malloc+0x1d0>)
 800cdce:	4811      	ldr	r0, [pc, #68]	; (800ce14 <mem_malloc+0x1c4>)
 800cdd0:	f004 fdf8 	bl	80119c4 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 800cdd4:	697b      	ldr	r3, [r7, #20]
 800cdd6:	3308      	adds	r3, #8
 800cdd8:	e00d      	b.n	800cdf6 <mem_malloc+0x1a6>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 800cdda:	4b0a      	ldr	r3, [pc, #40]	; (800ce04 <mem_malloc+0x1b4>)
 800cddc:	681a      	ldr	r2, [r3, #0]
 800cdde:	8bfb      	ldrh	r3, [r7, #30]
 800cde0:	4413      	add	r3, r2
 800cde2:	881b      	ldrh	r3, [r3, #0]
 800cde4:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800cde6:	8bfa      	ldrh	r2, [r7, #30]
 800cde8:	88fb      	ldrh	r3, [r7, #6]
 800cdea:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800cdee:	429a      	cmp	r2, r3
 800cdf0:	f4ff af51 	bcc.w	800cc96 <mem_malloc+0x46>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
 800cdf4:	2300      	movs	r3, #0
}
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	3720      	adds	r7, #32
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	bd80      	pop	{r7, pc}
 800cdfe:	bf00      	nop
 800ce00:	2000041c 	.word	0x2000041c
 800ce04:	20000414 	.word	0x20000414
 800ce08:	20000418 	.word	0x20000418
 800ce0c:	08012c40 	.word	0x08012c40
 800ce10:	08012d9c 	.word	0x08012d9c
 800ce14:	08012c88 	.word	0x08012c88
 800ce18:	08012db8 	.word	0x08012db8
 800ce1c:	08012de8 	.word	0x08012de8
 800ce20:	08012e18 	.word	0x08012e18

0800ce24 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800ce24:	b480      	push	{r7}
 800ce26:	b085      	sub	sp, #20
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	689b      	ldr	r3, [r3, #8]
 800ce30:	2200      	movs	r2, #0
 800ce32:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	685b      	ldr	r3, [r3, #4]
 800ce38:	3303      	adds	r3, #3
 800ce3a:	f023 0303 	bic.w	r3, r3, #3
 800ce3e:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800ce40:	2300      	movs	r3, #0
 800ce42:	60fb      	str	r3, [r7, #12]
 800ce44:	e011      	b.n	800ce6a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	689b      	ldr	r3, [r3, #8]
 800ce4a:	681a      	ldr	r2, [r3, #0]
 800ce4c:	68bb      	ldr	r3, [r7, #8]
 800ce4e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	689b      	ldr	r3, [r3, #8]
 800ce54:	68ba      	ldr	r2, [r7, #8]
 800ce56:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	881b      	ldrh	r3, [r3, #0]
 800ce5c:	461a      	mov	r2, r3
 800ce5e:	68bb      	ldr	r3, [r7, #8]
 800ce60:	4413      	add	r3, r2
 800ce62:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	3301      	adds	r3, #1
 800ce68:	60fb      	str	r3, [r7, #12]
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	885b      	ldrh	r3, [r3, #2]
 800ce6e:	461a      	mov	r2, r3
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	4293      	cmp	r3, r2
 800ce74:	dbe7      	blt.n	800ce46 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800ce76:	bf00      	nop
 800ce78:	3714      	adds	r7, #20
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	bc80      	pop	{r7}
 800ce7e:	4770      	bx	lr

0800ce80 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800ce80:	b580      	push	{r7, lr}
 800ce82:	b082      	sub	sp, #8
 800ce84:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ce86:	2300      	movs	r3, #0
 800ce88:	80fb      	strh	r3, [r7, #6]
 800ce8a:	e009      	b.n	800cea0 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800ce8c:	88fb      	ldrh	r3, [r7, #6]
 800ce8e:	4a08      	ldr	r2, [pc, #32]	; (800ceb0 <memp_init+0x30>)
 800ce90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce94:	4618      	mov	r0, r3
 800ce96:	f7ff ffc5 	bl	800ce24 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ce9a:	88fb      	ldrh	r3, [r7, #6]
 800ce9c:	3301      	adds	r3, #1
 800ce9e:	80fb      	strh	r3, [r7, #6]
 800cea0:	88fb      	ldrh	r3, [r7, #6]
 800cea2:	2b05      	cmp	r3, #5
 800cea4:	d9f2      	bls.n	800ce8c <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800cea6:	bf00      	nop
 800cea8:	3708      	adds	r7, #8
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}
 800ceae:	bf00      	nop
 800ceb0:	08013d44 	.word	0x08013d44

0800ceb4 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b084      	sub	sp, #16
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	689b      	ldr	r3, [r3, #8]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d012      	beq.n	800cef0 <do_memp_malloc_pool+0x3c>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	689b      	ldr	r3, [r3, #8]
 800cece:	68fa      	ldr	r2, [r7, #12]
 800ced0:	6812      	ldr	r2, [r2, #0]
 800ced2:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	f003 0303 	and.w	r3, r3, #3
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d006      	beq.n	800ceec <do_memp_malloc_pool+0x38>
 800cede:	4b07      	ldr	r3, [pc, #28]	; (800cefc <do_memp_malloc_pool+0x48>)
 800cee0:	f240 1249 	movw	r2, #329	; 0x149
 800cee4:	4906      	ldr	r1, [pc, #24]	; (800cf00 <do_memp_malloc_pool+0x4c>)
 800cee6:	4807      	ldr	r0, [pc, #28]	; (800cf04 <do_memp_malloc_pool+0x50>)
 800cee8:	f004 fd6c 	bl	80119c4 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	e000      	b.n	800cef2 <do_memp_malloc_pool+0x3e>
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
  return NULL;
 800cef0:	2300      	movs	r3, #0
}
 800cef2:	4618      	mov	r0, r3
 800cef4:	3710      	adds	r7, #16
 800cef6:	46bd      	mov	sp, r7
 800cef8:	bd80      	pop	{r7, pc}
 800cefa:	bf00      	nop
 800cefc:	08012e3c 	.word	0x08012e3c
 800cf00:	08012e6c 	.word	0x08012e6c
 800cf04:	08012e90 	.word	0x08012e90

0800cf08 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 800cf08:	b580      	push	{r7, lr}
 800cf0a:	b084      	sub	sp, #16
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	4603      	mov	r3, r0
 800cf10:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800cf12:	79fb      	ldrb	r3, [r7, #7]
 800cf14:	2b05      	cmp	r3, #5
 800cf16:	d908      	bls.n	800cf2a <memp_malloc+0x22>
 800cf18:	4b0a      	ldr	r3, [pc, #40]	; (800cf44 <memp_malloc+0x3c>)
 800cf1a:	f240 1287 	movw	r2, #391	; 0x187
 800cf1e:	490a      	ldr	r1, [pc, #40]	; (800cf48 <memp_malloc+0x40>)
 800cf20:	480a      	ldr	r0, [pc, #40]	; (800cf4c <memp_malloc+0x44>)
 800cf22:	f004 fd4f 	bl	80119c4 <iprintf>
 800cf26:	2300      	movs	r3, #0
 800cf28:	e008      	b.n	800cf3c <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800cf2a:	79fb      	ldrb	r3, [r7, #7]
 800cf2c:	4a08      	ldr	r2, [pc, #32]	; (800cf50 <memp_malloc+0x48>)
 800cf2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cf32:	4618      	mov	r0, r3
 800cf34:	f7ff ffbe 	bl	800ceb4 <do_memp_malloc_pool>
 800cf38:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800cf3a:	68fb      	ldr	r3, [r7, #12]
}
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	3710      	adds	r7, #16
 800cf40:	46bd      	mov	sp, r7
 800cf42:	bd80      	pop	{r7, pc}
 800cf44:	08012e3c 	.word	0x08012e3c
 800cf48:	08012ecc 	.word	0x08012ecc
 800cf4c:	08012e90 	.word	0x08012e90
 800cf50:	08013d44 	.word	0x08013d44

0800cf54 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 800cf54:	b580      	push	{r7, lr}
 800cf56:	b084      	sub	sp, #16
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	6078      	str	r0, [r7, #4]
 800cf5c:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	f003 0303 	and.w	r3, r3, #3
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d006      	beq.n	800cf76 <do_memp_free_pool+0x22>
 800cf68:	4b0a      	ldr	r3, [pc, #40]	; (800cf94 <do_memp_free_pool+0x40>)
 800cf6a:	f240 129d 	movw	r2, #413	; 0x19d
 800cf6e:	490a      	ldr	r1, [pc, #40]	; (800cf98 <do_memp_free_pool+0x44>)
 800cf70:	480a      	ldr	r0, [pc, #40]	; (800cf9c <do_memp_free_pool+0x48>)
 800cf72:	f004 fd27 	bl	80119c4 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 800cf76:	683b      	ldr	r3, [r7, #0]
 800cf78:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	689b      	ldr	r3, [r3, #8]
 800cf7e:	681a      	ldr	r2, [r3, #0]
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	689b      	ldr	r3, [r3, #8]
 800cf88:	68fa      	ldr	r2, [r7, #12]
 800cf8a:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800cf8c:	bf00      	nop
 800cf8e:	3710      	adds	r7, #16
 800cf90:	46bd      	mov	sp, r7
 800cf92:	bd80      	pop	{r7, pc}
 800cf94:	08012e3c 	.word	0x08012e3c
 800cf98:	08012eec 	.word	0x08012eec
 800cf9c:	08012e90 	.word	0x08012e90

0800cfa0 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800cfa0:	b580      	push	{r7, lr}
 800cfa2:	b082      	sub	sp, #8
 800cfa4:	af00      	add	r7, sp, #0
 800cfa6:	4603      	mov	r3, r0
 800cfa8:	6039      	str	r1, [r7, #0]
 800cfaa:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800cfac:	79fb      	ldrb	r3, [r7, #7]
 800cfae:	2b05      	cmp	r3, #5
 800cfb0:	d907      	bls.n	800cfc2 <memp_free+0x22>
 800cfb2:	4b0c      	ldr	r3, [pc, #48]	; (800cfe4 <memp_free+0x44>)
 800cfb4:	f240 12db 	movw	r2, #475	; 0x1db
 800cfb8:	490b      	ldr	r1, [pc, #44]	; (800cfe8 <memp_free+0x48>)
 800cfba:	480c      	ldr	r0, [pc, #48]	; (800cfec <memp_free+0x4c>)
 800cfbc:	f004 fd02 	bl	80119c4 <iprintf>
 800cfc0:	e00c      	b.n	800cfdc <memp_free+0x3c>

  if (mem == NULL) {
 800cfc2:	683b      	ldr	r3, [r7, #0]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d008      	beq.n	800cfda <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800cfc8:	79fb      	ldrb	r3, [r7, #7]
 800cfca:	4a09      	ldr	r2, [pc, #36]	; (800cff0 <memp_free+0x50>)
 800cfcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cfd0:	6839      	ldr	r1, [r7, #0]
 800cfd2:	4618      	mov	r0, r3
 800cfd4:	f7ff ffbe 	bl	800cf54 <do_memp_free_pool>
 800cfd8:	e000      	b.n	800cfdc <memp_free+0x3c>
    return;
 800cfda:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800cfdc:	3708      	adds	r7, #8
 800cfde:	46bd      	mov	sp, r7
 800cfe0:	bd80      	pop	{r7, pc}
 800cfe2:	bf00      	nop
 800cfe4:	08012e3c 	.word	0x08012e3c
 800cfe8:	08012f0c 	.word	0x08012f0c
 800cfec:	08012e90 	.word	0x08012e90
 800cff0:	08013d44 	.word	0x08013d44

0800cff4 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800cff4:	b480      	push	{r7}
 800cff6:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800cff8:	bf00      	nop
 800cffa:	46bd      	mov	sp, r7
 800cffc:	bc80      	pop	{r7}
 800cffe:	4770      	bx	lr

0800d000 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800d000:	b580      	push	{r7, lr}
 800d002:	b084      	sub	sp, #16
 800d004:	af00      	add	r7, sp, #0
 800d006:	60f8      	str	r0, [r7, #12]
 800d008:	60b9      	str	r1, [r7, #8]
 800d00a:	607a      	str	r2, [r7, #4]
 800d00c:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 800d00e:	69fb      	ldr	r3, [r7, #28]
 800d010:	2b00      	cmp	r3, #0
 800d012:	d105      	bne.n	800d020 <netif_add+0x20>
 800d014:	4b21      	ldr	r3, [pc, #132]	; (800d09c <netif_add+0x9c>)
 800d016:	22fb      	movs	r2, #251	; 0xfb
 800d018:	4921      	ldr	r1, [pc, #132]	; (800d0a0 <netif_add+0xa0>)
 800d01a:	4822      	ldr	r0, [pc, #136]	; (800d0a4 <netif_add+0xa4>)
 800d01c:	f004 fcd2 	bl	80119c4 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	2200      	movs	r2, #0
 800d024:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	2200      	movs	r2, #0
 800d02a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	2200      	movs	r2, #0
 800d030:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	2200      	movs	r2, #0
 800d036:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	2203      	movs	r2, #3
 800d03e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	2200      	movs	r2, #0
 800d046:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	69ba      	ldr	r2, [r7, #24]
 800d04c:	621a      	str	r2, [r3, #32]
  netif->num = netif_num++;
 800d04e:	4b16      	ldr	r3, [pc, #88]	; (800d0a8 <netif_add+0xa8>)
 800d050:	781b      	ldrb	r3, [r3, #0]
 800d052:	1c5a      	adds	r2, r3, #1
 800d054:	b2d1      	uxtb	r1, r2
 800d056:	4a14      	ldr	r2, [pc, #80]	; (800d0a8 <netif_add+0xa8>)
 800d058:	7011      	strb	r1, [r2, #0]
 800d05a:	68fa      	ldr	r2, [r7, #12]
 800d05c:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
  netif->input = input;
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	6a3a      	ldr	r2, [r7, #32]
 800d064:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	687a      	ldr	r2, [r7, #4]
 800d06a:	68b9      	ldr	r1, [r7, #8]
 800d06c:	68f8      	ldr	r0, [r7, #12]
 800d06e:	f000 f81f 	bl	800d0b0 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800d072:	69fb      	ldr	r3, [r7, #28]
 800d074:	68f8      	ldr	r0, [r7, #12]
 800d076:	4798      	blx	r3
 800d078:	4603      	mov	r3, r0
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d001      	beq.n	800d082 <netif_add+0x82>
    return NULL;
 800d07e:	2300      	movs	r3, #0
 800d080:	e007      	b.n	800d092 <netif_add+0x92>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800d082:	4b0a      	ldr	r3, [pc, #40]	; (800d0ac <netif_add+0xac>)
 800d084:	681a      	ldr	r2, [r3, #0]
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800d08a:	4a08      	ldr	r2, [pc, #32]	; (800d0ac <netif_add+0xac>)
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 800d090:	68fb      	ldr	r3, [r7, #12]
}
 800d092:	4618      	mov	r0, r3
 800d094:	3710      	adds	r7, #16
 800d096:	46bd      	mov	sp, r7
 800d098:	bd80      	pop	{r7, pc}
 800d09a:	bf00      	nop
 800d09c:	08012f28 	.word	0x08012f28
 800d0a0:	08012f5c 	.word	0x08012f5c
 800d0a4:	08012f74 	.word	0x08012f74
 800d0a8:	20000438 	.word	0x20000438
 800d0ac:	20006ff4 	.word	0x20006ff4

0800d0b0 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b084      	sub	sp, #16
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	60f8      	str	r0, [r7, #12]
 800d0b8:	60b9      	str	r1, [r7, #8]
 800d0ba:	607a      	str	r2, [r7, #4]
 800d0bc:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 800d0be:	68bb      	ldr	r3, [r7, #8]
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d003      	beq.n	800d0cc <netif_set_addr+0x1c>
 800d0c4:	68bb      	ldr	r3, [r7, #8]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d10c      	bne.n	800d0e6 <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 800d0cc:	68b9      	ldr	r1, [r7, #8]
 800d0ce:	68f8      	ldr	r0, [r7, #12]
 800d0d0:	f000 f81a 	bl	800d108 <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 800d0d4:	6879      	ldr	r1, [r7, #4]
 800d0d6:	68f8      	ldr	r0, [r7, #12]
 800d0d8:	f000 f859 	bl	800d18e <netif_set_netmask>
    netif_set_gw(netif, gw);
 800d0dc:	6839      	ldr	r1, [r7, #0]
 800d0de:	68f8      	ldr	r0, [r7, #12]
 800d0e0:	f000 f842 	bl	800d168 <netif_set_gw>
 800d0e4:	e00b      	b.n	800d0fe <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 800d0e6:	6879      	ldr	r1, [r7, #4]
 800d0e8:	68f8      	ldr	r0, [r7, #12]
 800d0ea:	f000 f850 	bl	800d18e <netif_set_netmask>
    netif_set_gw(netif, gw);
 800d0ee:	6839      	ldr	r1, [r7, #0]
 800d0f0:	68f8      	ldr	r0, [r7, #12]
 800d0f2:	f000 f839 	bl	800d168 <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 800d0f6:	68b9      	ldr	r1, [r7, #8]
 800d0f8:	68f8      	ldr	r0, [r7, #12]
 800d0fa:	f000 f805 	bl	800d108 <netif_set_ipaddr>
  }
}
 800d0fe:	bf00      	nop
 800d100:	3710      	adds	r7, #16
 800d102:	46bd      	mov	sp, r7
 800d104:	bd80      	pop	{r7, pc}
	...

0800d108 <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800d108:	b580      	push	{r7, lr}
 800d10a:	b084      	sub	sp, #16
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	6078      	str	r0, [r7, #4]
 800d110:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 800d112:	683b      	ldr	r3, [r7, #0]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d003      	beq.n	800d120 <netif_set_ipaddr+0x18>
 800d118:	683b      	ldr	r3, [r7, #0]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	60fb      	str	r3, [r7, #12]
 800d11e:	e002      	b.n	800d126 <netif_set_ipaddr+0x1e>
 800d120:	4b10      	ldr	r3, [pc, #64]	; (800d164 <netif_set_ipaddr+0x5c>)
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 800d126:	68fa      	ldr	r2, [r7, #12]
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	3304      	adds	r3, #4
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	429a      	cmp	r2, r3
 800d130:	d014      	beq.n	800d15c <netif_set_ipaddr+0x54>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	3304      	adds	r3, #4
 800d136:	f107 020c 	add.w	r2, r7, #12
 800d13a:	4611      	mov	r1, r2
 800d13c:	4618      	mov	r0, r3
 800d13e:	f001 fad1 	bl	800e6e4 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800d142:	683b      	ldr	r3, [r7, #0]
 800d144:	2b00      	cmp	r3, #0
 800d146:	d002      	beq.n	800d14e <netif_set_ipaddr+0x46>
 800d148:	683b      	ldr	r3, [r7, #0]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	e000      	b.n	800d150 <netif_set_ipaddr+0x48>
 800d14e:	2300      	movs	r3, #0
 800d150:	687a      	ldr	r2, [r7, #4]
 800d152:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800d154:	2101      	movs	r1, #1
 800d156:	6878      	ldr	r0, [r7, #4]
 800d158:	f000 f85d 	bl	800d216 <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 800d15c:	bf00      	nop
 800d15e:	3710      	adds	r7, #16
 800d160:	46bd      	mov	sp, r7
 800d162:	bd80      	pop	{r7, pc}
 800d164:	08013d6c 	.word	0x08013d6c

0800d168 <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 800d168:	b480      	push	{r7}
 800d16a:	b083      	sub	sp, #12
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
 800d170:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800d172:	683b      	ldr	r3, [r7, #0]
 800d174:	2b00      	cmp	r3, #0
 800d176:	d002      	beq.n	800d17e <netif_set_gw+0x16>
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	e000      	b.n	800d180 <netif_set_gw+0x18>
 800d17e:	2300      	movs	r3, #0
 800d180:	687a      	ldr	r2, [r7, #4]
 800d182:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 800d184:	bf00      	nop
 800d186:	370c      	adds	r7, #12
 800d188:	46bd      	mov	sp, r7
 800d18a:	bc80      	pop	{r7}
 800d18c:	4770      	bx	lr

0800d18e <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 800d18e:	b480      	push	{r7}
 800d190:	b083      	sub	sp, #12
 800d192:	af00      	add	r7, sp, #0
 800d194:	6078      	str	r0, [r7, #4]
 800d196:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800d198:	683b      	ldr	r3, [r7, #0]
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d002      	beq.n	800d1a4 <netif_set_netmask+0x16>
 800d19e:	683b      	ldr	r3, [r7, #0]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	e000      	b.n	800d1a6 <netif_set_netmask+0x18>
 800d1a4:	2300      	movs	r3, #0
 800d1a6:	687a      	ldr	r2, [r7, #4]
 800d1a8:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 800d1aa:	bf00      	nop
 800d1ac:	370c      	adds	r7, #12
 800d1ae:	46bd      	mov	sp, r7
 800d1b0:	bc80      	pop	{r7}
 800d1b2:	4770      	bx	lr

0800d1b4 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800d1b4:	b480      	push	{r7}
 800d1b6:	b083      	sub	sp, #12
 800d1b8:	af00      	add	r7, sp, #0
 800d1ba:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800d1bc:	4a03      	ldr	r2, [pc, #12]	; (800d1cc <netif_set_default+0x18>)
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800d1c2:	bf00      	nop
 800d1c4:	370c      	adds	r7, #12
 800d1c6:	46bd      	mov	sp, r7
 800d1c8:	bc80      	pop	{r7}
 800d1ca:	4770      	bx	lr
 800d1cc:	20006ff8 	.word	0x20006ff8

0800d1d0 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	b082      	sub	sp, #8
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d1de:	f003 0301 	and.w	r3, r3, #1
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d113      	bne.n	800d20e <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d1ec:	f043 0301 	orr.w	r3, r3, #1
 800d1f0:	b2da      	uxtb	r2, r3
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d1fe:	f003 0304 	and.w	r3, r3, #4
 800d202:	2b00      	cmp	r3, #0
 800d204:	d003      	beq.n	800d20e <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 800d206:	2103      	movs	r1, #3
 800d208:	6878      	ldr	r0, [r7, #4]
 800d20a:	f000 f804 	bl	800d216 <netif_issue_reports>
    }
  }
}
 800d20e:	bf00      	nop
 800d210:	3708      	adds	r7, #8
 800d212:	46bd      	mov	sp, r7
 800d214:	bd80      	pop	{r7, pc}

0800d216 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 800d216:	b580      	push	{r7, lr}
 800d218:	b082      	sub	sp, #8
 800d21a:	af00      	add	r7, sp, #0
 800d21c:	6078      	str	r0, [r7, #4]
 800d21e:	460b      	mov	r3, r1
 800d220:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800d222:	78fb      	ldrb	r3, [r7, #3]
 800d224:	f003 0301 	and.w	r3, r3, #1
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d011      	beq.n	800d250 <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	3304      	adds	r3, #4
 800d230:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800d232:	2b00      	cmp	r3, #0
 800d234:	d00c      	beq.n	800d250 <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d23c:	f003 0308 	and.w	r3, r3, #8
 800d240:	2b00      	cmp	r3, #0
 800d242:	d005      	beq.n	800d250 <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	3304      	adds	r3, #4
 800d248:	4619      	mov	r1, r3
 800d24a:	6878      	ldr	r0, [r7, #4]
 800d24c:	f002 f97c 	bl	800f548 <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 800d250:	bf00      	nop
 800d252:	3708      	adds	r7, #8
 800d254:	46bd      	mov	sp, r7
 800d256:	bd80      	pop	{r7, pc}

0800d258 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800d258:	b580      	push	{r7, lr}
 800d25a:	b082      	sub	sp, #8
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d266:	f003 0301 	and.w	r3, r3, #1
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d012      	beq.n	800d294 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d274:	f023 0301 	bic.w	r3, r3, #1
 800d278:	b2da      	uxtb	r2, r3
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d286:	f003 0308 	and.w	r3, r3, #8
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d002      	beq.n	800d294 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 800d28e:	6878      	ldr	r0, [r7, #4]
 800d290:	f001 fd20 	bl	800ecd4 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800d294:	bf00      	nop
 800d296:	3708      	adds	r7, #8
 800d298:	46bd      	mov	sp, r7
 800d29a:	bd80      	pop	{r7, pc}

0800d29c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800d29c:	b480      	push	{r7}
 800d29e:	b083      	sub	sp, #12
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	6078      	str	r0, [r7, #4]
 800d2a4:	6039      	str	r1, [r7, #0]
  if (netif) {
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d002      	beq.n	800d2b2 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	683a      	ldr	r2, [r7, #0]
 800d2b0:	61da      	str	r2, [r3, #28]
  }
}
 800d2b2:	bf00      	nop
 800d2b4:	370c      	adds	r7, #12
 800d2b6:	46bd      	mov	sp, r7
 800d2b8:	bc80      	pop	{r7}
 800d2ba:	4770      	bx	lr

0800d2bc <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800d2bc:	b580      	push	{r7, lr}
 800d2be:	b088      	sub	sp, #32
 800d2c0:	af00      	add	r7, sp, #0
 800d2c2:	4603      	mov	r3, r0
 800d2c4:	71fb      	strb	r3, [r7, #7]
 800d2c6:	460b      	mov	r3, r1
 800d2c8:	80bb      	strh	r3, [r7, #4]
 800d2ca:	4613      	mov	r3, r2
 800d2cc:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 800d2ce:	79fb      	ldrb	r3, [r7, #7]
 800d2d0:	2b04      	cmp	r3, #4
 800d2d2:	d81c      	bhi.n	800d30e <pbuf_alloc+0x52>
 800d2d4:	a201      	add	r2, pc, #4	; (adr r2, 800d2dc <pbuf_alloc+0x20>)
 800d2d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2da:	bf00      	nop
 800d2dc:	0800d2f1 	.word	0x0800d2f1
 800d2e0:	0800d2f7 	.word	0x0800d2f7
 800d2e4:	0800d2fd 	.word	0x0800d2fd
 800d2e8:	0800d303 	.word	0x0800d303
 800d2ec:	0800d309 	.word	0x0800d309
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800d2f0:	2336      	movs	r3, #54	; 0x36
 800d2f2:	82fb      	strh	r3, [r7, #22]
    break;
 800d2f4:	e014      	b.n	800d320 <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800d2f6:	2322      	movs	r3, #34	; 0x22
 800d2f8:	82fb      	strh	r3, [r7, #22]
    break;
 800d2fa:	e011      	b.n	800d320 <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800d2fc:	230e      	movs	r3, #14
 800d2fe:	82fb      	strh	r3, [r7, #22]
    break;
 800d300:	e00e      	b.n	800d320 <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800d302:	2300      	movs	r3, #0
 800d304:	82fb      	strh	r3, [r7, #22]
    break;
 800d306:	e00b      	b.n	800d320 <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 800d308:	2300      	movs	r3, #0
 800d30a:	82fb      	strh	r3, [r7, #22]
    break;
 800d30c:	e008      	b.n	800d320 <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 800d30e:	4ba3      	ldr	r3, [pc, #652]	; (800d59c <pbuf_alloc+0x2e0>)
 800d310:	f44f 728b 	mov.w	r2, #278	; 0x116
 800d314:	49a2      	ldr	r1, [pc, #648]	; (800d5a0 <pbuf_alloc+0x2e4>)
 800d316:	48a3      	ldr	r0, [pc, #652]	; (800d5a4 <pbuf_alloc+0x2e8>)
 800d318:	f004 fb54 	bl	80119c4 <iprintf>
    return NULL;
 800d31c:	2300      	movs	r3, #0
 800d31e:	e159      	b.n	800d5d4 <pbuf_alloc+0x318>
  }

  switch (type) {
 800d320:	79bb      	ldrb	r3, [r7, #6]
 800d322:	2b03      	cmp	r3, #3
 800d324:	f200 8130 	bhi.w	800d588 <pbuf_alloc+0x2cc>
 800d328:	a201      	add	r2, pc, #4	; (adr r2, 800d330 <pbuf_alloc+0x74>)
 800d32a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d32e:	bf00      	nop
 800d330:	0800d4c9 	.word	0x0800d4c9
 800d334:	0800d555 	.word	0x0800d555
 800d338:	0800d555 	.word	0x0800d555
 800d33c:	0800d341 	.word	0x0800d341
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800d340:	2005      	movs	r0, #5
 800d342:	f7ff fde1 	bl	800cf08 <memp_malloc>
 800d346:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 800d348:	69fb      	ldr	r3, [r7, #28]
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d101      	bne.n	800d352 <pbuf_alloc+0x96>
      PBUF_POOL_IS_EMPTY();
      return NULL;
 800d34e:	2300      	movs	r3, #0
 800d350:	e140      	b.n	800d5d4 <pbuf_alloc+0x318>
    }
    p->type = type;
 800d352:	69fb      	ldr	r3, [r7, #28]
 800d354:	79ba      	ldrb	r2, [r7, #6]
 800d356:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 800d358:	69fb      	ldr	r3, [r7, #28]
 800d35a:	2200      	movs	r2, #0
 800d35c:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 800d35e:	8afb      	ldrh	r3, [r7, #22]
 800d360:	3310      	adds	r3, #16
 800d362:	69fa      	ldr	r2, [r7, #28]
 800d364:	4413      	add	r3, r2
 800d366:	3303      	adds	r3, #3
 800d368:	f023 0303 	bic.w	r3, r3, #3
 800d36c:	461a      	mov	r2, r3
 800d36e:	69fb      	ldr	r3, [r7, #28]
 800d370:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 800d372:	69fb      	ldr	r3, [r7, #28]
 800d374:	685b      	ldr	r3, [r3, #4]
 800d376:	f003 0303 	and.w	r3, r3, #3
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d006      	beq.n	800d38c <pbuf_alloc+0xd0>
 800d37e:	4b87      	ldr	r3, [pc, #540]	; (800d59c <pbuf_alloc+0x2e0>)
 800d380:	f240 1229 	movw	r2, #297	; 0x129
 800d384:	4988      	ldr	r1, [pc, #544]	; (800d5a8 <pbuf_alloc+0x2ec>)
 800d386:	4887      	ldr	r0, [pc, #540]	; (800d5a4 <pbuf_alloc+0x2e8>)
 800d388:	f004 fb1c 	bl	80119c4 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 800d38c:	69fb      	ldr	r3, [r7, #28]
 800d38e:	88ba      	ldrh	r2, [r7, #4]
 800d390:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800d392:	8afb      	ldrh	r3, [r7, #22]
 800d394:	3303      	adds	r3, #3
 800d396:	f023 0303 	bic.w	r3, r3, #3
 800d39a:	f5c3 7214 	rsb	r2, r3, #592	; 0x250
 800d39e:	88bb      	ldrh	r3, [r7, #4]
 800d3a0:	4293      	cmp	r3, r2
 800d3a2:	bf28      	it	cs
 800d3a4:	4613      	movcs	r3, r2
 800d3a6:	b29a      	uxth	r2, r3
 800d3a8:	69fb      	ldr	r3, [r7, #28]
 800d3aa:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800d3ac:	69fb      	ldr	r3, [r7, #28]
 800d3ae:	685b      	ldr	r3, [r3, #4]
 800d3b0:	69fa      	ldr	r2, [r7, #28]
 800d3b2:	8952      	ldrh	r2, [r2, #10]
 800d3b4:	441a      	add	r2, r3
 800d3b6:	69fb      	ldr	r3, [r7, #28]
 800d3b8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800d3bc:	429a      	cmp	r2, r3
 800d3be:	d906      	bls.n	800d3ce <pbuf_alloc+0x112>
 800d3c0:	4b76      	ldr	r3, [pc, #472]	; (800d59c <pbuf_alloc+0x2e0>)
 800d3c2:	f44f 7298 	mov.w	r2, #304	; 0x130
 800d3c6:	4979      	ldr	r1, [pc, #484]	; (800d5ac <pbuf_alloc+0x2f0>)
 800d3c8:	4876      	ldr	r0, [pc, #472]	; (800d5a4 <pbuf_alloc+0x2e8>)
 800d3ca:	f004 fafb 	bl	80119c4 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800d3ce:	8afb      	ldrh	r3, [r7, #22]
 800d3d0:	3303      	adds	r3, #3
 800d3d2:	f023 0303 	bic.w	r3, r3, #3
 800d3d6:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800d3da:	d106      	bne.n	800d3ea <pbuf_alloc+0x12e>
 800d3dc:	4b6f      	ldr	r3, [pc, #444]	; (800d59c <pbuf_alloc+0x2e0>)
 800d3de:	f44f 7299 	mov.w	r2, #306	; 0x132
 800d3e2:	4973      	ldr	r1, [pc, #460]	; (800d5b0 <pbuf_alloc+0x2f4>)
 800d3e4:	486f      	ldr	r0, [pc, #444]	; (800d5a4 <pbuf_alloc+0x2e8>)
 800d3e6:	f004 faed 	bl	80119c4 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 800d3ea:	69fb      	ldr	r3, [r7, #28]
 800d3ec:	2201      	movs	r2, #1
 800d3ee:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 800d3f0:	69fb      	ldr	r3, [r7, #28]
 800d3f2:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 800d3f4:	88bb      	ldrh	r3, [r7, #4]
 800d3f6:	69fa      	ldr	r2, [r7, #28]
 800d3f8:	8952      	ldrh	r2, [r2, #10]
 800d3fa:	1a9b      	subs	r3, r3, r2
 800d3fc:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 800d3fe:	e05f      	b.n	800d4c0 <pbuf_alloc+0x204>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800d400:	2005      	movs	r0, #5
 800d402:	f7ff fd81 	bl	800cf08 <memp_malloc>
 800d406:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d104      	bne.n	800d418 <pbuf_alloc+0x15c>
        PBUF_POOL_IS_EMPTY();
        /* free chain so far allocated */
        pbuf_free(p);
 800d40e:	69f8      	ldr	r0, [r7, #28]
 800d410:	f000 fac2 	bl	800d998 <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 800d414:	2300      	movs	r3, #0
 800d416:	e0dd      	b.n	800d5d4 <pbuf_alloc+0x318>
      }
      q->type = type;
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	79ba      	ldrb	r2, [r7, #6]
 800d41c:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	2200      	movs	r2, #0
 800d422:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	2200      	movs	r2, #0
 800d428:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 800d42a:	69bb      	ldr	r3, [r7, #24]
 800d42c:	68fa      	ldr	r2, [r7, #12]
 800d42e:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800d430:	693b      	ldr	r3, [r7, #16]
 800d432:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800d436:	4293      	cmp	r3, r2
 800d438:	dd06      	ble.n	800d448 <pbuf_alloc+0x18c>
 800d43a:	4b58      	ldr	r3, [pc, #352]	; (800d59c <pbuf_alloc+0x2e0>)
 800d43c:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 800d440:	495c      	ldr	r1, [pc, #368]	; (800d5b4 <pbuf_alloc+0x2f8>)
 800d442:	4858      	ldr	r0, [pc, #352]	; (800d5a4 <pbuf_alloc+0x2e8>)
 800d444:	f004 fabe 	bl	80119c4 <iprintf>
      q->tot_len = (u16_t)rem_len;
 800d448:	693b      	ldr	r3, [r7, #16]
 800d44a:	b29a      	uxth	r2, r3
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 800d450:	693b      	ldr	r3, [r7, #16]
 800d452:	b29b      	uxth	r3, r3
 800d454:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800d458:	bf28      	it	cs
 800d45a:	f44f 7314 	movcs.w	r3, #592	; 0x250
 800d45e:	b29a      	uxth	r2, r3
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	f103 0210 	add.w	r2, r3, #16
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	685b      	ldr	r3, [r3, #4]
 800d472:	f003 0303 	and.w	r3, r3, #3
 800d476:	2b00      	cmp	r3, #0
 800d478:	d006      	beq.n	800d488 <pbuf_alloc+0x1cc>
 800d47a:	4b48      	ldr	r3, [pc, #288]	; (800d59c <pbuf_alloc+0x2e0>)
 800d47c:	f44f 72a9 	mov.w	r2, #338	; 0x152
 800d480:	494d      	ldr	r1, [pc, #308]	; (800d5b8 <pbuf_alloc+0x2fc>)
 800d482:	4848      	ldr	r0, [pc, #288]	; (800d5a4 <pbuf_alloc+0x2e8>)
 800d484:	f004 fa9e 	bl	80119c4 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800d488:	69fb      	ldr	r3, [r7, #28]
 800d48a:	685b      	ldr	r3, [r3, #4]
 800d48c:	69fa      	ldr	r2, [r7, #28]
 800d48e:	8952      	ldrh	r2, [r2, #10]
 800d490:	441a      	add	r2, r3
 800d492:	69fb      	ldr	r3, [r7, #28]
 800d494:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800d498:	429a      	cmp	r2, r3
 800d49a:	d906      	bls.n	800d4aa <pbuf_alloc+0x1ee>
 800d49c:	4b3f      	ldr	r3, [pc, #252]	; (800d59c <pbuf_alloc+0x2e0>)
 800d49e:	f240 1255 	movw	r2, #341	; 0x155
 800d4a2:	4942      	ldr	r1, [pc, #264]	; (800d5ac <pbuf_alloc+0x2f0>)
 800d4a4:	483f      	ldr	r0, [pc, #252]	; (800d5a4 <pbuf_alloc+0x2e8>)
 800d4a6:	f004 fa8d 	bl	80119c4 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	2201      	movs	r2, #1
 800d4ae:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	895b      	ldrh	r3, [r3, #10]
 800d4b4:	461a      	mov	r2, r3
 800d4b6:	693b      	ldr	r3, [r7, #16]
 800d4b8:	1a9b      	subs	r3, r3, r2
 800d4ba:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 800d4c0:	693b      	ldr	r3, [r7, #16]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	dc9c      	bgt.n	800d400 <pbuf_alloc+0x144>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 800d4c6:	e07e      	b.n	800d5c6 <pbuf_alloc+0x30a>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 800d4c8:	8afb      	ldrh	r3, [r7, #22]
 800d4ca:	3313      	adds	r3, #19
 800d4cc:	b29b      	uxth	r3, r3
 800d4ce:	f023 0303 	bic.w	r3, r3, #3
 800d4d2:	b29a      	uxth	r2, r3
 800d4d4:	88bb      	ldrh	r3, [r7, #4]
 800d4d6:	3303      	adds	r3, #3
 800d4d8:	b29b      	uxth	r3, r3
 800d4da:	f023 0303 	bic.w	r3, r3, #3
 800d4de:	b29b      	uxth	r3, r3
 800d4e0:	4413      	add	r3, r2
 800d4e2:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 800d4e4:	897a      	ldrh	r2, [r7, #10]
 800d4e6:	88bb      	ldrh	r3, [r7, #4]
 800d4e8:	3303      	adds	r3, #3
 800d4ea:	f023 0303 	bic.w	r3, r3, #3
 800d4ee:	429a      	cmp	r2, r3
 800d4f0:	d201      	bcs.n	800d4f6 <pbuf_alloc+0x23a>
        return NULL;
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	e06e      	b.n	800d5d4 <pbuf_alloc+0x318>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 800d4f6:	897b      	ldrh	r3, [r7, #10]
 800d4f8:	4618      	mov	r0, r3
 800d4fa:	f7ff fba9 	bl	800cc50 <mem_malloc>
 800d4fe:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 800d500:	69fb      	ldr	r3, [r7, #28]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d101      	bne.n	800d50a <pbuf_alloc+0x24e>
      return NULL;
 800d506:	2300      	movs	r3, #0
 800d508:	e064      	b.n	800d5d4 <pbuf_alloc+0x318>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800d50a:	8afb      	ldrh	r3, [r7, #22]
 800d50c:	3310      	adds	r3, #16
 800d50e:	69fa      	ldr	r2, [r7, #28]
 800d510:	4413      	add	r3, r2
 800d512:	3303      	adds	r3, #3
 800d514:	f023 0303 	bic.w	r3, r3, #3
 800d518:	461a      	mov	r2, r3
 800d51a:	69fb      	ldr	r3, [r7, #28]
 800d51c:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800d51e:	69fb      	ldr	r3, [r7, #28]
 800d520:	88ba      	ldrh	r2, [r7, #4]
 800d522:	811a      	strh	r2, [r3, #8]
 800d524:	69fb      	ldr	r3, [r7, #28]
 800d526:	891a      	ldrh	r2, [r3, #8]
 800d528:	69fb      	ldr	r3, [r7, #28]
 800d52a:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800d52c:	69fb      	ldr	r3, [r7, #28]
 800d52e:	2200      	movs	r2, #0
 800d530:	601a      	str	r2, [r3, #0]
    p->type = type;
 800d532:	69fb      	ldr	r3, [r7, #28]
 800d534:	79ba      	ldrb	r2, [r7, #6]
 800d536:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800d538:	69fb      	ldr	r3, [r7, #28]
 800d53a:	685b      	ldr	r3, [r3, #4]
 800d53c:	f003 0303 	and.w	r3, r3, #3
 800d540:	2b00      	cmp	r3, #0
 800d542:	d03f      	beq.n	800d5c4 <pbuf_alloc+0x308>
 800d544:	4b15      	ldr	r3, [pc, #84]	; (800d59c <pbuf_alloc+0x2e0>)
 800d546:	f240 1277 	movw	r2, #375	; 0x177
 800d54a:	491c      	ldr	r1, [pc, #112]	; (800d5bc <pbuf_alloc+0x300>)
 800d54c:	4815      	ldr	r0, [pc, #84]	; (800d5a4 <pbuf_alloc+0x2e8>)
 800d54e:	f004 fa39 	bl	80119c4 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 800d552:	e037      	b.n	800d5c4 <pbuf_alloc+0x308>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800d554:	2004      	movs	r0, #4
 800d556:	f7ff fcd7 	bl	800cf08 <memp_malloc>
 800d55a:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 800d55c:	69fb      	ldr	r3, [r7, #28]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d101      	bne.n	800d566 <pbuf_alloc+0x2aa>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 800d562:	2300      	movs	r3, #0
 800d564:	e036      	b.n	800d5d4 <pbuf_alloc+0x318>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 800d566:	69fb      	ldr	r3, [r7, #28]
 800d568:	2200      	movs	r2, #0
 800d56a:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800d56c:	69fb      	ldr	r3, [r7, #28]
 800d56e:	88ba      	ldrh	r2, [r7, #4]
 800d570:	811a      	strh	r2, [r3, #8]
 800d572:	69fb      	ldr	r3, [r7, #28]
 800d574:	891a      	ldrh	r2, [r3, #8]
 800d576:	69fb      	ldr	r3, [r7, #28]
 800d578:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800d57a:	69fb      	ldr	r3, [r7, #28]
 800d57c:	2200      	movs	r2, #0
 800d57e:	601a      	str	r2, [r3, #0]
    p->type = type;
 800d580:	69fb      	ldr	r3, [r7, #28]
 800d582:	79ba      	ldrb	r2, [r7, #6]
 800d584:	731a      	strb	r2, [r3, #12]
    break;
 800d586:	e01e      	b.n	800d5c6 <pbuf_alloc+0x30a>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800d588:	4b04      	ldr	r3, [pc, #16]	; (800d59c <pbuf_alloc+0x2e0>)
 800d58a:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 800d58e:	490c      	ldr	r1, [pc, #48]	; (800d5c0 <pbuf_alloc+0x304>)
 800d590:	4804      	ldr	r0, [pc, #16]	; (800d5a4 <pbuf_alloc+0x2e8>)
 800d592:	f004 fa17 	bl	80119c4 <iprintf>
    return NULL;
 800d596:	2300      	movs	r3, #0
 800d598:	e01c      	b.n	800d5d4 <pbuf_alloc+0x318>
 800d59a:	bf00      	nop
 800d59c:	08012f9c 	.word	0x08012f9c
 800d5a0:	08012fcc 	.word	0x08012fcc
 800d5a4:	08012fe8 	.word	0x08012fe8
 800d5a8:	08013010 	.word	0x08013010
 800d5ac:	08013040 	.word	0x08013040
 800d5b0:	08013074 	.word	0x08013074
 800d5b4:	080130a8 	.word	0x080130a8
 800d5b8:	080130bc 	.word	0x080130bc
 800d5bc:	080130ec 	.word	0x080130ec
 800d5c0:	08013118 	.word	0x08013118
    break;
 800d5c4:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 800d5c6:	69fb      	ldr	r3, [r7, #28]
 800d5c8:	2201      	movs	r2, #1
 800d5ca:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 800d5cc:	69fb      	ldr	r3, [r7, #28]
 800d5ce:	2200      	movs	r2, #0
 800d5d0:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800d5d2:	69fb      	ldr	r3, [r7, #28]
}
 800d5d4:	4618      	mov	r0, r3
 800d5d6:	3720      	adds	r7, #32
 800d5d8:	46bd      	mov	sp, r7
 800d5da:	bd80      	pop	{r7, pc}

0800d5dc <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800d5dc:	b580      	push	{r7, lr}
 800d5de:	b084      	sub	sp, #16
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	603b      	str	r3, [r7, #0]
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	71fb      	strb	r3, [r7, #7]
 800d5e8:	460b      	mov	r3, r1
 800d5ea:	80bb      	strh	r3, [r7, #4]
 800d5ec:	4613      	mov	r3, r2
 800d5ee:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 800d5f0:	79fb      	ldrb	r3, [r7, #7]
 800d5f2:	2b04      	cmp	r3, #4
 800d5f4:	d81b      	bhi.n	800d62e <pbuf_alloced_custom+0x52>
 800d5f6:	a201      	add	r2, pc, #4	; (adr r2, 800d5fc <pbuf_alloced_custom+0x20>)
 800d5f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5fc:	0800d611 	.word	0x0800d611
 800d600:	0800d617 	.word	0x0800d617
 800d604:	0800d61d 	.word	0x0800d61d
 800d608:	0800d623 	.word	0x0800d623
 800d60c:	0800d629 	.word	0x0800d629
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800d610:	2336      	movs	r3, #54	; 0x36
 800d612:	81fb      	strh	r3, [r7, #14]
    break;
 800d614:	e014      	b.n	800d640 <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800d616:	2322      	movs	r3, #34	; 0x22
 800d618:	81fb      	strh	r3, [r7, #14]
    break;
 800d61a:	e011      	b.n	800d640 <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800d61c:	230e      	movs	r3, #14
 800d61e:	81fb      	strh	r3, [r7, #14]
    break;
 800d620:	e00e      	b.n	800d640 <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800d622:	2300      	movs	r3, #0
 800d624:	81fb      	strh	r3, [r7, #14]
    break;
 800d626:	e00b      	b.n	800d640 <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 800d628:	2300      	movs	r3, #0
 800d62a:	81fb      	strh	r3, [r7, #14]
    break;
 800d62c:	e008      	b.n	800d640 <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 800d62e:	4b1d      	ldr	r3, [pc, #116]	; (800d6a4 <pbuf_alloced_custom+0xc8>)
 800d630:	f240 12c5 	movw	r2, #453	; 0x1c5
 800d634:	491c      	ldr	r1, [pc, #112]	; (800d6a8 <pbuf_alloced_custom+0xcc>)
 800d636:	481d      	ldr	r0, [pc, #116]	; (800d6ac <pbuf_alloced_custom+0xd0>)
 800d638:	f004 f9c4 	bl	80119c4 <iprintf>
    return NULL;
 800d63c:	2300      	movs	r3, #0
 800d63e:	e02d      	b.n	800d69c <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800d640:	89fb      	ldrh	r3, [r7, #14]
 800d642:	3303      	adds	r3, #3
 800d644:	f023 0203 	bic.w	r2, r3, #3
 800d648:	88bb      	ldrh	r3, [r7, #4]
 800d64a:	441a      	add	r2, r3
 800d64c:	8bbb      	ldrh	r3, [r7, #28]
 800d64e:	429a      	cmp	r2, r3
 800d650:	d901      	bls.n	800d656 <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800d652:	2300      	movs	r3, #0
 800d654:	e022      	b.n	800d69c <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 800d656:	683b      	ldr	r3, [r7, #0]
 800d658:	2200      	movs	r2, #0
 800d65a:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 800d65c:	69bb      	ldr	r3, [r7, #24]
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d008      	beq.n	800d674 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800d662:	89fb      	ldrh	r3, [r7, #14]
 800d664:	3303      	adds	r3, #3
 800d666:	f023 0303 	bic.w	r3, r3, #3
 800d66a:	69ba      	ldr	r2, [r7, #24]
 800d66c:	441a      	add	r2, r3
 800d66e:	683b      	ldr	r3, [r7, #0]
 800d670:	605a      	str	r2, [r3, #4]
 800d672:	e002      	b.n	800d67a <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 800d674:	683b      	ldr	r3, [r7, #0]
 800d676:	2200      	movs	r2, #0
 800d678:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 800d67a:	683b      	ldr	r3, [r7, #0]
 800d67c:	2202      	movs	r2, #2
 800d67e:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 800d680:	683b      	ldr	r3, [r7, #0]
 800d682:	88ba      	ldrh	r2, [r7, #4]
 800d684:	811a      	strh	r2, [r3, #8]
 800d686:	683b      	ldr	r3, [r7, #0]
 800d688:	891a      	ldrh	r2, [r3, #8]
 800d68a:	683b      	ldr	r3, [r7, #0]
 800d68c:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 800d68e:	683b      	ldr	r3, [r7, #0]
 800d690:	79ba      	ldrb	r2, [r7, #6]
 800d692:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 800d694:	683b      	ldr	r3, [r7, #0]
 800d696:	2201      	movs	r2, #1
 800d698:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 800d69a:	683b      	ldr	r3, [r7, #0]
}
 800d69c:	4618      	mov	r0, r3
 800d69e:	3710      	adds	r7, #16
 800d6a0:	46bd      	mov	sp, r7
 800d6a2:	bd80      	pop	{r7, pc}
 800d6a4:	08012f9c 	.word	0x08012f9c
 800d6a8:	08013134 	.word	0x08013134
 800d6ac:	08012fe8 	.word	0x08012fe8

0800d6b0 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b086      	sub	sp, #24
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	6078      	str	r0, [r7, #4]
 800d6b8:	460b      	mov	r3, r1
 800d6ba:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d106      	bne.n	800d6d0 <pbuf_realloc+0x20>
 800d6c2:	4b4b      	ldr	r3, [pc, #300]	; (800d7f0 <pbuf_realloc+0x140>)
 800d6c4:	f240 12f3 	movw	r2, #499	; 0x1f3
 800d6c8:	494a      	ldr	r1, [pc, #296]	; (800d7f4 <pbuf_realloc+0x144>)
 800d6ca:	484b      	ldr	r0, [pc, #300]	; (800d7f8 <pbuf_realloc+0x148>)
 800d6cc:	f004 f97a 	bl	80119c4 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	7b1b      	ldrb	r3, [r3, #12]
 800d6d4:	2b03      	cmp	r3, #3
 800d6d6:	d012      	beq.n	800d6fe <pbuf_realloc+0x4e>
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	7b1b      	ldrb	r3, [r3, #12]
 800d6dc:	2b01      	cmp	r3, #1
 800d6de:	d00e      	beq.n	800d6fe <pbuf_realloc+0x4e>
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	7b1b      	ldrb	r3, [r3, #12]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d00a      	beq.n	800d6fe <pbuf_realloc+0x4e>
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	7b1b      	ldrb	r3, [r3, #12]
 800d6ec:	2b02      	cmp	r3, #2
 800d6ee:	d006      	beq.n	800d6fe <pbuf_realloc+0x4e>
 800d6f0:	4b3f      	ldr	r3, [pc, #252]	; (800d7f0 <pbuf_realloc+0x140>)
 800d6f2:	f240 12f7 	movw	r2, #503	; 0x1f7
 800d6f6:	4941      	ldr	r1, [pc, #260]	; (800d7fc <pbuf_realloc+0x14c>)
 800d6f8:	483f      	ldr	r0, [pc, #252]	; (800d7f8 <pbuf_realloc+0x148>)
 800d6fa:	f004 f963 	bl	80119c4 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	891b      	ldrh	r3, [r3, #8]
 800d702:	887a      	ldrh	r2, [r7, #2]
 800d704:	429a      	cmp	r2, r3
 800d706:	d26f      	bcs.n	800d7e8 <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 800d708:	887b      	ldrh	r3, [r7, #2]
 800d70a:	687a      	ldr	r2, [r7, #4]
 800d70c:	8912      	ldrh	r2, [r2, #8]
 800d70e:	1a9b      	subs	r3, r3, r2
 800d710:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800d712:	887b      	ldrh	r3, [r7, #2]
 800d714:	827b      	strh	r3, [r7, #18]
  q = p;
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800d71a:	e025      	b.n	800d768 <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 800d71c:	697b      	ldr	r3, [r7, #20]
 800d71e:	895b      	ldrh	r3, [r3, #10]
 800d720:	8a7a      	ldrh	r2, [r7, #18]
 800d722:	1ad3      	subs	r3, r2, r3
 800d724:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800d72c:	4293      	cmp	r3, r2
 800d72e:	dd06      	ble.n	800d73e <pbuf_realloc+0x8e>
 800d730:	4b2f      	ldr	r3, [pc, #188]	; (800d7f0 <pbuf_realloc+0x140>)
 800d732:	f240 220b 	movw	r2, #523	; 0x20b
 800d736:	4932      	ldr	r1, [pc, #200]	; (800d800 <pbuf_realloc+0x150>)
 800d738:	482f      	ldr	r0, [pc, #188]	; (800d7f8 <pbuf_realloc+0x148>)
 800d73a:	f004 f943 	bl	80119c4 <iprintf>
    q->tot_len += (u16_t)grow;
 800d73e:	697b      	ldr	r3, [r7, #20]
 800d740:	891a      	ldrh	r2, [r3, #8]
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	b29b      	uxth	r3, r3
 800d746:	4413      	add	r3, r2
 800d748:	b29a      	uxth	r2, r3
 800d74a:	697b      	ldr	r3, [r7, #20]
 800d74c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800d74e:	697b      	ldr	r3, [r7, #20]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800d754:	697b      	ldr	r3, [r7, #20]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d106      	bne.n	800d768 <pbuf_realloc+0xb8>
 800d75a:	4b25      	ldr	r3, [pc, #148]	; (800d7f0 <pbuf_realloc+0x140>)
 800d75c:	f240 220f 	movw	r2, #527	; 0x20f
 800d760:	4928      	ldr	r1, [pc, #160]	; (800d804 <pbuf_realloc+0x154>)
 800d762:	4825      	ldr	r0, [pc, #148]	; (800d7f8 <pbuf_realloc+0x148>)
 800d764:	f004 f92e 	bl	80119c4 <iprintf>
  while (rem_len > q->len) {
 800d768:	697b      	ldr	r3, [r7, #20]
 800d76a:	895b      	ldrh	r3, [r3, #10]
 800d76c:	8a7a      	ldrh	r2, [r7, #18]
 800d76e:	429a      	cmp	r2, r3
 800d770:	d8d4      	bhi.n	800d71c <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 800d772:	697b      	ldr	r3, [r7, #20]
 800d774:	7b1b      	ldrb	r3, [r3, #12]
 800d776:	2b00      	cmp	r3, #0
 800d778:	d122      	bne.n	800d7c0 <pbuf_realloc+0x110>
 800d77a:	697b      	ldr	r3, [r7, #20]
 800d77c:	895b      	ldrh	r3, [r3, #10]
 800d77e:	8a7a      	ldrh	r2, [r7, #18]
 800d780:	429a      	cmp	r2, r3
 800d782:	d01d      	beq.n	800d7c0 <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800d784:	697b      	ldr	r3, [r7, #20]
 800d786:	7b5b      	ldrb	r3, [r3, #13]
 800d788:	f003 0302 	and.w	r3, r3, #2
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d117      	bne.n	800d7c0 <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 800d790:	697b      	ldr	r3, [r7, #20]
 800d792:	685b      	ldr	r3, [r3, #4]
 800d794:	461a      	mov	r2, r3
 800d796:	697b      	ldr	r3, [r7, #20]
 800d798:	1ad3      	subs	r3, r2, r3
 800d79a:	b29a      	uxth	r2, r3
 800d79c:	8a7b      	ldrh	r3, [r7, #18]
 800d79e:	4413      	add	r3, r2
 800d7a0:	b29b      	uxth	r3, r3
 800d7a2:	4619      	mov	r1, r3
 800d7a4:	6978      	ldr	r0, [r7, #20]
 800d7a6:	f7ff f977 	bl	800ca98 <mem_trim>
 800d7aa:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800d7ac:	697b      	ldr	r3, [r7, #20]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d106      	bne.n	800d7c0 <pbuf_realloc+0x110>
 800d7b2:	4b0f      	ldr	r3, [pc, #60]	; (800d7f0 <pbuf_realloc+0x140>)
 800d7b4:	f240 221d 	movw	r2, #541	; 0x21d
 800d7b8:	4913      	ldr	r1, [pc, #76]	; (800d808 <pbuf_realloc+0x158>)
 800d7ba:	480f      	ldr	r0, [pc, #60]	; (800d7f8 <pbuf_realloc+0x148>)
 800d7bc:	f004 f902 	bl	80119c4 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800d7c0:	697b      	ldr	r3, [r7, #20]
 800d7c2:	8a7a      	ldrh	r2, [r7, #18]
 800d7c4:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800d7c6:	697b      	ldr	r3, [r7, #20]
 800d7c8:	895a      	ldrh	r2, [r3, #10]
 800d7ca:	697b      	ldr	r3, [r7, #20]
 800d7cc:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800d7ce:	697b      	ldr	r3, [r7, #20]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d004      	beq.n	800d7e0 <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800d7d6:	697b      	ldr	r3, [r7, #20]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	4618      	mov	r0, r3
 800d7dc:	f000 f8dc 	bl	800d998 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800d7e0:	697b      	ldr	r3, [r7, #20]
 800d7e2:	2200      	movs	r2, #0
 800d7e4:	601a      	str	r2, [r3, #0]
 800d7e6:	e000      	b.n	800d7ea <pbuf_realloc+0x13a>
    return;
 800d7e8:	bf00      	nop

}
 800d7ea:	3718      	adds	r7, #24
 800d7ec:	46bd      	mov	sp, r7
 800d7ee:	bd80      	pop	{r7, pc}
 800d7f0:	08012f9c 	.word	0x08012f9c
 800d7f4:	08013158 	.word	0x08013158
 800d7f8:	08012fe8 	.word	0x08012fe8
 800d7fc:	08013170 	.word	0x08013170
 800d800:	0801318c 	.word	0x0801318c
 800d804:	080131a0 	.word	0x080131a0
 800d808:	080131b8 	.word	0x080131b8

0800d80c <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800d80c:	b580      	push	{r7, lr}
 800d80e:	b084      	sub	sp, #16
 800d810:	af00      	add	r7, sp, #0
 800d812:	6078      	str	r0, [r7, #4]
 800d814:	460b      	mov	r3, r1
 800d816:	807b      	strh	r3, [r7, #2]
 800d818:	4613      	mov	r3, r2
 800d81a:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d106      	bne.n	800d830 <pbuf_header_impl+0x24>
 800d822:	4b46      	ldr	r3, [pc, #280]	; (800d93c <pbuf_header_impl+0x130>)
 800d824:	f240 223f 	movw	r2, #575	; 0x23f
 800d828:	4945      	ldr	r1, [pc, #276]	; (800d940 <pbuf_header_impl+0x134>)
 800d82a:	4846      	ldr	r0, [pc, #280]	; (800d944 <pbuf_header_impl+0x138>)
 800d82c:	f004 f8ca 	bl	80119c4 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 800d830:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d834:	2b00      	cmp	r3, #0
 800d836:	d002      	beq.n	800d83e <pbuf_header_impl+0x32>
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d101      	bne.n	800d842 <pbuf_header_impl+0x36>
    return 0;
 800d83e:	2300      	movs	r3, #0
 800d840:	e078      	b.n	800d934 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 800d842:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d846:	2b00      	cmp	r3, #0
 800d848:	da10      	bge.n	800d86c <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 800d84a:	887b      	ldrh	r3, [r7, #2]
 800d84c:	425b      	negs	r3, r3
 800d84e:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	895b      	ldrh	r3, [r3, #10]
 800d854:	89fa      	ldrh	r2, [r7, #14]
 800d856:	429a      	cmp	r2, r3
 800d858:	d90a      	bls.n	800d870 <pbuf_header_impl+0x64>
 800d85a:	4b38      	ldr	r3, [pc, #224]	; (800d93c <pbuf_header_impl+0x130>)
 800d85c:	f240 2247 	movw	r2, #583	; 0x247
 800d860:	4939      	ldr	r1, [pc, #228]	; (800d948 <pbuf_header_impl+0x13c>)
 800d862:	4838      	ldr	r0, [pc, #224]	; (800d944 <pbuf_header_impl+0x138>)
 800d864:	f004 f8ae 	bl	80119c4 <iprintf>
 800d868:	2301      	movs	r3, #1
 800d86a:	e063      	b.n	800d934 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 800d86c:	887b      	ldrh	r3, [r7, #2]
 800d86e:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	7b1b      	ldrb	r3, [r3, #12]
 800d874:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	685b      	ldr	r3, [r3, #4]
 800d87a:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 800d87c:	89bb      	ldrh	r3, [r7, #12]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d002      	beq.n	800d888 <pbuf_header_impl+0x7c>
 800d882:	89bb      	ldrh	r3, [r7, #12]
 800d884:	2b03      	cmp	r3, #3
 800d886:	d112      	bne.n	800d8ae <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	685a      	ldr	r2, [r3, #4]
 800d88c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d890:	425b      	negs	r3, r3
 800d892:	441a      	add	r2, r3
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	685a      	ldr	r2, [r3, #4]
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	3310      	adds	r3, #16
 800d8a0:	429a      	cmp	r2, r3
 800d8a2:	d238      	bcs.n	800d916 <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	68ba      	ldr	r2, [r7, #8]
 800d8a8:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 800d8aa:	2301      	movs	r3, #1
 800d8ac:	e042      	b.n	800d934 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 800d8ae:	89bb      	ldrh	r3, [r7, #12]
 800d8b0:	2b02      	cmp	r3, #2
 800d8b2:	d002      	beq.n	800d8ba <pbuf_header_impl+0xae>
 800d8b4:	89bb      	ldrh	r3, [r7, #12]
 800d8b6:	2b01      	cmp	r3, #1
 800d8b8:	d124      	bne.n	800d904 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800d8ba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	da0d      	bge.n	800d8de <pbuf_header_impl+0xd2>
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	895b      	ldrh	r3, [r3, #10]
 800d8c6:	89fa      	ldrh	r2, [r7, #14]
 800d8c8:	429a      	cmp	r2, r3
 800d8ca:	d808      	bhi.n	800d8de <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	685a      	ldr	r2, [r3, #4]
 800d8d0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d8d4:	425b      	negs	r3, r3
 800d8d6:	441a      	add	r2, r3
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	605a      	str	r2, [r3, #4]
 800d8dc:	e011      	b.n	800d902 <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 800d8de:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	dd0b      	ble.n	800d8fe <pbuf_header_impl+0xf2>
 800d8e6:	787b      	ldrb	r3, [r7, #1]
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d008      	beq.n	800d8fe <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	685a      	ldr	r2, [r3, #4]
 800d8f0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d8f4:	425b      	negs	r3, r3
 800d8f6:	441a      	add	r2, r3
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	605a      	str	r2, [r3, #4]
 800d8fc:	e001      	b.n	800d902 <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800d8fe:	2301      	movs	r3, #1
 800d900:	e018      	b.n	800d934 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800d902:	e008      	b.n	800d916 <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 800d904:	4b0d      	ldr	r3, [pc, #52]	; (800d93c <pbuf_header_impl+0x130>)
 800d906:	f240 2277 	movw	r2, #631	; 0x277
 800d90a:	4910      	ldr	r1, [pc, #64]	; (800d94c <pbuf_header_impl+0x140>)
 800d90c:	480d      	ldr	r0, [pc, #52]	; (800d944 <pbuf_header_impl+0x138>)
 800d90e:	f004 f859 	bl	80119c4 <iprintf>
    return 1;
 800d912:	2301      	movs	r3, #1
 800d914:	e00e      	b.n	800d934 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	895a      	ldrh	r2, [r3, #10]
 800d91a:	887b      	ldrh	r3, [r7, #2]
 800d91c:	4413      	add	r3, r2
 800d91e:	b29a      	uxth	r2, r3
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	891a      	ldrh	r2, [r3, #8]
 800d928:	887b      	ldrh	r3, [r7, #2]
 800d92a:	4413      	add	r3, r2
 800d92c:	b29a      	uxth	r2, r3
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 800d932:	2300      	movs	r3, #0
}
 800d934:	4618      	mov	r0, r3
 800d936:	3710      	adds	r7, #16
 800d938:	46bd      	mov	sp, r7
 800d93a:	bd80      	pop	{r7, pc}
 800d93c:	08012f9c 	.word	0x08012f9c
 800d940:	080131d4 	.word	0x080131d4
 800d944:	08012fe8 	.word	0x08012fe8
 800d948:	080131e0 	.word	0x080131e0
 800d94c:	08013200 	.word	0x08013200

0800d950 <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 800d950:	b580      	push	{r7, lr}
 800d952:	b082      	sub	sp, #8
 800d954:	af00      	add	r7, sp, #0
 800d956:	6078      	str	r0, [r7, #4]
 800d958:	460b      	mov	r3, r1
 800d95a:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 800d95c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d960:	2200      	movs	r2, #0
 800d962:	4619      	mov	r1, r3
 800d964:	6878      	ldr	r0, [r7, #4]
 800d966:	f7ff ff51 	bl	800d80c <pbuf_header_impl>
 800d96a:	4603      	mov	r3, r0
}
 800d96c:	4618      	mov	r0, r3
 800d96e:	3708      	adds	r7, #8
 800d970:	46bd      	mov	sp, r7
 800d972:	bd80      	pop	{r7, pc}

0800d974 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800d974:	b580      	push	{r7, lr}
 800d976:	b082      	sub	sp, #8
 800d978:	af00      	add	r7, sp, #0
 800d97a:	6078      	str	r0, [r7, #4]
 800d97c:	460b      	mov	r3, r1
 800d97e:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 800d980:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d984:	2201      	movs	r2, #1
 800d986:	4619      	mov	r1, r3
 800d988:	6878      	ldr	r0, [r7, #4]
 800d98a:	f7ff ff3f 	bl	800d80c <pbuf_header_impl>
 800d98e:	4603      	mov	r3, r0
}
 800d990:	4618      	mov	r0, r3
 800d992:	3708      	adds	r7, #8
 800d994:	46bd      	mov	sp, r7
 800d996:	bd80      	pop	{r7, pc}

0800d998 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800d998:	b580      	push	{r7, lr}
 800d99a:	b086      	sub	sp, #24
 800d99c:	af00      	add	r7, sp, #0
 800d99e:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d10b      	bne.n	800d9be <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d106      	bne.n	800d9ba <pbuf_free+0x22>
 800d9ac:	4b3e      	ldr	r3, [pc, #248]	; (800daa8 <pbuf_free+0x110>)
 800d9ae:	f240 22d2 	movw	r2, #722	; 0x2d2
 800d9b2:	493e      	ldr	r1, [pc, #248]	; (800daac <pbuf_free+0x114>)
 800d9b4:	483e      	ldr	r0, [pc, #248]	; (800dab0 <pbuf_free+0x118>)
 800d9b6:	f004 f805 	bl	80119c4 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	e070      	b.n	800daa0 <pbuf_free+0x108>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	7b1b      	ldrb	r3, [r3, #12]
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d012      	beq.n	800d9ec <pbuf_free+0x54>
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	7b1b      	ldrb	r3, [r3, #12]
 800d9ca:	2b01      	cmp	r3, #1
 800d9cc:	d00e      	beq.n	800d9ec <pbuf_free+0x54>
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	7b1b      	ldrb	r3, [r3, #12]
 800d9d2:	2b02      	cmp	r3, #2
 800d9d4:	d00a      	beq.n	800d9ec <pbuf_free+0x54>
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	7b1b      	ldrb	r3, [r3, #12]
 800d9da:	2b03      	cmp	r3, #3
 800d9dc:	d006      	beq.n	800d9ec <pbuf_free+0x54>
 800d9de:	4b32      	ldr	r3, [pc, #200]	; (800daa8 <pbuf_free+0x110>)
 800d9e0:	f240 22de 	movw	r2, #734	; 0x2de
 800d9e4:	4933      	ldr	r1, [pc, #204]	; (800dab4 <pbuf_free+0x11c>)
 800d9e6:	4832      	ldr	r0, [pc, #200]	; (800dab0 <pbuf_free+0x118>)
 800d9e8:	f003 ffec 	bl	80119c4 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 800d9ec:	2300      	movs	r3, #0
 800d9ee:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800d9f0:	e052      	b.n	800da98 <pbuf_free+0x100>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	89db      	ldrh	r3, [r3, #14]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d106      	bne.n	800da08 <pbuf_free+0x70>
 800d9fa:	4b2b      	ldr	r3, [pc, #172]	; (800daa8 <pbuf_free+0x110>)
 800d9fc:	f240 22eb 	movw	r2, #747	; 0x2eb
 800da00:	492d      	ldr	r1, [pc, #180]	; (800dab8 <pbuf_free+0x120>)
 800da02:	482b      	ldr	r0, [pc, #172]	; (800dab0 <pbuf_free+0x118>)
 800da04:	f003 ffde 	bl	80119c4 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	89db      	ldrh	r3, [r3, #14]
 800da0c:	3b01      	subs	r3, #1
 800da0e:	b29a      	uxth	r2, r3
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	81da      	strh	r2, [r3, #14]
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	89db      	ldrh	r3, [r3, #14]
 800da18:	82bb      	strh	r3, [r7, #20]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800da1a:	8abb      	ldrh	r3, [r7, #20]
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d139      	bne.n	800da94 <pbuf_free+0xfc>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	7b1b      	ldrb	r3, [r3, #12]
 800da2a:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	7b5b      	ldrb	r3, [r3, #13]
 800da30:	f003 0302 	and.w	r3, r3, #2
 800da34:	2b00      	cmp	r3, #0
 800da36:	d011      	beq.n	800da5c <pbuf_free+0xc4>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800da3c:	68bb      	ldr	r3, [r7, #8]
 800da3e:	691b      	ldr	r3, [r3, #16]
 800da40:	2b00      	cmp	r3, #0
 800da42:	d106      	bne.n	800da52 <pbuf_free+0xba>
 800da44:	4b18      	ldr	r3, [pc, #96]	; (800daa8 <pbuf_free+0x110>)
 800da46:	f240 22f9 	movw	r2, #761	; 0x2f9
 800da4a:	491c      	ldr	r1, [pc, #112]	; (800dabc <pbuf_free+0x124>)
 800da4c:	4818      	ldr	r0, [pc, #96]	; (800dab0 <pbuf_free+0x118>)
 800da4e:	f003 ffb9 	bl	80119c4 <iprintf>
        pc->custom_free_function(p);
 800da52:	68bb      	ldr	r3, [r7, #8]
 800da54:	691b      	ldr	r3, [r3, #16]
 800da56:	6878      	ldr	r0, [r7, #4]
 800da58:	4798      	blx	r3
 800da5a:	e015      	b.n	800da88 <pbuf_free+0xf0>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 800da5c:	89fb      	ldrh	r3, [r7, #14]
 800da5e:	2b03      	cmp	r3, #3
 800da60:	d104      	bne.n	800da6c <pbuf_free+0xd4>
          memp_free(MEMP_PBUF_POOL, p);
 800da62:	6879      	ldr	r1, [r7, #4]
 800da64:	2005      	movs	r0, #5
 800da66:	f7ff fa9b 	bl	800cfa0 <memp_free>
 800da6a:	e00d      	b.n	800da88 <pbuf_free+0xf0>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 800da6c:	89fb      	ldrh	r3, [r7, #14]
 800da6e:	2b01      	cmp	r3, #1
 800da70:	d002      	beq.n	800da78 <pbuf_free+0xe0>
 800da72:	89fb      	ldrh	r3, [r7, #14]
 800da74:	2b02      	cmp	r3, #2
 800da76:	d104      	bne.n	800da82 <pbuf_free+0xea>
          memp_free(MEMP_PBUF, p);
 800da78:	6879      	ldr	r1, [r7, #4]
 800da7a:	2004      	movs	r0, #4
 800da7c:	f7ff fa90 	bl	800cfa0 <memp_free>
 800da80:	e002      	b.n	800da88 <pbuf_free+0xf0>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 800da82:	6878      	ldr	r0, [r7, #4]
 800da84:	f7fe ffa6 	bl	800c9d4 <mem_free>
        }
      }
      count++;
 800da88:	7dfb      	ldrb	r3, [r7, #23]
 800da8a:	3301      	adds	r3, #1
 800da8c:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800da8e:	693b      	ldr	r3, [r7, #16]
 800da90:	607b      	str	r3, [r7, #4]
 800da92:	e001      	b.n	800da98 <pbuf_free+0x100>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 800da94:	2300      	movs	r3, #0
 800da96:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d1a9      	bne.n	800d9f2 <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800da9e:	7dfb      	ldrb	r3, [r7, #23]
}
 800daa0:	4618      	mov	r0, r3
 800daa2:	3718      	adds	r7, #24
 800daa4:	46bd      	mov	sp, r7
 800daa6:	bd80      	pop	{r7, pc}
 800daa8:	08012f9c 	.word	0x08012f9c
 800daac:	080131d4 	.word	0x080131d4
 800dab0:	08012fe8 	.word	0x08012fe8
 800dab4:	08013210 	.word	0x08013210
 800dab8:	08013228 	.word	0x08013228
 800dabc:	08013240 	.word	0x08013240

0800dac0 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800dac0:	b480      	push	{r7}
 800dac2:	b085      	sub	sp, #20
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800dac8:	2300      	movs	r3, #0
 800daca:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800dacc:	e005      	b.n	800dada <pbuf_clen+0x1a>
    ++len;
 800dace:	89fb      	ldrh	r3, [r7, #14]
 800dad0:	3301      	adds	r3, #1
 800dad2:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d1f6      	bne.n	800dace <pbuf_clen+0xe>
  }
  return len;
 800dae0:	89fb      	ldrh	r3, [r7, #14]
}
 800dae2:	4618      	mov	r0, r3
 800dae4:	3714      	adds	r7, #20
 800dae6:	46bd      	mov	sp, r7
 800dae8:	bc80      	pop	{r7}
 800daea:	4770      	bx	lr

0800daec <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800daec:	b580      	push	{r7, lr}
 800daee:	b082      	sub	sp, #8
 800daf0:	af00      	add	r7, sp, #0
 800daf2:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d010      	beq.n	800db1c <pbuf_ref+0x30>
    SYS_ARCH_INC(p->ref, 1);
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	89db      	ldrh	r3, [r3, #14]
 800dafe:	3301      	adds	r3, #1
 800db00:	b29a      	uxth	r2, r3
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	81da      	strh	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	89db      	ldrh	r3, [r3, #14]
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d106      	bne.n	800db1c <pbuf_ref+0x30>
 800db0e:	4b05      	ldr	r3, [pc, #20]	; (800db24 <pbuf_ref+0x38>)
 800db10:	f240 3239 	movw	r2, #825	; 0x339
 800db14:	4904      	ldr	r1, [pc, #16]	; (800db28 <pbuf_ref+0x3c>)
 800db16:	4805      	ldr	r0, [pc, #20]	; (800db2c <pbuf_ref+0x40>)
 800db18:	f003 ff54 	bl	80119c4 <iprintf>
  }
}
 800db1c:	bf00      	nop
 800db1e:	3708      	adds	r7, #8
 800db20:	46bd      	mov	sp, r7
 800db22:	bd80      	pop	{r7, pc}
 800db24:	08012f9c 	.word	0x08012f9c
 800db28:	08013264 	.word	0x08013264
 800db2c:	08012fe8 	.word	0x08012fe8

0800db30 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800db30:	b580      	push	{r7, lr}
 800db32:	b084      	sub	sp, #16
 800db34:	af00      	add	r7, sp, #0
 800db36:	6078      	str	r0, [r7, #4]
 800db38:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d002      	beq.n	800db46 <pbuf_cat+0x16>
 800db40:	683b      	ldr	r3, [r7, #0]
 800db42:	2b00      	cmp	r3, #0
 800db44:	d107      	bne.n	800db56 <pbuf_cat+0x26>
 800db46:	4b20      	ldr	r3, [pc, #128]	; (800dbc8 <pbuf_cat+0x98>)
 800db48:	f240 324d 	movw	r2, #845	; 0x34d
 800db4c:	491f      	ldr	r1, [pc, #124]	; (800dbcc <pbuf_cat+0x9c>)
 800db4e:	4820      	ldr	r0, [pc, #128]	; (800dbd0 <pbuf_cat+0xa0>)
 800db50:	f003 ff38 	bl	80119c4 <iprintf>
 800db54:	e034      	b.n	800dbc0 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	60fb      	str	r3, [r7, #12]
 800db5a:	e00a      	b.n	800db72 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	891a      	ldrh	r2, [r3, #8]
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	891b      	ldrh	r3, [r3, #8]
 800db64:	4413      	add	r3, r2
 800db66:	b29a      	uxth	r2, r3
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	60fb      	str	r3, [r7, #12]
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	2b00      	cmp	r3, #0
 800db78:	d1f0      	bne.n	800db5c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	891a      	ldrh	r2, [r3, #8]
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	895b      	ldrh	r3, [r3, #10]
 800db82:	429a      	cmp	r2, r3
 800db84:	d006      	beq.n	800db94 <pbuf_cat+0x64>
 800db86:	4b10      	ldr	r3, [pc, #64]	; (800dbc8 <pbuf_cat+0x98>)
 800db88:	f240 3255 	movw	r2, #853	; 0x355
 800db8c:	4911      	ldr	r1, [pc, #68]	; (800dbd4 <pbuf_cat+0xa4>)
 800db8e:	4810      	ldr	r0, [pc, #64]	; (800dbd0 <pbuf_cat+0xa0>)
 800db90:	f003 ff18 	bl	80119c4 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d006      	beq.n	800dbaa <pbuf_cat+0x7a>
 800db9c:	4b0a      	ldr	r3, [pc, #40]	; (800dbc8 <pbuf_cat+0x98>)
 800db9e:	f240 3256 	movw	r2, #854	; 0x356
 800dba2:	490d      	ldr	r1, [pc, #52]	; (800dbd8 <pbuf_cat+0xa8>)
 800dba4:	480a      	ldr	r0, [pc, #40]	; (800dbd0 <pbuf_cat+0xa0>)
 800dba6:	f003 ff0d 	bl	80119c4 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 800dbaa:	68fb      	ldr	r3, [r7, #12]
 800dbac:	891a      	ldrh	r2, [r3, #8]
 800dbae:	683b      	ldr	r3, [r7, #0]
 800dbb0:	891b      	ldrh	r3, [r3, #8]
 800dbb2:	4413      	add	r3, r2
 800dbb4:	b29a      	uxth	r2, r3
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	683a      	ldr	r2, [r7, #0]
 800dbbe:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800dbc0:	3710      	adds	r7, #16
 800dbc2:	46bd      	mov	sp, r7
 800dbc4:	bd80      	pop	{r7, pc}
 800dbc6:	bf00      	nop
 800dbc8:	08012f9c 	.word	0x08012f9c
 800dbcc:	08013278 	.word	0x08013278
 800dbd0:	08012fe8 	.word	0x08012fe8
 800dbd4:	080132b0 	.word	0x080132b0
 800dbd8:	080132e0 	.word	0x080132e0

0800dbdc <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800dbdc:	b580      	push	{r7, lr}
 800dbde:	b082      	sub	sp, #8
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	6078      	str	r0, [r7, #4]
 800dbe4:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800dbe6:	6839      	ldr	r1, [r7, #0]
 800dbe8:	6878      	ldr	r0, [r7, #4]
 800dbea:	f7ff ffa1 	bl	800db30 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800dbee:	6838      	ldr	r0, [r7, #0]
 800dbf0:	f7ff ff7c 	bl	800daec <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800dbf4:	bf00      	nop
 800dbf6:	3708      	adds	r7, #8
 800dbf8:	46bd      	mov	sp, r7
 800dbfa:	bd80      	pop	{r7, pc}

0800dbfc <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800dbfc:	b580      	push	{r7, lr}
 800dbfe:	b084      	sub	sp, #16
 800dc00:	af00      	add	r7, sp, #0
 800dc02:	6078      	str	r0, [r7, #4]
 800dc04:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 800dc06:	2300      	movs	r3, #0
 800dc08:	81fb      	strh	r3, [r7, #14]
 800dc0a:	2300      	movs	r3, #0
 800dc0c:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d008      	beq.n	800dc26 <pbuf_copy+0x2a>
 800dc14:	683b      	ldr	r3, [r7, #0]
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d005      	beq.n	800dc26 <pbuf_copy+0x2a>
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	891a      	ldrh	r2, [r3, #8]
 800dc1e:	683b      	ldr	r3, [r7, #0]
 800dc20:	891b      	ldrh	r3, [r3, #8]
 800dc22:	429a      	cmp	r2, r3
 800dc24:	d209      	bcs.n	800dc3a <pbuf_copy+0x3e>
 800dc26:	4b54      	ldr	r3, [pc, #336]	; (800dd78 <pbuf_copy+0x17c>)
 800dc28:	f240 32bd 	movw	r2, #957	; 0x3bd
 800dc2c:	4953      	ldr	r1, [pc, #332]	; (800dd7c <pbuf_copy+0x180>)
 800dc2e:	4854      	ldr	r0, [pc, #336]	; (800dd80 <pbuf_copy+0x184>)
 800dc30:	f003 fec8 	bl	80119c4 <iprintf>
 800dc34:	f06f 030f 	mvn.w	r3, #15
 800dc38:	e099      	b.n	800dd6e <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	895b      	ldrh	r3, [r3, #10]
 800dc3e:	461a      	mov	r2, r3
 800dc40:	89fb      	ldrh	r3, [r7, #14]
 800dc42:	1ad2      	subs	r2, r2, r3
 800dc44:	683b      	ldr	r3, [r7, #0]
 800dc46:	895b      	ldrh	r3, [r3, #10]
 800dc48:	4619      	mov	r1, r3
 800dc4a:	89bb      	ldrh	r3, [r7, #12]
 800dc4c:	1acb      	subs	r3, r1, r3
 800dc4e:	429a      	cmp	r2, r3
 800dc50:	db05      	blt.n	800dc5e <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800dc52:	683b      	ldr	r3, [r7, #0]
 800dc54:	895a      	ldrh	r2, [r3, #10]
 800dc56:	89bb      	ldrh	r3, [r7, #12]
 800dc58:	1ad3      	subs	r3, r2, r3
 800dc5a:	817b      	strh	r3, [r7, #10]
 800dc5c:	e004      	b.n	800dc68 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	895a      	ldrh	r2, [r3, #10]
 800dc62:	89fb      	ldrh	r3, [r7, #14]
 800dc64:	1ad3      	subs	r3, r2, r3
 800dc66:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	685a      	ldr	r2, [r3, #4]
 800dc6c:	89fb      	ldrh	r3, [r7, #14]
 800dc6e:	18d0      	adds	r0, r2, r3
 800dc70:	683b      	ldr	r3, [r7, #0]
 800dc72:	685a      	ldr	r2, [r3, #4]
 800dc74:	89bb      	ldrh	r3, [r7, #12]
 800dc76:	4413      	add	r3, r2
 800dc78:	897a      	ldrh	r2, [r7, #10]
 800dc7a:	4619      	mov	r1, r3
 800dc7c:	f003 fde9 	bl	8011852 <memcpy>
    offset_to += len;
 800dc80:	89fa      	ldrh	r2, [r7, #14]
 800dc82:	897b      	ldrh	r3, [r7, #10]
 800dc84:	4413      	add	r3, r2
 800dc86:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 800dc88:	89ba      	ldrh	r2, [r7, #12]
 800dc8a:	897b      	ldrh	r3, [r7, #10]
 800dc8c:	4413      	add	r3, r2
 800dc8e:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	895b      	ldrh	r3, [r3, #10]
 800dc94:	89fa      	ldrh	r2, [r7, #14]
 800dc96:	429a      	cmp	r2, r3
 800dc98:	d906      	bls.n	800dca8 <pbuf_copy+0xac>
 800dc9a:	4b37      	ldr	r3, [pc, #220]	; (800dd78 <pbuf_copy+0x17c>)
 800dc9c:	f240 32cd 	movw	r2, #973	; 0x3cd
 800dca0:	4938      	ldr	r1, [pc, #224]	; (800dd84 <pbuf_copy+0x188>)
 800dca2:	4837      	ldr	r0, [pc, #220]	; (800dd80 <pbuf_copy+0x184>)
 800dca4:	f003 fe8e 	bl	80119c4 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800dca8:	683b      	ldr	r3, [r7, #0]
 800dcaa:	895b      	ldrh	r3, [r3, #10]
 800dcac:	89ba      	ldrh	r2, [r7, #12]
 800dcae:	429a      	cmp	r2, r3
 800dcb0:	d906      	bls.n	800dcc0 <pbuf_copy+0xc4>
 800dcb2:	4b31      	ldr	r3, [pc, #196]	; (800dd78 <pbuf_copy+0x17c>)
 800dcb4:	f240 32ce 	movw	r2, #974	; 0x3ce
 800dcb8:	4933      	ldr	r1, [pc, #204]	; (800dd88 <pbuf_copy+0x18c>)
 800dcba:	4831      	ldr	r0, [pc, #196]	; (800dd80 <pbuf_copy+0x184>)
 800dcbc:	f003 fe82 	bl	80119c4 <iprintf>
    if (offset_from >= p_from->len) {
 800dcc0:	683b      	ldr	r3, [r7, #0]
 800dcc2:	895b      	ldrh	r3, [r3, #10]
 800dcc4:	89ba      	ldrh	r2, [r7, #12]
 800dcc6:	429a      	cmp	r2, r3
 800dcc8:	d304      	bcc.n	800dcd4 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 800dcca:	2300      	movs	r3, #0
 800dccc:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 800dcce:	683b      	ldr	r3, [r7, #0]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	895b      	ldrh	r3, [r3, #10]
 800dcd8:	89fa      	ldrh	r2, [r7, #14]
 800dcda:	429a      	cmp	r2, r3
 800dcdc:	d114      	bne.n	800dd08 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 800dcde:	2300      	movs	r3, #0
 800dce0:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d10c      	bne.n	800dd08 <pbuf_copy+0x10c>
 800dcee:	683b      	ldr	r3, [r7, #0]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d009      	beq.n	800dd08 <pbuf_copy+0x10c>
 800dcf4:	4b20      	ldr	r3, [pc, #128]	; (800dd78 <pbuf_copy+0x17c>)
 800dcf6:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 800dcfa:	4924      	ldr	r1, [pc, #144]	; (800dd8c <pbuf_copy+0x190>)
 800dcfc:	4820      	ldr	r0, [pc, #128]	; (800dd80 <pbuf_copy+0x184>)
 800dcfe:	f003 fe61 	bl	80119c4 <iprintf>
 800dd02:	f06f 030f 	mvn.w	r3, #15
 800dd06:	e032      	b.n	800dd6e <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800dd08:	683b      	ldr	r3, [r7, #0]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d013      	beq.n	800dd36 <pbuf_copy+0x13a>
 800dd0e:	683b      	ldr	r3, [r7, #0]
 800dd10:	895a      	ldrh	r2, [r3, #10]
 800dd12:	683b      	ldr	r3, [r7, #0]
 800dd14:	891b      	ldrh	r3, [r3, #8]
 800dd16:	429a      	cmp	r2, r3
 800dd18:	d10d      	bne.n	800dd36 <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800dd1a:	683b      	ldr	r3, [r7, #0]
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d009      	beq.n	800dd36 <pbuf_copy+0x13a>
 800dd22:	4b15      	ldr	r3, [pc, #84]	; (800dd78 <pbuf_copy+0x17c>)
 800dd24:	f240 32de 	movw	r2, #990	; 0x3de
 800dd28:	4919      	ldr	r1, [pc, #100]	; (800dd90 <pbuf_copy+0x194>)
 800dd2a:	4815      	ldr	r0, [pc, #84]	; (800dd80 <pbuf_copy+0x184>)
 800dd2c:	f003 fe4a 	bl	80119c4 <iprintf>
 800dd30:	f06f 0305 	mvn.w	r3, #5
 800dd34:	e01b      	b.n	800dd6e <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d013      	beq.n	800dd64 <pbuf_copy+0x168>
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	895a      	ldrh	r2, [r3, #10]
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	891b      	ldrh	r3, [r3, #8]
 800dd44:	429a      	cmp	r2, r3
 800dd46:	d10d      	bne.n	800dd64 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d009      	beq.n	800dd64 <pbuf_copy+0x168>
 800dd50:	4b09      	ldr	r3, [pc, #36]	; (800dd78 <pbuf_copy+0x17c>)
 800dd52:	f240 32e3 	movw	r2, #995	; 0x3e3
 800dd56:	490e      	ldr	r1, [pc, #56]	; (800dd90 <pbuf_copy+0x194>)
 800dd58:	4809      	ldr	r0, [pc, #36]	; (800dd80 <pbuf_copy+0x184>)
 800dd5a:	f003 fe33 	bl	80119c4 <iprintf>
 800dd5e:	f06f 0305 	mvn.w	r3, #5
 800dd62:	e004      	b.n	800dd6e <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800dd64:	683b      	ldr	r3, [r7, #0]
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	f47f af67 	bne.w	800dc3a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800dd6c:	2300      	movs	r3, #0
}
 800dd6e:	4618      	mov	r0, r3
 800dd70:	3710      	adds	r7, #16
 800dd72:	46bd      	mov	sp, r7
 800dd74:	bd80      	pop	{r7, pc}
 800dd76:	bf00      	nop
 800dd78:	08012f9c 	.word	0x08012f9c
 800dd7c:	0801332c 	.word	0x0801332c
 800dd80:	08012fe8 	.word	0x08012fe8
 800dd84:	0801335c 	.word	0x0801335c
 800dd88:	08013374 	.word	0x08013374
 800dd8c:	08013390 	.word	0x08013390
 800dd90:	080133a0 	.word	0x080133a0

0800dd94 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 800dd94:	b580      	push	{r7, lr}
 800dd96:	b084      	sub	sp, #16
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	685b      	ldr	r3, [r3, #4]
 800dda4:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	687a      	ldr	r2, [r7, #4]
 800ddac:	4903      	ldr	r1, [pc, #12]	; (800ddbc <cyclic_timer+0x28>)
 800ddae:	4618      	mov	r0, r3
 800ddb0:	f000 f82e 	bl	800de10 <sys_timeout>
}
 800ddb4:	bf00      	nop
 800ddb6:	3710      	adds	r7, #16
 800ddb8:	46bd      	mov	sp, r7
 800ddba:	bd80      	pop	{r7, pc}
 800ddbc:	0800dd95 	.word	0x0800dd95

0800ddc0 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 800ddc0:	b580      	push	{r7, lr}
 800ddc2:	b082      	sub	sp, #8
 800ddc4:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800ddc6:	2300      	movs	r3, #0
 800ddc8:	607b      	str	r3, [r7, #4]
 800ddca:	e00e      	b.n	800ddea <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 800ddcc:	4a0d      	ldr	r2, [pc, #52]	; (800de04 <sys_timeouts_init+0x44>)
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	00db      	lsls	r3, r3, #3
 800ddd8:	4a0a      	ldr	r2, [pc, #40]	; (800de04 <sys_timeouts_init+0x44>)
 800ddda:	4413      	add	r3, r2
 800dddc:	461a      	mov	r2, r3
 800ddde:	490a      	ldr	r1, [pc, #40]	; (800de08 <sys_timeouts_init+0x48>)
 800dde0:	f000 f816 	bl	800de10 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	3301      	adds	r3, #1
 800dde8:	607b      	str	r3, [r7, #4]
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	2b01      	cmp	r3, #1
 800ddee:	d9ed      	bls.n	800ddcc <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 800ddf0:	f7fc ff86 	bl	800ad00 <sys_now>
 800ddf4:	4602      	mov	r2, r0
 800ddf6:	4b05      	ldr	r3, [pc, #20]	; (800de0c <sys_timeouts_init+0x4c>)
 800ddf8:	601a      	str	r2, [r3, #0]
}
 800ddfa:	bf00      	nop
 800ddfc:	3708      	adds	r7, #8
 800ddfe:	46bd      	mov	sp, r7
 800de00:	bd80      	pop	{r7, pc}
 800de02:	bf00      	nop
 800de04:	08013d5c 	.word	0x08013d5c
 800de08:	0800dd95 	.word	0x0800dd95
 800de0c:	20000440 	.word	0x20000440

0800de10 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800de10:	b580      	push	{r7, lr}
 800de12:	b088      	sub	sp, #32
 800de14:	af00      	add	r7, sp, #0
 800de16:	60f8      	str	r0, [r7, #12]
 800de18:	60b9      	str	r1, [r7, #8]
 800de1a:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800de1c:	2003      	movs	r0, #3
 800de1e:	f7ff f873 	bl	800cf08 <memp_malloc>
 800de22:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 800de24:	697b      	ldr	r3, [r7, #20]
 800de26:	2b00      	cmp	r3, #0
 800de28:	d10a      	bne.n	800de40 <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800de2a:	697b      	ldr	r3, [r7, #20]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	f040 8084 	bne.w	800df3a <sys_timeout+0x12a>
 800de32:	4b44      	ldr	r3, [pc, #272]	; (800df44 <sys_timeout+0x134>)
 800de34:	22d4      	movs	r2, #212	; 0xd4
 800de36:	4944      	ldr	r1, [pc, #272]	; (800df48 <sys_timeout+0x138>)
 800de38:	4844      	ldr	r0, [pc, #272]	; (800df4c <sys_timeout+0x13c>)
 800de3a:	f003 fdc3 	bl	80119c4 <iprintf>
    return;
 800de3e:	e07c      	b.n	800df3a <sys_timeout+0x12a>
  }

  now = sys_now();
 800de40:	f7fc ff5e 	bl	800ad00 <sys_now>
 800de44:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 800de46:	4b42      	ldr	r3, [pc, #264]	; (800df50 <sys_timeout+0x140>)
 800de48:	681b      	ldr	r3, [r3, #0]
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d105      	bne.n	800de5a <sys_timeout+0x4a>
    diff = 0;
 800de4e:	2300      	movs	r3, #0
 800de50:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 800de52:	4a40      	ldr	r2, [pc, #256]	; (800df54 <sys_timeout+0x144>)
 800de54:	693b      	ldr	r3, [r7, #16]
 800de56:	6013      	str	r3, [r2, #0]
 800de58:	e004      	b.n	800de64 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 800de5a:	4b3e      	ldr	r3, [pc, #248]	; (800df54 <sys_timeout+0x144>)
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	693a      	ldr	r2, [r7, #16]
 800de60:	1ad3      	subs	r3, r2, r3
 800de62:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 800de64:	697b      	ldr	r3, [r7, #20]
 800de66:	2200      	movs	r2, #0
 800de68:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 800de6a:	697b      	ldr	r3, [r7, #20]
 800de6c:	68ba      	ldr	r2, [r7, #8]
 800de6e:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 800de70:	697b      	ldr	r3, [r7, #20]
 800de72:	687a      	ldr	r2, [r7, #4]
 800de74:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 800de76:	68fa      	ldr	r2, [r7, #12]
 800de78:	69bb      	ldr	r3, [r7, #24]
 800de7a:	441a      	add	r2, r3
 800de7c:	697b      	ldr	r3, [r7, #20]
 800de7e:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800de80:	4b33      	ldr	r3, [pc, #204]	; (800df50 <sys_timeout+0x140>)
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	2b00      	cmp	r3, #0
 800de86:	d103      	bne.n	800de90 <sys_timeout+0x80>
    next_timeout = timeout;
 800de88:	4a31      	ldr	r2, [pc, #196]	; (800df50 <sys_timeout+0x140>)
 800de8a:	697b      	ldr	r3, [r7, #20]
 800de8c:	6013      	str	r3, [r2, #0]
    return;
 800de8e:	e055      	b.n	800df3c <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 800de90:	4b2f      	ldr	r3, [pc, #188]	; (800df50 <sys_timeout+0x140>)
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	685b      	ldr	r3, [r3, #4]
 800de96:	68fa      	ldr	r2, [r7, #12]
 800de98:	429a      	cmp	r2, r3
 800de9a:	d20f      	bcs.n	800debc <sys_timeout+0xac>
    next_timeout->time -= msecs;
 800de9c:	4b2c      	ldr	r3, [pc, #176]	; (800df50 <sys_timeout+0x140>)
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	6859      	ldr	r1, [r3, #4]
 800dea2:	4b2b      	ldr	r3, [pc, #172]	; (800df50 <sys_timeout+0x140>)
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	68fa      	ldr	r2, [r7, #12]
 800dea8:	1a8a      	subs	r2, r1, r2
 800deaa:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 800deac:	4b28      	ldr	r3, [pc, #160]	; (800df50 <sys_timeout+0x140>)
 800deae:	681a      	ldr	r2, [r3, #0]
 800deb0:	697b      	ldr	r3, [r7, #20]
 800deb2:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 800deb4:	4a26      	ldr	r2, [pc, #152]	; (800df50 <sys_timeout+0x140>)
 800deb6:	697b      	ldr	r3, [r7, #20]
 800deb8:	6013      	str	r3, [r2, #0]
 800deba:	e03f      	b.n	800df3c <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 800debc:	4b24      	ldr	r3, [pc, #144]	; (800df50 <sys_timeout+0x140>)
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	61fb      	str	r3, [r7, #28]
 800dec2:	e036      	b.n	800df32 <sys_timeout+0x122>
      timeout->time -= t->time;
 800dec4:	697b      	ldr	r3, [r7, #20]
 800dec6:	685a      	ldr	r2, [r3, #4]
 800dec8:	69fb      	ldr	r3, [r7, #28]
 800deca:	685b      	ldr	r3, [r3, #4]
 800decc:	1ad2      	subs	r2, r2, r3
 800dece:	697b      	ldr	r3, [r7, #20]
 800ded0:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 800ded2:	69fb      	ldr	r3, [r7, #28]
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d006      	beq.n	800dee8 <sys_timeout+0xd8>
 800deda:	69fb      	ldr	r3, [r7, #28]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	685a      	ldr	r2, [r3, #4]
 800dee0:	697b      	ldr	r3, [r7, #20]
 800dee2:	685b      	ldr	r3, [r3, #4]
 800dee4:	429a      	cmp	r2, r3
 800dee6:	d921      	bls.n	800df2c <sys_timeout+0x11c>
        if (t->next != NULL) {
 800dee8:	69fb      	ldr	r3, [r7, #28]
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	2b00      	cmp	r3, #0
 800deee:	d009      	beq.n	800df04 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 800def0:	69fb      	ldr	r3, [r7, #28]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	6859      	ldr	r1, [r3, #4]
 800def6:	697b      	ldr	r3, [r7, #20]
 800def8:	685a      	ldr	r2, [r3, #4]
 800defa:	69fb      	ldr	r3, [r7, #28]
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	1a8a      	subs	r2, r1, r2
 800df00:	605a      	str	r2, [r3, #4]
 800df02:	e00b      	b.n	800df1c <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 800df04:	697b      	ldr	r3, [r7, #20]
 800df06:	685b      	ldr	r3, [r3, #4]
 800df08:	68fa      	ldr	r2, [r7, #12]
 800df0a:	429a      	cmp	r2, r3
 800df0c:	d206      	bcs.n	800df1c <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 800df0e:	4b10      	ldr	r3, [pc, #64]	; (800df50 <sys_timeout+0x140>)
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	685a      	ldr	r2, [r3, #4]
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	441a      	add	r2, r3
 800df18:	697b      	ldr	r3, [r7, #20]
 800df1a:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 800df1c:	69fb      	ldr	r3, [r7, #28]
 800df1e:	681a      	ldr	r2, [r3, #0]
 800df20:	697b      	ldr	r3, [r7, #20]
 800df22:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800df24:	69fb      	ldr	r3, [r7, #28]
 800df26:	697a      	ldr	r2, [r7, #20]
 800df28:	601a      	str	r2, [r3, #0]
        break;
 800df2a:	e007      	b.n	800df3c <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 800df2c:	69fb      	ldr	r3, [r7, #28]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	61fb      	str	r3, [r7, #28]
 800df32:	69fb      	ldr	r3, [r7, #28]
 800df34:	2b00      	cmp	r3, #0
 800df36:	d1c5      	bne.n	800dec4 <sys_timeout+0xb4>
 800df38:	e000      	b.n	800df3c <sys_timeout+0x12c>
    return;
 800df3a:	bf00      	nop
      }
    }
  }
}
 800df3c:	3720      	adds	r7, #32
 800df3e:	46bd      	mov	sp, r7
 800df40:	bd80      	pop	{r7, pc}
 800df42:	bf00      	nop
 800df44:	080134a8 	.word	0x080134a8
 800df48:	080134dc 	.word	0x080134dc
 800df4c:	0801351c 	.word	0x0801351c
 800df50:	2000043c 	.word	0x2000043c
 800df54:	20000440 	.word	0x20000440

0800df58 <sys_check_timeouts>:
#if !NO_SYS && !defined __DOXYGEN__
static
#endif /* !NO_SYS */
void
sys_check_timeouts(void)
{
 800df58:	b580      	push	{r7, lr}
 800df5a:	b086      	sub	sp, #24
 800df5c:	af00      	add	r7, sp, #0
  if (next_timeout) {
 800df5e:	4b21      	ldr	r3, [pc, #132]	; (800dfe4 <sys_check_timeouts+0x8c>)
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	2b00      	cmp	r3, #0
 800df64:	d039      	beq.n	800dfda <sys_check_timeouts+0x82>
    sys_timeout_handler handler;
    void *arg;
    u8_t had_one;
    u32_t now;

    now = sys_now();
 800df66:	f7fc fecb 	bl	800ad00 <sys_now>
 800df6a:	60f8      	str	r0, [r7, #12]
    /* this cares for wraparounds */
    diff = now - timeouts_last_time;
 800df6c:	4b1e      	ldr	r3, [pc, #120]	; (800dfe8 <sys_check_timeouts+0x90>)
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	68fa      	ldr	r2, [r7, #12]
 800df72:	1ad3      	subs	r3, r2, r3
 800df74:	617b      	str	r3, [r7, #20]
    do {
      PBUF_CHECK_FREE_OOSEQ();
      had_one = 0;
 800df76:	2300      	movs	r3, #0
 800df78:	74fb      	strb	r3, [r7, #19]
      tmptimeout = next_timeout;
 800df7a:	4b1a      	ldr	r3, [pc, #104]	; (800dfe4 <sys_check_timeouts+0x8c>)
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	60bb      	str	r3, [r7, #8]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 800df80:	68bb      	ldr	r3, [r7, #8]
 800df82:	2b00      	cmp	r3, #0
 800df84:	d026      	beq.n	800dfd4 <sys_check_timeouts+0x7c>
 800df86:	68bb      	ldr	r3, [r7, #8]
 800df88:	685b      	ldr	r3, [r3, #4]
 800df8a:	697a      	ldr	r2, [r7, #20]
 800df8c:	429a      	cmp	r2, r3
 800df8e:	d321      	bcc.n	800dfd4 <sys_check_timeouts+0x7c>
        /* timeout has expired */
        had_one = 1;
 800df90:	2301      	movs	r3, #1
 800df92:	74fb      	strb	r3, [r7, #19]
        timeouts_last_time += tmptimeout->time;
 800df94:	68bb      	ldr	r3, [r7, #8]
 800df96:	685a      	ldr	r2, [r3, #4]
 800df98:	4b13      	ldr	r3, [pc, #76]	; (800dfe8 <sys_check_timeouts+0x90>)
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	4413      	add	r3, r2
 800df9e:	4a12      	ldr	r2, [pc, #72]	; (800dfe8 <sys_check_timeouts+0x90>)
 800dfa0:	6013      	str	r3, [r2, #0]
        diff -= tmptimeout->time;
 800dfa2:	68bb      	ldr	r3, [r7, #8]
 800dfa4:	685b      	ldr	r3, [r3, #4]
 800dfa6:	697a      	ldr	r2, [r7, #20]
 800dfa8:	1ad3      	subs	r3, r2, r3
 800dfaa:	617b      	str	r3, [r7, #20]
        next_timeout = tmptimeout->next;
 800dfac:	68bb      	ldr	r3, [r7, #8]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	4a0c      	ldr	r2, [pc, #48]	; (800dfe4 <sys_check_timeouts+0x8c>)
 800dfb2:	6013      	str	r3, [r2, #0]
        handler = tmptimeout->h;
 800dfb4:	68bb      	ldr	r3, [r7, #8]
 800dfb6:	689b      	ldr	r3, [r3, #8]
 800dfb8:	607b      	str	r3, [r7, #4]
        arg = tmptimeout->arg;
 800dfba:	68bb      	ldr	r3, [r7, #8]
 800dfbc:	68db      	ldr	r3, [r3, #12]
 800dfbe:	603b      	str	r3, [r7, #0]
        if (handler != NULL) {
          LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
            tmptimeout->handler_name, arg));
        }
#endif /* LWIP_DEBUG_TIMERNAMES */
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800dfc0:	68b9      	ldr	r1, [r7, #8]
 800dfc2:	2003      	movs	r0, #3
 800dfc4:	f7fe ffec 	bl	800cfa0 <memp_free>
        if (handler != NULL) {
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d002      	beq.n	800dfd4 <sys_check_timeouts+0x7c>
#if !NO_SYS
          /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
             timeout handler function. */
          LOCK_TCPIP_CORE();
#endif /* !NO_SYS */
          handler(arg);
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	6838      	ldr	r0, [r7, #0]
 800dfd2:	4798      	blx	r3
#endif /* !NO_SYS */
        }
        LWIP_TCPIP_THREAD_ALIVE();
      }
    /* repeat until all expired timers have been called */
    } while (had_one);
 800dfd4:	7cfb      	ldrb	r3, [r7, #19]
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d1cd      	bne.n	800df76 <sys_check_timeouts+0x1e>
  }
}
 800dfda:	bf00      	nop
 800dfdc:	3718      	adds	r7, #24
 800dfde:	46bd      	mov	sp, r7
 800dfe0:	bd80      	pop	{r7, pc}
 800dfe2:	bf00      	nop
 800dfe4:	2000043c 	.word	0x2000043c
 800dfe8:	20000440 	.word	0x20000440

0800dfec <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800dfec:	b480      	push	{r7}
 800dfee:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 800dff0:	bf00      	nop
 800dff2:	46bd      	mov	sp, r7
 800dff4:	bc80      	pop	{r7}
 800dff6:	4770      	bx	lr

0800dff8 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 800dff8:	b480      	push	{r7}
 800dffa:	b083      	sub	sp, #12
 800dffc:	af00      	add	r7, sp, #0
  u16_t n = 0;
 800dffe:	2300      	movs	r3, #0
 800e000:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 800e002:	4b17      	ldr	r3, [pc, #92]	; (800e060 <udp_new_port+0x68>)
 800e004:	881b      	ldrh	r3, [r3, #0]
 800e006:	1c5a      	adds	r2, r3, #1
 800e008:	b291      	uxth	r1, r2
 800e00a:	4a15      	ldr	r2, [pc, #84]	; (800e060 <udp_new_port+0x68>)
 800e00c:	8011      	strh	r1, [r2, #0]
 800e00e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e012:	4293      	cmp	r3, r2
 800e014:	d103      	bne.n	800e01e <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 800e016:	4b12      	ldr	r3, [pc, #72]	; (800e060 <udp_new_port+0x68>)
 800e018:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800e01c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800e01e:	4b11      	ldr	r3, [pc, #68]	; (800e064 <udp_new_port+0x6c>)
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	603b      	str	r3, [r7, #0]
 800e024:	e011      	b.n	800e04a <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 800e026:	683b      	ldr	r3, [r7, #0]
 800e028:	8a5a      	ldrh	r2, [r3, #18]
 800e02a:	4b0d      	ldr	r3, [pc, #52]	; (800e060 <udp_new_port+0x68>)
 800e02c:	881b      	ldrh	r3, [r3, #0]
 800e02e:	429a      	cmp	r2, r3
 800e030:	d108      	bne.n	800e044 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 800e032:	88fb      	ldrh	r3, [r7, #6]
 800e034:	3301      	adds	r3, #1
 800e036:	80fb      	strh	r3, [r7, #6]
 800e038:	88fb      	ldrh	r3, [r7, #6]
 800e03a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e03e:	d3e0      	bcc.n	800e002 <udp_new_port+0xa>
        return 0;
 800e040:	2300      	movs	r3, #0
 800e042:	e007      	b.n	800e054 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800e044:	683b      	ldr	r3, [r7, #0]
 800e046:	68db      	ldr	r3, [r3, #12]
 800e048:	603b      	str	r3, [r7, #0]
 800e04a:	683b      	ldr	r3, [r7, #0]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d1ea      	bne.n	800e026 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 800e050:	4b03      	ldr	r3, [pc, #12]	; (800e060 <udp_new_port+0x68>)
 800e052:	881b      	ldrh	r3, [r3, #0]
}
 800e054:	4618      	mov	r0, r3
 800e056:	370c      	adds	r7, #12
 800e058:	46bd      	mov	sp, r7
 800e05a:	bc80      	pop	{r7}
 800e05c:	4770      	bx	lr
 800e05e:	bf00      	nop
 800e060:	20000120 	.word	0x20000120
 800e064:	20006ffc 	.word	0x20006ffc

0800e068 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 800e068:	b480      	push	{r7}
 800e06a:	b085      	sub	sp, #20
 800e06c:	af00      	add	r7, sp, #0
 800e06e:	60f8      	str	r0, [r7, #12]
 800e070:	60b9      	str	r1, [r7, #8]
 800e072:	4613      	mov	r3, r2
 800e074:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 800e076:	79fb      	ldrb	r3, [r7, #7]
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d018      	beq.n	800e0ae <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d013      	beq.n	800e0aa <udp_input_local_match+0x42>
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d00f      	beq.n	800e0aa <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800e08a:	4b13      	ldr	r3, [pc, #76]	; (800e0d8 <udp_input_local_match+0x70>)
 800e08c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800e08e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e092:	d00a      	beq.n	800e0aa <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	681a      	ldr	r2, [r3, #0]
 800e098:	4b0f      	ldr	r3, [pc, #60]	; (800e0d8 <udp_input_local_match+0x70>)
 800e09a:	695b      	ldr	r3, [r3, #20]
 800e09c:	405a      	eors	r2, r3
 800e09e:	68bb      	ldr	r3, [r7, #8]
 800e0a0:	3308      	adds	r3, #8
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d110      	bne.n	800e0cc <udp_input_local_match+0x64>
          return 1;
 800e0aa:	2301      	movs	r3, #1
 800e0ac:	e00f      	b.n	800e0ce <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d009      	beq.n	800e0c8 <udp_input_local_match+0x60>
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d005      	beq.n	800e0c8 <udp_input_local_match+0x60>
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	681a      	ldr	r2, [r3, #0]
 800e0c0:	4b05      	ldr	r3, [pc, #20]	; (800e0d8 <udp_input_local_match+0x70>)
 800e0c2:	695b      	ldr	r3, [r3, #20]
 800e0c4:	429a      	cmp	r2, r3
 800e0c6:	d101      	bne.n	800e0cc <udp_input_local_match+0x64>
      return 1;
 800e0c8:	2301      	movs	r3, #1
 800e0ca:	e000      	b.n	800e0ce <udp_input_local_match+0x66>
    }
  }

  return 0;
 800e0cc:	2300      	movs	r3, #0
}
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	3714      	adds	r7, #20
 800e0d2:	46bd      	mov	sp, r7
 800e0d4:	bc80      	pop	{r7}
 800e0d6:	4770      	bx	lr
 800e0d8:	20003fc8 	.word	0x20003fc8

0800e0dc <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800e0dc:	b590      	push	{r4, r7, lr}
 800e0de:	b08d      	sub	sp, #52	; 0x34
 800e0e0:	af02      	add	r7, sp, #8
 800e0e2:	6078      	str	r0, [r7, #4]
 800e0e4:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 800e0e6:	2300      	movs	r3, #0
 800e0e8:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	895b      	ldrh	r3, [r3, #10]
 800e0ee:	2b07      	cmp	r3, #7
 800e0f0:	d803      	bhi.n	800e0fa <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 800e0f2:	6878      	ldr	r0, [r7, #4]
 800e0f4:	f7ff fc50 	bl	800d998 <pbuf_free>
    goto end;
 800e0f8:	e0c6      	b.n	800e288 <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	685b      	ldr	r3, [r3, #4]
 800e0fe:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800e100:	4b63      	ldr	r3, [pc, #396]	; (800e290 <udp_input+0x1b4>)
 800e102:	695a      	ldr	r2, [r3, #20]
 800e104:	4b62      	ldr	r3, [pc, #392]	; (800e290 <udp_input+0x1b4>)
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	4619      	mov	r1, r3
 800e10a:	4610      	mov	r0, r2
 800e10c:	f001 fe2e 	bl	800fd6c <ip4_addr_isbroadcast_u32>
 800e110:	4603      	mov	r3, r0
 800e112:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800e114:	697b      	ldr	r3, [r7, #20]
 800e116:	881b      	ldrh	r3, [r3, #0]
 800e118:	b29b      	uxth	r3, r3
 800e11a:	4618      	mov	r0, r3
 800e11c:	f7fe fb66 	bl	800c7ec <lwip_htons>
 800e120:	4603      	mov	r3, r0
 800e122:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 800e124:	697b      	ldr	r3, [r7, #20]
 800e126:	885b      	ldrh	r3, [r3, #2]
 800e128:	b29b      	uxth	r3, r3
 800e12a:	4618      	mov	r0, r3
 800e12c:	f7fe fb5e 	bl	800c7ec <lwip_htons>
 800e130:	4603      	mov	r3, r0
 800e132:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 800e134:	2300      	movs	r3, #0
 800e136:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 800e138:	2300      	movs	r3, #0
 800e13a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 800e13c:	2300      	movs	r3, #0
 800e13e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800e140:	4b54      	ldr	r3, [pc, #336]	; (800e294 <udp_input+0x1b8>)
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	627b      	str	r3, [r7, #36]	; 0x24
 800e146:	e03b      	b.n	800e1c0 <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 800e148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e14a:	8a5b      	ldrh	r3, [r3, #18]
 800e14c:	89fa      	ldrh	r2, [r7, #14]
 800e14e:	429a      	cmp	r2, r3
 800e150:	d131      	bne.n	800e1b6 <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 800e152:	7cfb      	ldrb	r3, [r7, #19]
 800e154:	461a      	mov	r2, r3
 800e156:	6839      	ldr	r1, [r7, #0]
 800e158:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e15a:	f7ff ff85 	bl	800e068 <udp_input_local_match>
 800e15e:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 800e160:	2b00      	cmp	r3, #0
 800e162:	d028      	beq.n	800e1b6 <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 800e164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e166:	7c1b      	ldrb	r3, [r3, #16]
 800e168:	f003 0304 	and.w	r3, r3, #4
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d104      	bne.n	800e17a <udp_input+0x9e>
 800e170:	69fb      	ldr	r3, [r7, #28]
 800e172:	2b00      	cmp	r3, #0
 800e174:	d101      	bne.n	800e17a <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 800e176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e178:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 800e17a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e17c:	8a9b      	ldrh	r3, [r3, #20]
 800e17e:	8a3a      	ldrh	r2, [r7, #16]
 800e180:	429a      	cmp	r2, r3
 800e182:	d118      	bne.n	800e1b6 <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800e184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e186:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d005      	beq.n	800e198 <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 800e18c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e18e:	685a      	ldr	r2, [r3, #4]
 800e190:	4b3f      	ldr	r3, [pc, #252]	; (800e290 <udp_input+0x1b4>)
 800e192:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 800e194:	429a      	cmp	r2, r3
 800e196:	d10e      	bne.n	800e1b6 <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 800e198:	6a3b      	ldr	r3, [r7, #32]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d014      	beq.n	800e1c8 <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 800e19e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1a0:	68da      	ldr	r2, [r3, #12]
 800e1a2:	6a3b      	ldr	r3, [r7, #32]
 800e1a4:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 800e1a6:	4b3b      	ldr	r3, [pc, #236]	; (800e294 <udp_input+0x1b8>)
 800e1a8:	681a      	ldr	r2, [r3, #0]
 800e1aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1ac:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 800e1ae:	4a39      	ldr	r2, [pc, #228]	; (800e294 <udp_input+0x1b8>)
 800e1b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1b2:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 800e1b4:	e008      	b.n	800e1c8 <udp_input+0xec>
      }
    }

    prev = pcb;
 800e1b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1b8:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800e1ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1bc:	68db      	ldr	r3, [r3, #12]
 800e1be:	627b      	str	r3, [r7, #36]	; 0x24
 800e1c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d1c0      	bne.n	800e148 <udp_input+0x6c>
 800e1c6:	e000      	b.n	800e1ca <udp_input+0xee>
        break;
 800e1c8:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 800e1ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d101      	bne.n	800e1d4 <udp_input+0xf8>
    pcb = uncon_pcb;
 800e1d0:	69fb      	ldr	r3, [r7, #28]
 800e1d2:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 800e1d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d002      	beq.n	800e1e0 <udp_input+0x104>
    for_us = 1;
 800e1da:	2301      	movs	r3, #1
 800e1dc:	76fb      	strb	r3, [r7, #27]
 800e1de:	e00a      	b.n	800e1f6 <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 800e1e0:	683b      	ldr	r3, [r7, #0]
 800e1e2:	3304      	adds	r3, #4
 800e1e4:	681a      	ldr	r2, [r3, #0]
 800e1e6:	4b2a      	ldr	r3, [pc, #168]	; (800e290 <udp_input+0x1b4>)
 800e1e8:	695b      	ldr	r3, [r3, #20]
 800e1ea:	429a      	cmp	r2, r3
 800e1ec:	bf0c      	ite	eq
 800e1ee:	2301      	moveq	r3, #1
 800e1f0:	2300      	movne	r3, #0
 800e1f2:	b2db      	uxtb	r3, r3
 800e1f4:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 800e1f6:	7efb      	ldrb	r3, [r7, #27]
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d042      	beq.n	800e282 <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 800e1fc:	f06f 0107 	mvn.w	r1, #7
 800e200:	6878      	ldr	r0, [r7, #4]
 800e202:	f7ff fba5 	bl	800d950 <pbuf_header>
 800e206:	4603      	mov	r3, r0
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d00a      	beq.n	800e222 <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 800e20c:	4b22      	ldr	r3, [pc, #136]	; (800e298 <udp_input+0x1bc>)
 800e20e:	f240 1255 	movw	r2, #341	; 0x155
 800e212:	4922      	ldr	r1, [pc, #136]	; (800e29c <udp_input+0x1c0>)
 800e214:	4822      	ldr	r0, [pc, #136]	; (800e2a0 <udp_input+0x1c4>)
 800e216:	f003 fbd5 	bl	80119c4 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 800e21a:	6878      	ldr	r0, [r7, #4]
 800e21c:	f7ff fbbc 	bl	800d998 <pbuf_free>
      goto end;
 800e220:	e032      	b.n	800e288 <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 800e222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e224:	2b00      	cmp	r3, #0
 800e226:	d012      	beq.n	800e24e <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 800e228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e22a:	699b      	ldr	r3, [r3, #24]
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d00a      	beq.n	800e246 <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 800e230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e232:	699c      	ldr	r4, [r3, #24]
 800e234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e236:	69d8      	ldr	r0, [r3, #28]
 800e238:	8a3b      	ldrh	r3, [r7, #16]
 800e23a:	9300      	str	r3, [sp, #0]
 800e23c:	4b19      	ldr	r3, [pc, #100]	; (800e2a4 <udp_input+0x1c8>)
 800e23e:	687a      	ldr	r2, [r7, #4]
 800e240:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e242:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 800e244:	e021      	b.n	800e28a <udp_input+0x1ae>
        pbuf_free(p);
 800e246:	6878      	ldr	r0, [r7, #4]
 800e248:	f7ff fba6 	bl	800d998 <pbuf_free>
        goto end;
 800e24c:	e01c      	b.n	800e288 <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 800e24e:	7cfb      	ldrb	r3, [r7, #19]
 800e250:	2b00      	cmp	r3, #0
 800e252:	d112      	bne.n	800e27a <udp_input+0x19e>
 800e254:	4b0e      	ldr	r3, [pc, #56]	; (800e290 <udp_input+0x1b4>)
 800e256:	695b      	ldr	r3, [r3, #20]
 800e258:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e25c:	2be0      	cmp	r3, #224	; 0xe0
 800e25e:	d00c      	beq.n	800e27a <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 800e260:	4b0b      	ldr	r3, [pc, #44]	; (800e290 <udp_input+0x1b4>)
 800e262:	899b      	ldrh	r3, [r3, #12]
 800e264:	3308      	adds	r3, #8
 800e266:	b29b      	uxth	r3, r3
 800e268:	b21b      	sxth	r3, r3
 800e26a:	4619      	mov	r1, r3
 800e26c:	6878      	ldr	r0, [r7, #4]
 800e26e:	f7ff fb81 	bl	800d974 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 800e272:	2103      	movs	r1, #3
 800e274:	6878      	ldr	r0, [r7, #4]
 800e276:	f001 fa7f 	bl	800f778 <icmp_dest_unreach>
      pbuf_free(p);
 800e27a:	6878      	ldr	r0, [r7, #4]
 800e27c:	f7ff fb8c 	bl	800d998 <pbuf_free>
  return;
 800e280:	e003      	b.n	800e28a <udp_input+0x1ae>
    pbuf_free(p);
 800e282:	6878      	ldr	r0, [r7, #4]
 800e284:	f7ff fb88 	bl	800d998 <pbuf_free>
  return;
 800e288:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 800e28a:	372c      	adds	r7, #44	; 0x2c
 800e28c:	46bd      	mov	sp, r7
 800e28e:	bd90      	pop	{r4, r7, pc}
 800e290:	20003fc8 	.word	0x20003fc8
 800e294:	20006ffc 	.word	0x20006ffc
 800e298:	08013544 	.word	0x08013544
 800e29c:	08013574 	.word	0x08013574
 800e2a0:	08013588 	.word	0x08013588
 800e2a4:	20003fd8 	.word	0x20003fd8

0800e2a8 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 800e2a8:	b580      	push	{r7, lr}
 800e2aa:	b082      	sub	sp, #8
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	6078      	str	r0, [r7, #4]
 800e2b0:	6039      	str	r1, [r7, #0]
  if ((pcb == NULL) || IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d102      	bne.n	800e2be <udp_send+0x16>
    return ERR_VAL;
 800e2b8:	f06f 0305 	mvn.w	r3, #5
 800e2bc:	e008      	b.n	800e2d0 <udp_send+0x28>
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	1d1a      	adds	r2, r3, #4
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	8a9b      	ldrh	r3, [r3, #20]
 800e2c6:	6839      	ldr	r1, [r7, #0]
 800e2c8:	6878      	ldr	r0, [r7, #4]
 800e2ca:	f000 f805 	bl	800e2d8 <udp_sendto>
 800e2ce:	4603      	mov	r3, r0
}
 800e2d0:	4618      	mov	r0, r3
 800e2d2:	3708      	adds	r7, #8
 800e2d4:	46bd      	mov	sp, r7
 800e2d6:	bd80      	pop	{r7, pc}

0800e2d8 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port)
{
 800e2d8:	b580      	push	{r7, lr}
 800e2da:	b088      	sub	sp, #32
 800e2dc:	af02      	add	r7, sp, #8
 800e2de:	60f8      	str	r0, [r7, #12]
 800e2e0:	60b9      	str	r1, [r7, #8]
 800e2e2:	607a      	str	r2, [r7, #4]
 800e2e4:	807b      	strh	r3, [r7, #2]
udp_sendto_chksum(struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *dst_ip,
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;
  const ip_addr_t *dst_ip_route = dst_ip;
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	617b      	str	r3, [r7, #20]

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d002      	beq.n	800e2f6 <udp_sendto+0x1e>
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d102      	bne.n	800e2fc <udp_sendto+0x24>
    return ERR_VAL;
 800e2f6:	f06f 0305 	mvn.w	r3, #5
 800e2fa:	e013      	b.n	800e324 <udp_sendto+0x4c>
  /* find the outgoing network interface for this packet */
  if(IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    /* Don't call ip_route() with IP_ANY_TYPE */
    netif = ip_route(IP46_ADDR_ANY(IP_GET_TYPE(dst_ip_route)), dst_ip_route);
  } else {
    netif = ip_route(&pcb->local_ip, dst_ip_route);
 800e2fc:	6978      	ldr	r0, [r7, #20]
 800e2fe:	f001 fac3 	bl	800f888 <ip4_route>
 800e302:	6138      	str	r0, [r7, #16]
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 800e304:	693b      	ldr	r3, [r7, #16]
 800e306:	2b00      	cmp	r3, #0
 800e308:	d102      	bne.n	800e310 <udp_sendto+0x38>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 800e30a:	f06f 0303 	mvn.w	r3, #3
 800e30e:	e009      	b.n	800e324 <udp_sendto+0x4c>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 800e310:	887a      	ldrh	r2, [r7, #2]
 800e312:	693b      	ldr	r3, [r7, #16]
 800e314:	9300      	str	r3, [sp, #0]
 800e316:	4613      	mov	r3, r2
 800e318:	687a      	ldr	r2, [r7, #4]
 800e31a:	68b9      	ldr	r1, [r7, #8]
 800e31c:	68f8      	ldr	r0, [r7, #12]
 800e31e:	f000 f805 	bl	800e32c <udp_sendto_if>
 800e322:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800e324:	4618      	mov	r0, r3
 800e326:	3718      	adds	r7, #24
 800e328:	46bd      	mov	sp, r7
 800e32a:	bd80      	pop	{r7, pc}

0800e32c <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 800e32c:	b580      	push	{r7, lr}
 800e32e:	b088      	sub	sp, #32
 800e330:	af02      	add	r7, sp, #8
 800e332:	60f8      	str	r0, [r7, #12]
 800e334:	60b9      	str	r1, [r7, #8]
 800e336:	607a      	str	r2, [r7, #4]
 800e338:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d002      	beq.n	800e346 <udp_sendto_if+0x1a>
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	2b00      	cmp	r3, #0
 800e344:	d102      	bne.n	800e34c <udp_sendto_if+0x20>
    return ERR_VAL;
 800e346:	f06f 0305 	mvn.w	r3, #5
 800e34a:	e028      	b.n	800e39e <udp_sendto_if+0x72>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d009      	beq.n	800e366 <udp_sendto_if+0x3a>
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	2b00      	cmp	r3, #0
 800e358:	d005      	beq.n	800e366 <udp_sendto_if+0x3a>
      ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800e362:	2be0      	cmp	r3, #224	; 0xe0
 800e364:	d103      	bne.n	800e36e <udp_sendto_if+0x42>
    /* if the local_ip is any or multicast
     * use the outgoing network interface IP address as source address */
    src_ip = netif_ip_addr4(netif);
 800e366:	6a3b      	ldr	r3, [r7, #32]
 800e368:	3304      	adds	r3, #4
 800e36a:	617b      	str	r3, [r7, #20]
 800e36c:	e00b      	b.n	800e386 <udp_sendto_if+0x5a>
  } else {
    /* check if UDP PCB local IP address is correct
     * this could be an old address if netif->ip_addr has changed */
    if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	681a      	ldr	r2, [r3, #0]
 800e372:	6a3b      	ldr	r3, [r7, #32]
 800e374:	3304      	adds	r3, #4
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	429a      	cmp	r2, r3
 800e37a:	d002      	beq.n	800e382 <udp_sendto_if+0x56>
      /* local_ip doesn't match, drop the packet */
      return ERR_RTE;
 800e37c:	f06f 0303 	mvn.w	r3, #3
 800e380:	e00d      	b.n	800e39e <udp_sendto_if+0x72>
    }
    /* use UDP PCB local IP address as source address */
    src_ip = &pcb->local_ip;
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	617b      	str	r3, [r7, #20]
  }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 800e386:	887a      	ldrh	r2, [r7, #2]
 800e388:	697b      	ldr	r3, [r7, #20]
 800e38a:	9301      	str	r3, [sp, #4]
 800e38c:	6a3b      	ldr	r3, [r7, #32]
 800e38e:	9300      	str	r3, [sp, #0]
 800e390:	4613      	mov	r3, r2
 800e392:	687a      	ldr	r2, [r7, #4]
 800e394:	68b9      	ldr	r1, [r7, #8]
 800e396:	68f8      	ldr	r0, [r7, #12]
 800e398:	f000 f806 	bl	800e3a8 <udp_sendto_if_src>
 800e39c:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800e39e:	4618      	mov	r0, r3
 800e3a0:	3718      	adds	r7, #24
 800e3a2:	46bd      	mov	sp, r7
 800e3a4:	bd80      	pop	{r7, pc}
	...

0800e3a8 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 800e3a8:	b580      	push	{r7, lr}
 800e3aa:	b08c      	sub	sp, #48	; 0x30
 800e3ac:	af04      	add	r7, sp, #16
 800e3ae:	60f8      	str	r0, [r7, #12]
 800e3b0:	60b9      	str	r1, [r7, #8]
 800e3b2:	607a      	str	r2, [r7, #4]
 800e3b4:	807b      	strh	r3, [r7, #2]
  err_t err;
  struct pbuf *q; /* q will be sent down the stack */
  u8_t ip_proto;
  u8_t ttl;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, src_ip) ||
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d002      	beq.n	800e3c2 <udp_sendto_if_src+0x1a>
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d102      	bne.n	800e3c8 <udp_sendto_if_src+0x20>
      !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
    return ERR_VAL;
 800e3c2:	f06f 0305 	mvn.w	r3, #5
 800e3c6:	e07e      	b.n	800e4c6 <udp_sendto_if_src+0x11e>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	8a5b      	ldrh	r3, [r3, #18]
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d10f      	bne.n	800e3f0 <udp_sendto_if_src+0x48>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800e3d0:	68f9      	ldr	r1, [r7, #12]
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	8a5b      	ldrh	r3, [r3, #18]
 800e3d6:	461a      	mov	r2, r3
 800e3d8:	68f8      	ldr	r0, [r7, #12]
 800e3da:	f000 f87f 	bl	800e4dc <udp_bind>
 800e3de:	4603      	mov	r3, r0
 800e3e0:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 800e3e2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d002      	beq.n	800e3f0 <udp_sendto_if_src+0x48>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 800e3ea:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e3ee:	e06a      	b.n	800e4c6 <udp_sendto_if_src+0x11e>
    }
  }

  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_header(p, UDP_HLEN)) {
 800e3f0:	2108      	movs	r1, #8
 800e3f2:	68b8      	ldr	r0, [r7, #8]
 800e3f4:	f7ff faac 	bl	800d950 <pbuf_header>
 800e3f8:	4603      	mov	r3, r0
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d014      	beq.n	800e428 <udp_sendto_if_src+0x80>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 800e3fe:	2200      	movs	r2, #0
 800e400:	2108      	movs	r1, #8
 800e402:	2001      	movs	r0, #1
 800e404:	f7fe ff5a 	bl	800d2bc <pbuf_alloc>
 800e408:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 800e40a:	69fb      	ldr	r3, [r7, #28]
 800e40c:	2b00      	cmp	r3, #0
 800e40e:	d102      	bne.n	800e416 <udp_sendto_if_src+0x6e>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 800e410:	f04f 33ff 	mov.w	r3, #4294967295
 800e414:	e057      	b.n	800e4c6 <udp_sendto_if_src+0x11e>
    }
    if (p->tot_len != 0) {
 800e416:	68bb      	ldr	r3, [r7, #8]
 800e418:	891b      	ldrh	r3, [r3, #8]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d006      	beq.n	800e42c <udp_sendto_if_src+0x84>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 800e41e:	68b9      	ldr	r1, [r7, #8]
 800e420:	69f8      	ldr	r0, [r7, #28]
 800e422:	f7ff fbdb 	bl	800dbdc <pbuf_chain>
 800e426:	e001      	b.n	800e42c <udp_sendto_if_src+0x84>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 800e428:	68bb      	ldr	r3, [r7, #8]
 800e42a:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 800e42c:	69fb      	ldr	r3, [r7, #28]
 800e42e:	895b      	ldrh	r3, [r3, #10]
 800e430:	2b07      	cmp	r3, #7
 800e432:	d806      	bhi.n	800e442 <udp_sendto_if_src+0x9a>
 800e434:	4b26      	ldr	r3, [pc, #152]	; (800e4d0 <udp_sendto_if_src+0x128>)
 800e436:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800e43a:	4926      	ldr	r1, [pc, #152]	; (800e4d4 <udp_sendto_if_src+0x12c>)
 800e43c:	4826      	ldr	r0, [pc, #152]	; (800e4d8 <udp_sendto_if_src+0x130>)
 800e43e:	f003 fac1 	bl	80119c4 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 800e442:	69fb      	ldr	r3, [r7, #28]
 800e444:	685b      	ldr	r3, [r3, #4]
 800e446:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	8a5b      	ldrh	r3, [r3, #18]
 800e44c:	4618      	mov	r0, r3
 800e44e:	f7fe f9cd 	bl	800c7ec <lwip_htons>
 800e452:	4603      	mov	r3, r0
 800e454:	461a      	mov	r2, r3
 800e456:	697b      	ldr	r3, [r7, #20]
 800e458:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 800e45a:	887b      	ldrh	r3, [r7, #2]
 800e45c:	4618      	mov	r0, r3
 800e45e:	f7fe f9c5 	bl	800c7ec <lwip_htons>
 800e462:	4603      	mov	r3, r0
 800e464:	461a      	mov	r2, r3
 800e466:	697b      	ldr	r3, [r7, #20]
 800e468:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 800e46a:	697b      	ldr	r3, [r7, #20]
 800e46c:	2200      	movs	r2, #0
 800e46e:	719a      	strb	r2, [r3, #6]
 800e470:	2200      	movs	r2, #0
 800e472:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 800e474:	69fb      	ldr	r3, [r7, #28]
 800e476:	891b      	ldrh	r3, [r3, #8]
 800e478:	4618      	mov	r0, r3
 800e47a:	f7fe f9b7 	bl	800c7ec <lwip_htons>
 800e47e:	4603      	mov	r3, r0
 800e480:	461a      	mov	r2, r3
 800e482:	697b      	ldr	r3, [r7, #20]
 800e484:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 800e486:	2311      	movs	r3, #17
 800e488:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	7a9b      	ldrb	r3, [r3, #10]
 800e48e:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	7a5b      	ldrb	r3, [r3, #9]
 800e494:	7cb9      	ldrb	r1, [r7, #18]
 800e496:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e498:	9202      	str	r2, [sp, #8]
 800e49a:	7cfa      	ldrb	r2, [r7, #19]
 800e49c:	9201      	str	r2, [sp, #4]
 800e49e:	9300      	str	r3, [sp, #0]
 800e4a0:	460b      	mov	r3, r1
 800e4a2:	687a      	ldr	r2, [r7, #4]
 800e4a4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e4a6:	69f8      	ldr	r0, [r7, #28]
 800e4a8:	f001 fbb8 	bl	800fc1c <ip4_output_if_src>
 800e4ac:	4603      	mov	r3, r0
 800e4ae:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 800e4b0:	69fa      	ldr	r2, [r7, #28]
 800e4b2:	68bb      	ldr	r3, [r7, #8]
 800e4b4:	429a      	cmp	r2, r3
 800e4b6:	d004      	beq.n	800e4c2 <udp_sendto_if_src+0x11a>
    /* free the header pbuf */
    pbuf_free(q);
 800e4b8:	69f8      	ldr	r0, [r7, #28]
 800e4ba:	f7ff fa6d 	bl	800d998 <pbuf_free>
    q = NULL;
 800e4be:	2300      	movs	r3, #0
 800e4c0:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 800e4c2:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 800e4c6:	4618      	mov	r0, r3
 800e4c8:	3720      	adds	r7, #32
 800e4ca:	46bd      	mov	sp, r7
 800e4cc:	bd80      	pop	{r7, pc}
 800e4ce:	bf00      	nop
 800e4d0:	08013544 	.word	0x08013544
 800e4d4:	080135b0 	.word	0x080135b0
 800e4d8:	08013588 	.word	0x08013588

0800e4dc <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800e4dc:	b580      	push	{r7, lr}
 800e4de:	b086      	sub	sp, #24
 800e4e0:	af00      	add	r7, sp, #0
 800e4e2:	60f8      	str	r0, [r7, #12]
 800e4e4:	60b9      	str	r1, [r7, #8]
 800e4e6:	4613      	mov	r3, r2
 800e4e8:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;
  u8_t rebind;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800e4ea:	68bb      	ldr	r3, [r7, #8]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d101      	bne.n	800e4f4 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 800e4f0:	4b30      	ldr	r3, [pc, #192]	; (800e5b4 <udp_bind+0xd8>)
 800e4f2:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d002      	beq.n	800e500 <udp_bind+0x24>
 800e4fa:	68bb      	ldr	r3, [r7, #8]
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d102      	bne.n	800e506 <udp_bind+0x2a>
    return ERR_VAL;
 800e500:	f06f 0305 	mvn.w	r3, #5
 800e504:	e052      	b.n	800e5ac <udp_bind+0xd0>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 800e506:	2300      	movs	r3, #0
 800e508:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e50a:	4b2b      	ldr	r3, [pc, #172]	; (800e5b8 <udp_bind+0xdc>)
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	617b      	str	r3, [r7, #20]
 800e510:	e009      	b.n	800e526 <udp_bind+0x4a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 800e512:	68fa      	ldr	r2, [r7, #12]
 800e514:	697b      	ldr	r3, [r7, #20]
 800e516:	429a      	cmp	r2, r3
 800e518:	d102      	bne.n	800e520 <udp_bind+0x44>
      rebind = 1;
 800e51a:	2301      	movs	r3, #1
 800e51c:	74fb      	strb	r3, [r7, #19]
      break;
 800e51e:	e005      	b.n	800e52c <udp_bind+0x50>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e520:	697b      	ldr	r3, [r7, #20]
 800e522:	68db      	ldr	r3, [r3, #12]
 800e524:	617b      	str	r3, [r7, #20]
 800e526:	697b      	ldr	r3, [r7, #20]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d1f2      	bne.n	800e512 <udp_bind+0x36>
    }
  }

  /* no port specified? */
  if (port == 0) {
 800e52c:	88fb      	ldrh	r3, [r7, #6]
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d109      	bne.n	800e546 <udp_bind+0x6a>
    port = udp_new_port();
 800e532:	f7ff fd61 	bl	800dff8 <udp_new_port>
 800e536:	4603      	mov	r3, r0
 800e538:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800e53a:	88fb      	ldrh	r3, [r7, #6]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d11e      	bne.n	800e57e <udp_bind+0xa2>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 800e540:	f06f 0307 	mvn.w	r3, #7
 800e544:	e032      	b.n	800e5ac <udp_bind+0xd0>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e546:	4b1c      	ldr	r3, [pc, #112]	; (800e5b8 <udp_bind+0xdc>)
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	617b      	str	r3, [r7, #20]
 800e54c:	e014      	b.n	800e578 <udp_bind+0x9c>
      if (pcb != ipcb) {
 800e54e:	68fa      	ldr	r2, [r7, #12]
 800e550:	697b      	ldr	r3, [r7, #20]
 800e552:	429a      	cmp	r2, r3
 800e554:	d00d      	beq.n	800e572 <udp_bind+0x96>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 800e556:	697b      	ldr	r3, [r7, #20]
 800e558:	8a5b      	ldrh	r3, [r3, #18]
 800e55a:	88fa      	ldrh	r2, [r7, #6]
 800e55c:	429a      	cmp	r2, r3
 800e55e:	d108      	bne.n	800e572 <udp_bind+0x96>
              /* IP address matches? */
              ip_addr_cmp(&ipcb->local_ip, ipaddr)) {
 800e560:	697b      	ldr	r3, [r7, #20]
 800e562:	681a      	ldr	r2, [r3, #0]
 800e564:	68bb      	ldr	r3, [r7, #8]
 800e566:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 800e568:	429a      	cmp	r2, r3
 800e56a:	d102      	bne.n	800e572 <udp_bind+0x96>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 800e56c:	f06f 0307 	mvn.w	r3, #7
 800e570:	e01c      	b.n	800e5ac <udp_bind+0xd0>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e572:	697b      	ldr	r3, [r7, #20]
 800e574:	68db      	ldr	r3, [r3, #12]
 800e576:	617b      	str	r3, [r7, #20]
 800e578:	697b      	ldr	r3, [r7, #20]
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d1e7      	bne.n	800e54e <udp_bind+0x72>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 800e57e:	68bb      	ldr	r3, [r7, #8]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d002      	beq.n	800e58a <udp_bind+0xae>
 800e584:	68bb      	ldr	r3, [r7, #8]
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	e000      	b.n	800e58c <udp_bind+0xb0>
 800e58a:	2300      	movs	r3, #0
 800e58c:	68fa      	ldr	r2, [r7, #12]
 800e58e:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	88fa      	ldrh	r2, [r7, #6]
 800e594:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 800e596:	7cfb      	ldrb	r3, [r7, #19]
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d106      	bne.n	800e5aa <udp_bind+0xce>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 800e59c:	4b06      	ldr	r3, [pc, #24]	; (800e5b8 <udp_bind+0xdc>)
 800e59e:	681a      	ldr	r2, [r3, #0]
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 800e5a4:	4a04      	ldr	r2, [pc, #16]	; (800e5b8 <udp_bind+0xdc>)
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, &pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 800e5aa:	2300      	movs	r3, #0
}
 800e5ac:	4618      	mov	r0, r3
 800e5ae:	3718      	adds	r7, #24
 800e5b0:	46bd      	mov	sp, r7
 800e5b2:	bd80      	pop	{r7, pc}
 800e5b4:	08013d6c 	.word	0x08013d6c
 800e5b8:	20006ffc 	.word	0x20006ffc

0800e5bc <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800e5bc:	b580      	push	{r7, lr}
 800e5be:	b086      	sub	sp, #24
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	60f8      	str	r0, [r7, #12]
 800e5c4:	60b9      	str	r1, [r7, #8]
 800e5c6:	4613      	mov	r3, r2
 800e5c8:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  if ((pcb == NULL) || (ipaddr == NULL)) {
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d002      	beq.n	800e5d6 <udp_connect+0x1a>
 800e5d0:	68bb      	ldr	r3, [r7, #8]
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d102      	bne.n	800e5dc <udp_connect+0x20>
    return ERR_VAL;
 800e5d6:	f06f 0305 	mvn.w	r3, #5
 800e5da:	e03e      	b.n	800e65a <udp_connect+0x9e>
  }

  if (pcb->local_port == 0) {
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	8a5b      	ldrh	r3, [r3, #18]
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d10f      	bne.n	800e604 <udp_connect+0x48>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800e5e4:	68f9      	ldr	r1, [r7, #12]
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	8a5b      	ldrh	r3, [r3, #18]
 800e5ea:	461a      	mov	r2, r3
 800e5ec:	68f8      	ldr	r0, [r7, #12]
 800e5ee:	f7ff ff75 	bl	800e4dc <udp_bind>
 800e5f2:	4603      	mov	r3, r0
 800e5f4:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800e5f6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d002      	beq.n	800e604 <udp_connect+0x48>
      return err;
 800e5fe:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e602:	e02a      	b.n	800e65a <udp_connect+0x9e>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 800e604:	68bb      	ldr	r3, [r7, #8]
 800e606:	2b00      	cmp	r3, #0
 800e608:	d002      	beq.n	800e610 <udp_connect+0x54>
 800e60a:	68bb      	ldr	r3, [r7, #8]
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	e000      	b.n	800e612 <udp_connect+0x56>
 800e610:	2300      	movs	r3, #0
 800e612:	68fa      	ldr	r2, [r7, #12]
 800e614:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	88fa      	ldrh	r2, [r7, #6]
 800e61a:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	7c1b      	ldrb	r3, [r3, #16]
 800e620:	f043 0304 	orr.w	r3, r3, #4
 800e624:	b2da      	uxtb	r2, r3
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                      &pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e62a:	4b0e      	ldr	r3, [pc, #56]	; (800e664 <udp_connect+0xa8>)
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	617b      	str	r3, [r7, #20]
 800e630:	e008      	b.n	800e644 <udp_connect+0x88>
    if (pcb == ipcb) {
 800e632:	68fa      	ldr	r2, [r7, #12]
 800e634:	697b      	ldr	r3, [r7, #20]
 800e636:	429a      	cmp	r2, r3
 800e638:	d101      	bne.n	800e63e <udp_connect+0x82>
      /* already on the list, just return */
      return ERR_OK;
 800e63a:	2300      	movs	r3, #0
 800e63c:	e00d      	b.n	800e65a <udp_connect+0x9e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e63e:	697b      	ldr	r3, [r7, #20]
 800e640:	68db      	ldr	r3, [r3, #12]
 800e642:	617b      	str	r3, [r7, #20]
 800e644:	697b      	ldr	r3, [r7, #20]
 800e646:	2b00      	cmp	r3, #0
 800e648:	d1f3      	bne.n	800e632 <udp_connect+0x76>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 800e64a:	4b06      	ldr	r3, [pc, #24]	; (800e664 <udp_connect+0xa8>)
 800e64c:	681a      	ldr	r2, [r3, #0]
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 800e652:	4a04      	ldr	r2, [pc, #16]	; (800e664 <udp_connect+0xa8>)
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 800e658:	2300      	movs	r3, #0
}
 800e65a:	4618      	mov	r0, r3
 800e65c:	3718      	adds	r7, #24
 800e65e:	46bd      	mov	sp, r7
 800e660:	bd80      	pop	{r7, pc}
 800e662:	bf00      	nop
 800e664:	20006ffc 	.word	0x20006ffc

0800e668 <udp_disconnect>:
 *
 * @param pcb the udp pcb to disconnect.
 */
void
udp_disconnect(struct udp_pcb *pcb)
{
 800e668:	b480      	push	{r7}
 800e66a:	b083      	sub	sp, #12
 800e66c:	af00      	add	r7, sp, #0
 800e66e:	6078      	str	r0, [r7, #4]
#if LWIP_IPV4 && LWIP_IPV6
  if (IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    ip_addr_copy(pcb->remote_ip, *IP_ANY_TYPE);
  } else {
#endif
    ip_addr_set_any(IP_IS_V6_VAL(pcb->remote_ip), &pcb->remote_ip);
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	2200      	movs	r2, #0
 800e674:	605a      	str	r2, [r3, #4]
#if LWIP_IPV4 && LWIP_IPV6
  }
#endif
  pcb->remote_port = 0;
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	2200      	movs	r2, #0
 800e67a:	829a      	strh	r2, [r3, #20]
  /* mark PCB as unconnected */
  pcb->flags &= ~UDP_FLAGS_CONNECTED;
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	7c1b      	ldrb	r3, [r3, #16]
 800e680:	f023 0304 	bic.w	r3, r3, #4
 800e684:	b2da      	uxtb	r2, r3
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	741a      	strb	r2, [r3, #16]
}
 800e68a:	bf00      	nop
 800e68c:	370c      	adds	r7, #12
 800e68e:	46bd      	mov	sp, r7
 800e690:	bc80      	pop	{r7}
 800e692:	4770      	bx	lr

0800e694 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 800e694:	b480      	push	{r7}
 800e696:	b085      	sub	sp, #20
 800e698:	af00      	add	r7, sp, #0
 800e69a:	60f8      	str	r0, [r7, #12]
 800e69c:	60b9      	str	r1, [r7, #8]
 800e69e:	607a      	str	r2, [r7, #4]
  /* remember recv() callback and user data */
  pcb->recv = recv;
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	68ba      	ldr	r2, [r7, #8]
 800e6a4:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	687a      	ldr	r2, [r7, #4]
 800e6aa:	61da      	str	r2, [r3, #28]
}
 800e6ac:	bf00      	nop
 800e6ae:	3714      	adds	r7, #20
 800e6b0:	46bd      	mov	sp, r7
 800e6b2:	bc80      	pop	{r7}
 800e6b4:	4770      	bx	lr

0800e6b6 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 800e6b6:	b580      	push	{r7, lr}
 800e6b8:	b082      	sub	sp, #8
 800e6ba:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 800e6bc:	2000      	movs	r0, #0
 800e6be:	f7fe fc23 	bl	800cf08 <memp_malloc>
 800e6c2:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d007      	beq.n	800e6da <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 800e6ca:	2220      	movs	r2, #32
 800e6cc:	2100      	movs	r1, #0
 800e6ce:	6878      	ldr	r0, [r7, #4]
 800e6d0:	f003 f8ca 	bl	8011868 <memset>
    pcb->ttl = UDP_TTL;
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	22ff      	movs	r2, #255	; 0xff
 800e6d8:	729a      	strb	r2, [r3, #10]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 800e6da:	687b      	ldr	r3, [r7, #4]
}
 800e6dc:	4618      	mov	r0, r3
 800e6de:	3708      	adds	r7, #8
 800e6e0:	46bd      	mov	sp, r7
 800e6e2:	bd80      	pop	{r7, pc}

0800e6e4 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 800e6e4:	b480      	push	{r7}
 800e6e6:	b085      	sub	sp, #20
 800e6e8:	af00      	add	r7, sp, #0
 800e6ea:	6078      	str	r0, [r7, #4]
 800e6ec:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d01e      	beq.n	800e732 <udp_netif_ip_addr_changed+0x4e>
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d01a      	beq.n	800e732 <udp_netif_ip_addr_changed+0x4e>
 800e6fc:	683b      	ldr	r3, [r7, #0]
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d017      	beq.n	800e732 <udp_netif_ip_addr_changed+0x4e>
 800e702:	683b      	ldr	r3, [r7, #0]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	2b00      	cmp	r3, #0
 800e708:	d013      	beq.n	800e732 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800e70a:	4b0c      	ldr	r3, [pc, #48]	; (800e73c <udp_netif_ip_addr_changed+0x58>)
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	60fb      	str	r3, [r7, #12]
 800e710:	e00c      	b.n	800e72c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	681a      	ldr	r2, [r3, #0]
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	429a      	cmp	r2, r3
 800e71c:	d103      	bne.n	800e726 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 800e71e:	683b      	ldr	r3, [r7, #0]
 800e720:	681a      	ldr	r2, [r3, #0]
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	68db      	ldr	r3, [r3, #12]
 800e72a:	60fb      	str	r3, [r7, #12]
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d1ef      	bne.n	800e712 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 800e732:	bf00      	nop
 800e734:	3714      	adds	r7, #20
 800e736:	46bd      	mov	sp, r7
 800e738:	bc80      	pop	{r7}
 800e73a:	4770      	bx	lr
 800e73c:	20006ffc 	.word	0x20006ffc

0800e740 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800e740:	b580      	push	{r7, lr}
 800e742:	b082      	sub	sp, #8
 800e744:	af00      	add	r7, sp, #0
 800e746:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800e748:	4915      	ldr	r1, [pc, #84]	; (800e7a0 <etharp_free_entry+0x60>)
 800e74a:	687a      	ldr	r2, [r7, #4]
 800e74c:	4613      	mov	r3, r2
 800e74e:	005b      	lsls	r3, r3, #1
 800e750:	4413      	add	r3, r2
 800e752:	00db      	lsls	r3, r3, #3
 800e754:	440b      	add	r3, r1
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d013      	beq.n	800e784 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800e75c:	4910      	ldr	r1, [pc, #64]	; (800e7a0 <etharp_free_entry+0x60>)
 800e75e:	687a      	ldr	r2, [r7, #4]
 800e760:	4613      	mov	r3, r2
 800e762:	005b      	lsls	r3, r3, #1
 800e764:	4413      	add	r3, r2
 800e766:	00db      	lsls	r3, r3, #3
 800e768:	440b      	add	r3, r1
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	4618      	mov	r0, r3
 800e76e:	f7ff f913 	bl	800d998 <pbuf_free>
    arp_table[i].q = NULL;
 800e772:	490b      	ldr	r1, [pc, #44]	; (800e7a0 <etharp_free_entry+0x60>)
 800e774:	687a      	ldr	r2, [r7, #4]
 800e776:	4613      	mov	r3, r2
 800e778:	005b      	lsls	r3, r3, #1
 800e77a:	4413      	add	r3, r2
 800e77c:	00db      	lsls	r3, r3, #3
 800e77e:	440b      	add	r3, r1
 800e780:	2200      	movs	r2, #0
 800e782:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800e784:	4906      	ldr	r1, [pc, #24]	; (800e7a0 <etharp_free_entry+0x60>)
 800e786:	687a      	ldr	r2, [r7, #4]
 800e788:	4613      	mov	r3, r2
 800e78a:	005b      	lsls	r3, r3, #1
 800e78c:	4413      	add	r3, r2
 800e78e:	00db      	lsls	r3, r3, #3
 800e790:	440b      	add	r3, r1
 800e792:	3314      	adds	r3, #20
 800e794:	2200      	movs	r2, #0
 800e796:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 800e798:	bf00      	nop
 800e79a:	3708      	adds	r7, #8
 800e79c:	46bd      	mov	sp, r7
 800e79e:	bd80      	pop	{r7, pc}
 800e7a0:	20000444 	.word	0x20000444

0800e7a4 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 800e7a4:	b580      	push	{r7, lr}
 800e7a6:	b082      	sub	sp, #8
 800e7a8:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800e7aa:	2300      	movs	r3, #0
 800e7ac:	71fb      	strb	r3, [r7, #7]
 800e7ae:	e096      	b.n	800e8de <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 800e7b0:	79fa      	ldrb	r2, [r7, #7]
 800e7b2:	494f      	ldr	r1, [pc, #316]	; (800e8f0 <etharp_tmr+0x14c>)
 800e7b4:	4613      	mov	r3, r2
 800e7b6:	005b      	lsls	r3, r3, #1
 800e7b8:	4413      	add	r3, r2
 800e7ba:	00db      	lsls	r3, r3, #3
 800e7bc:	440b      	add	r3, r1
 800e7be:	3314      	adds	r3, #20
 800e7c0:	781b      	ldrb	r3, [r3, #0]
 800e7c2:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 800e7c4:	79bb      	ldrb	r3, [r7, #6]
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	f000 8086 	beq.w	800e8d8 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 800e7cc:	79fa      	ldrb	r2, [r7, #7]
 800e7ce:	4948      	ldr	r1, [pc, #288]	; (800e8f0 <etharp_tmr+0x14c>)
 800e7d0:	4613      	mov	r3, r2
 800e7d2:	005b      	lsls	r3, r3, #1
 800e7d4:	4413      	add	r3, r2
 800e7d6:	00db      	lsls	r3, r3, #3
 800e7d8:	440b      	add	r3, r1
 800e7da:	3312      	adds	r3, #18
 800e7dc:	881b      	ldrh	r3, [r3, #0]
 800e7de:	3301      	adds	r3, #1
 800e7e0:	b298      	uxth	r0, r3
 800e7e2:	4943      	ldr	r1, [pc, #268]	; (800e8f0 <etharp_tmr+0x14c>)
 800e7e4:	4613      	mov	r3, r2
 800e7e6:	005b      	lsls	r3, r3, #1
 800e7e8:	4413      	add	r3, r2
 800e7ea:	00db      	lsls	r3, r3, #3
 800e7ec:	440b      	add	r3, r1
 800e7ee:	3312      	adds	r3, #18
 800e7f0:	4602      	mov	r2, r0
 800e7f2:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800e7f4:	79fa      	ldrb	r2, [r7, #7]
 800e7f6:	493e      	ldr	r1, [pc, #248]	; (800e8f0 <etharp_tmr+0x14c>)
 800e7f8:	4613      	mov	r3, r2
 800e7fa:	005b      	lsls	r3, r3, #1
 800e7fc:	4413      	add	r3, r2
 800e7fe:	00db      	lsls	r3, r3, #3
 800e800:	440b      	add	r3, r1
 800e802:	3312      	adds	r3, #18
 800e804:	881b      	ldrh	r3, [r3, #0]
 800e806:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800e80a:	d215      	bcs.n	800e838 <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800e80c:	79fa      	ldrb	r2, [r7, #7]
 800e80e:	4938      	ldr	r1, [pc, #224]	; (800e8f0 <etharp_tmr+0x14c>)
 800e810:	4613      	mov	r3, r2
 800e812:	005b      	lsls	r3, r3, #1
 800e814:	4413      	add	r3, r2
 800e816:	00db      	lsls	r3, r3, #3
 800e818:	440b      	add	r3, r1
 800e81a:	3314      	adds	r3, #20
 800e81c:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800e81e:	2b01      	cmp	r3, #1
 800e820:	d10f      	bne.n	800e842 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 800e822:	79fa      	ldrb	r2, [r7, #7]
 800e824:	4932      	ldr	r1, [pc, #200]	; (800e8f0 <etharp_tmr+0x14c>)
 800e826:	4613      	mov	r3, r2
 800e828:	005b      	lsls	r3, r3, #1
 800e82a:	4413      	add	r3, r2
 800e82c:	00db      	lsls	r3, r3, #3
 800e82e:	440b      	add	r3, r1
 800e830:	3312      	adds	r3, #18
 800e832:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800e834:	2b04      	cmp	r3, #4
 800e836:	d904      	bls.n	800e842 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 800e838:	79fb      	ldrb	r3, [r7, #7]
 800e83a:	4618      	mov	r0, r3
 800e83c:	f7ff ff80 	bl	800e740 <etharp_free_entry>
 800e840:	e04a      	b.n	800e8d8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800e842:	79fa      	ldrb	r2, [r7, #7]
 800e844:	492a      	ldr	r1, [pc, #168]	; (800e8f0 <etharp_tmr+0x14c>)
 800e846:	4613      	mov	r3, r2
 800e848:	005b      	lsls	r3, r3, #1
 800e84a:	4413      	add	r3, r2
 800e84c:	00db      	lsls	r3, r3, #3
 800e84e:	440b      	add	r3, r1
 800e850:	3314      	adds	r3, #20
 800e852:	781b      	ldrb	r3, [r3, #0]
 800e854:	2b03      	cmp	r3, #3
 800e856:	d10a      	bne.n	800e86e <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800e858:	79fa      	ldrb	r2, [r7, #7]
 800e85a:	4925      	ldr	r1, [pc, #148]	; (800e8f0 <etharp_tmr+0x14c>)
 800e85c:	4613      	mov	r3, r2
 800e85e:	005b      	lsls	r3, r3, #1
 800e860:	4413      	add	r3, r2
 800e862:	00db      	lsls	r3, r3, #3
 800e864:	440b      	add	r3, r1
 800e866:	3314      	adds	r3, #20
 800e868:	2204      	movs	r2, #4
 800e86a:	701a      	strb	r2, [r3, #0]
 800e86c:	e034      	b.n	800e8d8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800e86e:	79fa      	ldrb	r2, [r7, #7]
 800e870:	491f      	ldr	r1, [pc, #124]	; (800e8f0 <etharp_tmr+0x14c>)
 800e872:	4613      	mov	r3, r2
 800e874:	005b      	lsls	r3, r3, #1
 800e876:	4413      	add	r3, r2
 800e878:	00db      	lsls	r3, r3, #3
 800e87a:	440b      	add	r3, r1
 800e87c:	3314      	adds	r3, #20
 800e87e:	781b      	ldrb	r3, [r3, #0]
 800e880:	2b04      	cmp	r3, #4
 800e882:	d10a      	bne.n	800e89a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 800e884:	79fa      	ldrb	r2, [r7, #7]
 800e886:	491a      	ldr	r1, [pc, #104]	; (800e8f0 <etharp_tmr+0x14c>)
 800e888:	4613      	mov	r3, r2
 800e88a:	005b      	lsls	r3, r3, #1
 800e88c:	4413      	add	r3, r2
 800e88e:	00db      	lsls	r3, r3, #3
 800e890:	440b      	add	r3, r1
 800e892:	3314      	adds	r3, #20
 800e894:	2202      	movs	r2, #2
 800e896:	701a      	strb	r2, [r3, #0]
 800e898:	e01e      	b.n	800e8d8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800e89a:	79fa      	ldrb	r2, [r7, #7]
 800e89c:	4914      	ldr	r1, [pc, #80]	; (800e8f0 <etharp_tmr+0x14c>)
 800e89e:	4613      	mov	r3, r2
 800e8a0:	005b      	lsls	r3, r3, #1
 800e8a2:	4413      	add	r3, r2
 800e8a4:	00db      	lsls	r3, r3, #3
 800e8a6:	440b      	add	r3, r1
 800e8a8:	3314      	adds	r3, #20
 800e8aa:	781b      	ldrb	r3, [r3, #0]
 800e8ac:	2b01      	cmp	r3, #1
 800e8ae:	d113      	bne.n	800e8d8 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800e8b0:	79fa      	ldrb	r2, [r7, #7]
 800e8b2:	490f      	ldr	r1, [pc, #60]	; (800e8f0 <etharp_tmr+0x14c>)
 800e8b4:	4613      	mov	r3, r2
 800e8b6:	005b      	lsls	r3, r3, #1
 800e8b8:	4413      	add	r3, r2
 800e8ba:	00db      	lsls	r3, r3, #3
 800e8bc:	440b      	add	r3, r1
 800e8be:	3308      	adds	r3, #8
 800e8c0:	6818      	ldr	r0, [r3, #0]
 800e8c2:	79fa      	ldrb	r2, [r7, #7]
 800e8c4:	4613      	mov	r3, r2
 800e8c6:	005b      	lsls	r3, r3, #1
 800e8c8:	4413      	add	r3, r2
 800e8ca:	00db      	lsls	r3, r3, #3
 800e8cc:	4a08      	ldr	r2, [pc, #32]	; (800e8f0 <etharp_tmr+0x14c>)
 800e8ce:	4413      	add	r3, r2
 800e8d0:	3304      	adds	r3, #4
 800e8d2:	4619      	mov	r1, r3
 800e8d4:	f000 fe38 	bl	800f548 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800e8d8:	79fb      	ldrb	r3, [r7, #7]
 800e8da:	3301      	adds	r3, #1
 800e8dc:	71fb      	strb	r3, [r7, #7]
 800e8de:	79fb      	ldrb	r3, [r7, #7]
 800e8e0:	2b09      	cmp	r3, #9
 800e8e2:	f67f af65 	bls.w	800e7b0 <etharp_tmr+0xc>
      }
    }
  }
}
 800e8e6:	bf00      	nop
 800e8e8:	3708      	adds	r7, #8
 800e8ea:	46bd      	mov	sp, r7
 800e8ec:	bd80      	pop	{r7, pc}
 800e8ee:	bf00      	nop
 800e8f0:	20000444 	.word	0x20000444

0800e8f4 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 800e8f4:	b580      	push	{r7, lr}
 800e8f6:	b088      	sub	sp, #32
 800e8f8:	af00      	add	r7, sp, #0
 800e8fa:	60f8      	str	r0, [r7, #12]
 800e8fc:	460b      	mov	r3, r1
 800e8fe:	607a      	str	r2, [r7, #4]
 800e900:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800e902:	230a      	movs	r3, #10
 800e904:	77fb      	strb	r3, [r7, #31]
 800e906:	230a      	movs	r3, #10
 800e908:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 800e90a:	230a      	movs	r3, #10
 800e90c:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 800e90e:	2300      	movs	r3, #0
 800e910:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 800e912:	230a      	movs	r3, #10
 800e914:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800e916:	2300      	movs	r3, #0
 800e918:	833b      	strh	r3, [r7, #24]
 800e91a:	2300      	movs	r3, #0
 800e91c:	82fb      	strh	r3, [r7, #22]
 800e91e:	2300      	movs	r3, #0
 800e920:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800e922:	2300      	movs	r3, #0
 800e924:	773b      	strb	r3, [r7, #28]
 800e926:	e093      	b.n	800ea50 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 800e928:	7f3a      	ldrb	r2, [r7, #28]
 800e92a:	4990      	ldr	r1, [pc, #576]	; (800eb6c <etharp_find_entry+0x278>)
 800e92c:	4613      	mov	r3, r2
 800e92e:	005b      	lsls	r3, r3, #1
 800e930:	4413      	add	r3, r2
 800e932:	00db      	lsls	r3, r3, #3
 800e934:	440b      	add	r3, r1
 800e936:	3314      	adds	r3, #20
 800e938:	781b      	ldrb	r3, [r3, #0]
 800e93a:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800e93c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800e940:	2b0a      	cmp	r3, #10
 800e942:	d105      	bne.n	800e950 <etharp_find_entry+0x5c>
 800e944:	7cfb      	ldrb	r3, [r7, #19]
 800e946:	2b00      	cmp	r3, #0
 800e948:	d102      	bne.n	800e950 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 800e94a:	7f3b      	ldrb	r3, [r7, #28]
 800e94c:	777b      	strb	r3, [r7, #29]
 800e94e:	e07c      	b.n	800ea4a <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 800e950:	7cfb      	ldrb	r3, [r7, #19]
 800e952:	2b00      	cmp	r3, #0
 800e954:	d079      	beq.n	800ea4a <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 800e956:	7cfb      	ldrb	r3, [r7, #19]
 800e958:	2b01      	cmp	r3, #1
 800e95a:	d009      	beq.n	800e970 <etharp_find_entry+0x7c>
 800e95c:	7cfb      	ldrb	r3, [r7, #19]
 800e95e:	2b01      	cmp	r3, #1
 800e960:	d806      	bhi.n	800e970 <etharp_find_entry+0x7c>
 800e962:	4b83      	ldr	r3, [pc, #524]	; (800eb70 <etharp_find_entry+0x27c>)
 800e964:	f44f 7293 	mov.w	r2, #294	; 0x126
 800e968:	4982      	ldr	r1, [pc, #520]	; (800eb74 <etharp_find_entry+0x280>)
 800e96a:	4883      	ldr	r0, [pc, #524]	; (800eb78 <etharp_find_entry+0x284>)
 800e96c:	f003 f82a 	bl	80119c4 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	2b00      	cmp	r3, #0
 800e974:	d00f      	beq.n	800e996 <etharp_find_entry+0xa2>
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	6819      	ldr	r1, [r3, #0]
 800e97a:	7f3a      	ldrb	r2, [r7, #28]
 800e97c:	487b      	ldr	r0, [pc, #492]	; (800eb6c <etharp_find_entry+0x278>)
 800e97e:	4613      	mov	r3, r2
 800e980:	005b      	lsls	r3, r3, #1
 800e982:	4413      	add	r3, r2
 800e984:	00db      	lsls	r3, r3, #3
 800e986:	4403      	add	r3, r0
 800e988:	3304      	adds	r3, #4
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	4299      	cmp	r1, r3
 800e98e:	d102      	bne.n	800e996 <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 800e990:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800e994:	e0e5      	b.n	800eb62 <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800e996:	7cfb      	ldrb	r3, [r7, #19]
 800e998:	2b01      	cmp	r3, #1
 800e99a:	d13b      	bne.n	800ea14 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 800e99c:	7f3a      	ldrb	r2, [r7, #28]
 800e99e:	4973      	ldr	r1, [pc, #460]	; (800eb6c <etharp_find_entry+0x278>)
 800e9a0:	4613      	mov	r3, r2
 800e9a2:	005b      	lsls	r3, r3, #1
 800e9a4:	4413      	add	r3, r2
 800e9a6:	00db      	lsls	r3, r3, #3
 800e9a8:	440b      	add	r3, r1
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d018      	beq.n	800e9e2 <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 800e9b0:	7f3a      	ldrb	r2, [r7, #28]
 800e9b2:	496e      	ldr	r1, [pc, #440]	; (800eb6c <etharp_find_entry+0x278>)
 800e9b4:	4613      	mov	r3, r2
 800e9b6:	005b      	lsls	r3, r3, #1
 800e9b8:	4413      	add	r3, r2
 800e9ba:	00db      	lsls	r3, r3, #3
 800e9bc:	440b      	add	r3, r1
 800e9be:	3312      	adds	r3, #18
 800e9c0:	881b      	ldrh	r3, [r3, #0]
 800e9c2:	8b3a      	ldrh	r2, [r7, #24]
 800e9c4:	429a      	cmp	r2, r3
 800e9c6:	d840      	bhi.n	800ea4a <etharp_find_entry+0x156>
            old_queue = i;
 800e9c8:	7f3b      	ldrb	r3, [r7, #28]
 800e9ca:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 800e9cc:	7f3a      	ldrb	r2, [r7, #28]
 800e9ce:	4967      	ldr	r1, [pc, #412]	; (800eb6c <etharp_find_entry+0x278>)
 800e9d0:	4613      	mov	r3, r2
 800e9d2:	005b      	lsls	r3, r3, #1
 800e9d4:	4413      	add	r3, r2
 800e9d6:	00db      	lsls	r3, r3, #3
 800e9d8:	440b      	add	r3, r1
 800e9da:	3312      	adds	r3, #18
 800e9dc:	881b      	ldrh	r3, [r3, #0]
 800e9de:	833b      	strh	r3, [r7, #24]
 800e9e0:	e033      	b.n	800ea4a <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 800e9e2:	7f3a      	ldrb	r2, [r7, #28]
 800e9e4:	4961      	ldr	r1, [pc, #388]	; (800eb6c <etharp_find_entry+0x278>)
 800e9e6:	4613      	mov	r3, r2
 800e9e8:	005b      	lsls	r3, r3, #1
 800e9ea:	4413      	add	r3, r2
 800e9ec:	00db      	lsls	r3, r3, #3
 800e9ee:	440b      	add	r3, r1
 800e9f0:	3312      	adds	r3, #18
 800e9f2:	881b      	ldrh	r3, [r3, #0]
 800e9f4:	8afa      	ldrh	r2, [r7, #22]
 800e9f6:	429a      	cmp	r2, r3
 800e9f8:	d827      	bhi.n	800ea4a <etharp_find_entry+0x156>
            old_pending = i;
 800e9fa:	7f3b      	ldrb	r3, [r7, #28]
 800e9fc:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 800e9fe:	7f3a      	ldrb	r2, [r7, #28]
 800ea00:	495a      	ldr	r1, [pc, #360]	; (800eb6c <etharp_find_entry+0x278>)
 800ea02:	4613      	mov	r3, r2
 800ea04:	005b      	lsls	r3, r3, #1
 800ea06:	4413      	add	r3, r2
 800ea08:	00db      	lsls	r3, r3, #3
 800ea0a:	440b      	add	r3, r1
 800ea0c:	3312      	adds	r3, #18
 800ea0e:	881b      	ldrh	r3, [r3, #0]
 800ea10:	82fb      	strh	r3, [r7, #22]
 800ea12:	e01a      	b.n	800ea4a <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800ea14:	7cfb      	ldrb	r3, [r7, #19]
 800ea16:	2b01      	cmp	r3, #1
 800ea18:	d917      	bls.n	800ea4a <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800ea1a:	7f3a      	ldrb	r2, [r7, #28]
 800ea1c:	4953      	ldr	r1, [pc, #332]	; (800eb6c <etharp_find_entry+0x278>)
 800ea1e:	4613      	mov	r3, r2
 800ea20:	005b      	lsls	r3, r3, #1
 800ea22:	4413      	add	r3, r2
 800ea24:	00db      	lsls	r3, r3, #3
 800ea26:	440b      	add	r3, r1
 800ea28:	3312      	adds	r3, #18
 800ea2a:	881b      	ldrh	r3, [r3, #0]
 800ea2c:	8aba      	ldrh	r2, [r7, #20]
 800ea2e:	429a      	cmp	r2, r3
 800ea30:	d80b      	bhi.n	800ea4a <etharp_find_entry+0x156>
            old_stable = i;
 800ea32:	7f3b      	ldrb	r3, [r7, #28]
 800ea34:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 800ea36:	7f3a      	ldrb	r2, [r7, #28]
 800ea38:	494c      	ldr	r1, [pc, #304]	; (800eb6c <etharp_find_entry+0x278>)
 800ea3a:	4613      	mov	r3, r2
 800ea3c:	005b      	lsls	r3, r3, #1
 800ea3e:	4413      	add	r3, r2
 800ea40:	00db      	lsls	r3, r3, #3
 800ea42:	440b      	add	r3, r1
 800ea44:	3312      	adds	r3, #18
 800ea46:	881b      	ldrh	r3, [r3, #0]
 800ea48:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800ea4a:	7f3b      	ldrb	r3, [r7, #28]
 800ea4c:	3301      	adds	r3, #1
 800ea4e:	773b      	strb	r3, [r7, #28]
 800ea50:	7f3b      	ldrb	r3, [r7, #28]
 800ea52:	2b09      	cmp	r3, #9
 800ea54:	f67f af68 	bls.w	800e928 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800ea58:	7afb      	ldrb	r3, [r7, #11]
 800ea5a:	f003 0302 	and.w	r3, r3, #2
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d108      	bne.n	800ea74 <etharp_find_entry+0x180>
 800ea62:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800ea66:	2b0a      	cmp	r3, #10
 800ea68:	d107      	bne.n	800ea7a <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800ea6a:	7afb      	ldrb	r3, [r7, #11]
 800ea6c:	f003 0301 	and.w	r3, r3, #1
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d102      	bne.n	800ea7a <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 800ea74:	f04f 33ff 	mov.w	r3, #4294967295
 800ea78:	e073      	b.n	800eb62 <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800ea7a:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800ea7e:	2b09      	cmp	r3, #9
 800ea80:	dc02      	bgt.n	800ea88 <etharp_find_entry+0x194>
    i = empty;
 800ea82:	7f7b      	ldrb	r3, [r7, #29]
 800ea84:	773b      	strb	r3, [r7, #28]
 800ea86:	e036      	b.n	800eaf6 <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 800ea88:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800ea8c:	2b09      	cmp	r3, #9
 800ea8e:	dc13      	bgt.n	800eab8 <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 800ea90:	7fbb      	ldrb	r3, [r7, #30]
 800ea92:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800ea94:	7f3a      	ldrb	r2, [r7, #28]
 800ea96:	4935      	ldr	r1, [pc, #212]	; (800eb6c <etharp_find_entry+0x278>)
 800ea98:	4613      	mov	r3, r2
 800ea9a:	005b      	lsls	r3, r3, #1
 800ea9c:	4413      	add	r3, r2
 800ea9e:	00db      	lsls	r3, r3, #3
 800eaa0:	440b      	add	r3, r1
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d018      	beq.n	800eada <etharp_find_entry+0x1e6>
 800eaa8:	4b31      	ldr	r3, [pc, #196]	; (800eb70 <etharp_find_entry+0x27c>)
 800eaaa:	f240 126f 	movw	r2, #367	; 0x16f
 800eaae:	4933      	ldr	r1, [pc, #204]	; (800eb7c <etharp_find_entry+0x288>)
 800eab0:	4831      	ldr	r0, [pc, #196]	; (800eb78 <etharp_find_entry+0x284>)
 800eab2:	f002 ff87 	bl	80119c4 <iprintf>
 800eab6:	e010      	b.n	800eada <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 800eab8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800eabc:	2b09      	cmp	r3, #9
 800eabe:	dc02      	bgt.n	800eac6 <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 800eac0:	7ffb      	ldrb	r3, [r7, #31]
 800eac2:	773b      	strb	r3, [r7, #28]
 800eac4:	e009      	b.n	800eada <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 800eac6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800eaca:	2b09      	cmp	r3, #9
 800eacc:	dc02      	bgt.n	800ead4 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 800eace:	7efb      	ldrb	r3, [r7, #27]
 800ead0:	773b      	strb	r3, [r7, #28]
 800ead2:	e002      	b.n	800eada <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 800ead4:	f04f 33ff 	mov.w	r3, #4294967295
 800ead8:	e043      	b.n	800eb62 <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800eada:	7f3b      	ldrb	r3, [r7, #28]
 800eadc:	2b09      	cmp	r3, #9
 800eade:	d906      	bls.n	800eaee <etharp_find_entry+0x1fa>
 800eae0:	4b23      	ldr	r3, [pc, #140]	; (800eb70 <etharp_find_entry+0x27c>)
 800eae2:	f240 1281 	movw	r2, #385	; 0x181
 800eae6:	4926      	ldr	r1, [pc, #152]	; (800eb80 <etharp_find_entry+0x28c>)
 800eae8:	4823      	ldr	r0, [pc, #140]	; (800eb78 <etharp_find_entry+0x284>)
 800eaea:	f002 ff6b 	bl	80119c4 <iprintf>
    etharp_free_entry(i);
 800eaee:	7f3b      	ldrb	r3, [r7, #28]
 800eaf0:	4618      	mov	r0, r3
 800eaf2:	f7ff fe25 	bl	800e740 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800eaf6:	7f3b      	ldrb	r3, [r7, #28]
 800eaf8:	2b09      	cmp	r3, #9
 800eafa:	d906      	bls.n	800eb0a <etharp_find_entry+0x216>
 800eafc:	4b1c      	ldr	r3, [pc, #112]	; (800eb70 <etharp_find_entry+0x27c>)
 800eafe:	f240 1285 	movw	r2, #389	; 0x185
 800eb02:	491f      	ldr	r1, [pc, #124]	; (800eb80 <etharp_find_entry+0x28c>)
 800eb04:	481c      	ldr	r0, [pc, #112]	; (800eb78 <etharp_find_entry+0x284>)
 800eb06:	f002 ff5d 	bl	80119c4 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800eb0a:	7f3a      	ldrb	r2, [r7, #28]
 800eb0c:	4917      	ldr	r1, [pc, #92]	; (800eb6c <etharp_find_entry+0x278>)
 800eb0e:	4613      	mov	r3, r2
 800eb10:	005b      	lsls	r3, r3, #1
 800eb12:	4413      	add	r3, r2
 800eb14:	00db      	lsls	r3, r3, #3
 800eb16:	440b      	add	r3, r1
 800eb18:	3314      	adds	r3, #20
 800eb1a:	781b      	ldrb	r3, [r3, #0]
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d006      	beq.n	800eb2e <etharp_find_entry+0x23a>
 800eb20:	4b13      	ldr	r3, [pc, #76]	; (800eb70 <etharp_find_entry+0x27c>)
 800eb22:	f240 1287 	movw	r2, #391	; 0x187
 800eb26:	4917      	ldr	r1, [pc, #92]	; (800eb84 <etharp_find_entry+0x290>)
 800eb28:	4813      	ldr	r0, [pc, #76]	; (800eb78 <etharp_find_entry+0x284>)
 800eb2a:	f002 ff4b 	bl	80119c4 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d00a      	beq.n	800eb4a <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800eb34:	7f3a      	ldrb	r2, [r7, #28]
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	6819      	ldr	r1, [r3, #0]
 800eb3a:	480c      	ldr	r0, [pc, #48]	; (800eb6c <etharp_find_entry+0x278>)
 800eb3c:	4613      	mov	r3, r2
 800eb3e:	005b      	lsls	r3, r3, #1
 800eb40:	4413      	add	r3, r2
 800eb42:	00db      	lsls	r3, r3, #3
 800eb44:	4403      	add	r3, r0
 800eb46:	3304      	adds	r3, #4
 800eb48:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 800eb4a:	7f3a      	ldrb	r2, [r7, #28]
 800eb4c:	4907      	ldr	r1, [pc, #28]	; (800eb6c <etharp_find_entry+0x278>)
 800eb4e:	4613      	mov	r3, r2
 800eb50:	005b      	lsls	r3, r3, #1
 800eb52:	4413      	add	r3, r2
 800eb54:	00db      	lsls	r3, r3, #3
 800eb56:	440b      	add	r3, r1
 800eb58:	3312      	adds	r3, #18
 800eb5a:	2200      	movs	r2, #0
 800eb5c:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 800eb5e:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 800eb62:	4618      	mov	r0, r3
 800eb64:	3720      	adds	r7, #32
 800eb66:	46bd      	mov	sp, r7
 800eb68:	bd80      	pop	{r7, pc}
 800eb6a:	bf00      	nop
 800eb6c:	20000444 	.word	0x20000444
 800eb70:	080135e0 	.word	0x080135e0
 800eb74:	08013618 	.word	0x08013618
 800eb78:	08013658 	.word	0x08013658
 800eb7c:	08013680 	.word	0x08013680
 800eb80:	08013698 	.word	0x08013698
 800eb84:	080136ac 	.word	0x080136ac

0800eb88 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 800eb88:	b580      	push	{r7, lr}
 800eb8a:	b088      	sub	sp, #32
 800eb8c:	af02      	add	r7, sp, #8
 800eb8e:	60f8      	str	r0, [r7, #12]
 800eb90:	60b9      	str	r1, [r7, #8]
 800eb92:	607a      	str	r2, [r7, #4]
 800eb94:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800eb9c:	2b06      	cmp	r3, #6
 800eb9e:	d006      	beq.n	800ebae <etharp_update_arp_entry+0x26>
 800eba0:	4b48      	ldr	r3, [pc, #288]	; (800ecc4 <etharp_update_arp_entry+0x13c>)
 800eba2:	f240 12ab 	movw	r2, #427	; 0x1ab
 800eba6:	4948      	ldr	r1, [pc, #288]	; (800ecc8 <etharp_update_arp_entry+0x140>)
 800eba8:	4848      	ldr	r0, [pc, #288]	; (800eccc <etharp_update_arp_entry+0x144>)
 800ebaa:	f002 ff0b 	bl	80119c4 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 800ebae:	68bb      	ldr	r3, [r7, #8]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d012      	beq.n	800ebda <etharp_update_arp_entry+0x52>
 800ebb4:	68bb      	ldr	r3, [r7, #8]
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d00e      	beq.n	800ebda <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800ebbc:	68bb      	ldr	r3, [r7, #8]
 800ebbe:	681b      	ldr	r3, [r3, #0]
 800ebc0:	68f9      	ldr	r1, [r7, #12]
 800ebc2:	4618      	mov	r0, r3
 800ebc4:	f001 f8d2 	bl	800fd6c <ip4_addr_isbroadcast_u32>
 800ebc8:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d105      	bne.n	800ebda <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 800ebce:	68bb      	ldr	r3, [r7, #8]
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800ebd6:	2be0      	cmp	r3, #224	; 0xe0
 800ebd8:	d102      	bne.n	800ebe0 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800ebda:	f06f 030f 	mvn.w	r3, #15
 800ebde:	e06c      	b.n	800ecba <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 800ebe0:	78fb      	ldrb	r3, [r7, #3]
 800ebe2:	68fa      	ldr	r2, [r7, #12]
 800ebe4:	4619      	mov	r1, r3
 800ebe6:	68b8      	ldr	r0, [r7, #8]
 800ebe8:	f7ff fe84 	bl	800e8f4 <etharp_find_entry>
 800ebec:	4603      	mov	r3, r0
 800ebee:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 800ebf0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	da02      	bge.n	800ebfe <etharp_update_arp_entry+0x76>
    return (err_t)i;
 800ebf8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ebfc:	e05d      	b.n	800ecba <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 800ebfe:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ec02:	4933      	ldr	r1, [pc, #204]	; (800ecd0 <etharp_update_arp_entry+0x148>)
 800ec04:	4613      	mov	r3, r2
 800ec06:	005b      	lsls	r3, r3, #1
 800ec08:	4413      	add	r3, r2
 800ec0a:	00db      	lsls	r3, r3, #3
 800ec0c:	440b      	add	r3, r1
 800ec0e:	3314      	adds	r3, #20
 800ec10:	2202      	movs	r2, #2
 800ec12:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 800ec14:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ec18:	492d      	ldr	r1, [pc, #180]	; (800ecd0 <etharp_update_arp_entry+0x148>)
 800ec1a:	4613      	mov	r3, r2
 800ec1c:	005b      	lsls	r3, r3, #1
 800ec1e:	4413      	add	r3, r2
 800ec20:	00db      	lsls	r3, r3, #3
 800ec22:	440b      	add	r3, r1
 800ec24:	3308      	adds	r3, #8
 800ec26:	68fa      	ldr	r2, [r7, #12]
 800ec28:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 800ec2a:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ec2e:	4613      	mov	r3, r2
 800ec30:	005b      	lsls	r3, r3, #1
 800ec32:	4413      	add	r3, r2
 800ec34:	00db      	lsls	r3, r3, #3
 800ec36:	3308      	adds	r3, #8
 800ec38:	4a25      	ldr	r2, [pc, #148]	; (800ecd0 <etharp_update_arp_entry+0x148>)
 800ec3a:	4413      	add	r3, r2
 800ec3c:	3304      	adds	r3, #4
 800ec3e:	2206      	movs	r2, #6
 800ec40:	6879      	ldr	r1, [r7, #4]
 800ec42:	4618      	mov	r0, r3
 800ec44:	f002 fe05 	bl	8011852 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800ec48:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ec4c:	4920      	ldr	r1, [pc, #128]	; (800ecd0 <etharp_update_arp_entry+0x148>)
 800ec4e:	4613      	mov	r3, r2
 800ec50:	005b      	lsls	r3, r3, #1
 800ec52:	4413      	add	r3, r2
 800ec54:	00db      	lsls	r3, r3, #3
 800ec56:	440b      	add	r3, r1
 800ec58:	3312      	adds	r3, #18
 800ec5a:	2200      	movs	r2, #0
 800ec5c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 800ec5e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ec62:	491b      	ldr	r1, [pc, #108]	; (800ecd0 <etharp_update_arp_entry+0x148>)
 800ec64:	4613      	mov	r3, r2
 800ec66:	005b      	lsls	r3, r3, #1
 800ec68:	4413      	add	r3, r2
 800ec6a:	00db      	lsls	r3, r3, #3
 800ec6c:	440b      	add	r3, r1
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d021      	beq.n	800ecb8 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 800ec74:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ec78:	4915      	ldr	r1, [pc, #84]	; (800ecd0 <etharp_update_arp_entry+0x148>)
 800ec7a:	4613      	mov	r3, r2
 800ec7c:	005b      	lsls	r3, r3, #1
 800ec7e:	4413      	add	r3, r2
 800ec80:	00db      	lsls	r3, r3, #3
 800ec82:	440b      	add	r3, r1
 800ec84:	681b      	ldr	r3, [r3, #0]
 800ec86:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 800ec88:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ec8c:	4910      	ldr	r1, [pc, #64]	; (800ecd0 <etharp_update_arp_entry+0x148>)
 800ec8e:	4613      	mov	r3, r2
 800ec90:	005b      	lsls	r3, r3, #1
 800ec92:	4413      	add	r3, r2
 800ec94:	00db      	lsls	r3, r3, #3
 800ec96:	440b      	add	r3, r1
 800ec98:	2200      	movs	r2, #0
 800ec9a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	f103 0229 	add.w	r2, r3, #41	; 0x29
 800eca2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800eca6:	9300      	str	r3, [sp, #0]
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	6939      	ldr	r1, [r7, #16]
 800ecac:	68f8      	ldr	r0, [r7, #12]
 800ecae:	f001 fefd 	bl	8010aac <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 800ecb2:	6938      	ldr	r0, [r7, #16]
 800ecb4:	f7fe fe70 	bl	800d998 <pbuf_free>
  }
  return ERR_OK;
 800ecb8:	2300      	movs	r3, #0
}
 800ecba:	4618      	mov	r0, r3
 800ecbc:	3718      	adds	r7, #24
 800ecbe:	46bd      	mov	sp, r7
 800ecc0:	bd80      	pop	{r7, pc}
 800ecc2:	bf00      	nop
 800ecc4:	080135e0 	.word	0x080135e0
 800ecc8:	080136d8 	.word	0x080136d8
 800eccc:	08013658 	.word	0x08013658
 800ecd0:	20000444 	.word	0x20000444

0800ecd4 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 800ecd4:	b580      	push	{r7, lr}
 800ecd6:	b084      	sub	sp, #16
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800ecdc:	2300      	movs	r3, #0
 800ecde:	73fb      	strb	r3, [r7, #15]
 800ece0:	e01f      	b.n	800ed22 <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 800ece2:	7bfa      	ldrb	r2, [r7, #15]
 800ece4:	4912      	ldr	r1, [pc, #72]	; (800ed30 <etharp_cleanup_netif+0x5c>)
 800ece6:	4613      	mov	r3, r2
 800ece8:	005b      	lsls	r3, r3, #1
 800ecea:	4413      	add	r3, r2
 800ecec:	00db      	lsls	r3, r3, #3
 800ecee:	440b      	add	r3, r1
 800ecf0:	3314      	adds	r3, #20
 800ecf2:	781b      	ldrb	r3, [r3, #0]
 800ecf4:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800ecf6:	7bbb      	ldrb	r3, [r7, #14]
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	d00f      	beq.n	800ed1c <etharp_cleanup_netif+0x48>
 800ecfc:	7bfa      	ldrb	r2, [r7, #15]
 800ecfe:	490c      	ldr	r1, [pc, #48]	; (800ed30 <etharp_cleanup_netif+0x5c>)
 800ed00:	4613      	mov	r3, r2
 800ed02:	005b      	lsls	r3, r3, #1
 800ed04:	4413      	add	r3, r2
 800ed06:	00db      	lsls	r3, r3, #3
 800ed08:	440b      	add	r3, r1
 800ed0a:	3308      	adds	r3, #8
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	687a      	ldr	r2, [r7, #4]
 800ed10:	429a      	cmp	r2, r3
 800ed12:	d103      	bne.n	800ed1c <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 800ed14:	7bfb      	ldrb	r3, [r7, #15]
 800ed16:	4618      	mov	r0, r3
 800ed18:	f7ff fd12 	bl	800e740 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800ed1c:	7bfb      	ldrb	r3, [r7, #15]
 800ed1e:	3301      	adds	r3, #1
 800ed20:	73fb      	strb	r3, [r7, #15]
 800ed22:	7bfb      	ldrb	r3, [r7, #15]
 800ed24:	2b09      	cmp	r3, #9
 800ed26:	d9dc      	bls.n	800ece2 <etharp_cleanup_netif+0xe>
    }
  }
}
 800ed28:	bf00      	nop
 800ed2a:	3710      	adds	r7, #16
 800ed2c:	46bd      	mov	sp, r7
 800ed2e:	bd80      	pop	{r7, pc}
 800ed30:	20000444 	.word	0x20000444

0800ed34 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 800ed34:	b5b0      	push	{r4, r5, r7, lr}
 800ed36:	b08a      	sub	sp, #40	; 0x28
 800ed38:	af04      	add	r7, sp, #16
 800ed3a:	6078      	str	r0, [r7, #4]
 800ed3c:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800ed3e:	683b      	ldr	r3, [r7, #0]
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d107      	bne.n	800ed54 <etharp_input+0x20>
 800ed44:	4b3d      	ldr	r3, [pc, #244]	; (800ee3c <etharp_input+0x108>)
 800ed46:	f44f 7222 	mov.w	r2, #648	; 0x288
 800ed4a:	493d      	ldr	r1, [pc, #244]	; (800ee40 <etharp_input+0x10c>)
 800ed4c:	483d      	ldr	r0, [pc, #244]	; (800ee44 <etharp_input+0x110>)
 800ed4e:	f002 fe39 	bl	80119c4 <iprintf>
 800ed52:	e06f      	b.n	800ee34 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	685b      	ldr	r3, [r3, #4]
 800ed58:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800ed5a:	693b      	ldr	r3, [r7, #16]
 800ed5c:	881b      	ldrh	r3, [r3, #0]
 800ed5e:	b29b      	uxth	r3, r3
 800ed60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ed64:	d10c      	bne.n	800ed80 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800ed66:	693b      	ldr	r3, [r7, #16]
 800ed68:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800ed6a:	2b06      	cmp	r3, #6
 800ed6c:	d108      	bne.n	800ed80 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800ed6e:	693b      	ldr	r3, [r7, #16]
 800ed70:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800ed72:	2b04      	cmp	r3, #4
 800ed74:	d104      	bne.n	800ed80 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800ed76:	693b      	ldr	r3, [r7, #16]
 800ed78:	885b      	ldrh	r3, [r3, #2]
 800ed7a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800ed7c:	2b08      	cmp	r3, #8
 800ed7e:	d003      	beq.n	800ed88 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 800ed80:	6878      	ldr	r0, [r7, #4]
 800ed82:	f7fe fe09 	bl	800d998 <pbuf_free>
    return;
 800ed86:	e055      	b.n	800ee34 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 800ed88:	693b      	ldr	r3, [r7, #16]
 800ed8a:	330e      	adds	r3, #14
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 800ed90:	693b      	ldr	r3, [r7, #16]
 800ed92:	3318      	adds	r3, #24
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800ed98:	683b      	ldr	r3, [r7, #0]
 800ed9a:	3304      	adds	r3, #4
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d102      	bne.n	800eda8 <etharp_input+0x74>
    for_us = 0;
 800eda2:	2300      	movs	r3, #0
 800eda4:	75fb      	strb	r3, [r7, #23]
 800eda6:	e009      	b.n	800edbc <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800eda8:	68ba      	ldr	r2, [r7, #8]
 800edaa:	683b      	ldr	r3, [r7, #0]
 800edac:	3304      	adds	r3, #4
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	429a      	cmp	r2, r3
 800edb2:	bf0c      	ite	eq
 800edb4:	2301      	moveq	r3, #1
 800edb6:	2300      	movne	r3, #0
 800edb8:	b2db      	uxtb	r3, r3
 800edba:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800edbc:	693b      	ldr	r3, [r7, #16]
 800edbe:	f103 0208 	add.w	r2, r3, #8
 800edc2:	7dfb      	ldrb	r3, [r7, #23]
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d001      	beq.n	800edcc <etharp_input+0x98>
 800edc8:	2301      	movs	r3, #1
 800edca:	e000      	b.n	800edce <etharp_input+0x9a>
 800edcc:	2302      	movs	r3, #2
 800edce:	f107 010c 	add.w	r1, r7, #12
 800edd2:	6838      	ldr	r0, [r7, #0]
 800edd4:	f7ff fed8 	bl	800eb88 <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 800edd8:	693b      	ldr	r3, [r7, #16]
 800edda:	88db      	ldrh	r3, [r3, #6]
 800eddc:	b29b      	uxth	r3, r3
 800edde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ede2:	d003      	beq.n	800edec <etharp_input+0xb8>
 800ede4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ede8:	d01e      	beq.n	800ee28 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 800edea:	e020      	b.n	800ee2e <etharp_input+0xfa>
    if (for_us) {
 800edec:	7dfb      	ldrb	r3, [r7, #23]
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d01c      	beq.n	800ee2c <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800edf2:	683b      	ldr	r3, [r7, #0]
 800edf4:	f103 0029 	add.w	r0, r3, #41	; 0x29
 800edf8:	693b      	ldr	r3, [r7, #16]
 800edfa:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800edfe:	683b      	ldr	r3, [r7, #0]
 800ee00:	f103 0529 	add.w	r5, r3, #41	; 0x29
 800ee04:	683b      	ldr	r3, [r7, #0]
 800ee06:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 800ee08:	693a      	ldr	r2, [r7, #16]
 800ee0a:	3208      	adds	r2, #8
      etharp_raw(netif,
 800ee0c:	2102      	movs	r1, #2
 800ee0e:	9103      	str	r1, [sp, #12]
 800ee10:	f107 010c 	add.w	r1, r7, #12
 800ee14:	9102      	str	r1, [sp, #8]
 800ee16:	9201      	str	r2, [sp, #4]
 800ee18:	9300      	str	r3, [sp, #0]
 800ee1a:	462b      	mov	r3, r5
 800ee1c:	4622      	mov	r2, r4
 800ee1e:	4601      	mov	r1, r0
 800ee20:	6838      	ldr	r0, [r7, #0]
 800ee22:	f000 fae3 	bl	800f3ec <etharp_raw>
    break;
 800ee26:	e001      	b.n	800ee2c <etharp_input+0xf8>
    break;
 800ee28:	bf00      	nop
 800ee2a:	e000      	b.n	800ee2e <etharp_input+0xfa>
    break;
 800ee2c:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 800ee2e:	6878      	ldr	r0, [r7, #4]
 800ee30:	f7fe fdb2 	bl	800d998 <pbuf_free>
}
 800ee34:	3718      	adds	r7, #24
 800ee36:	46bd      	mov	sp, r7
 800ee38:	bdb0      	pop	{r4, r5, r7, pc}
 800ee3a:	bf00      	nop
 800ee3c:	080135e0 	.word	0x080135e0
 800ee40:	08013730 	.word	0x08013730
 800ee44:	08013658 	.word	0x08013658

0800ee48 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 800ee48:	b580      	push	{r7, lr}
 800ee4a:	b086      	sub	sp, #24
 800ee4c:	af02      	add	r7, sp, #8
 800ee4e:	60f8      	str	r0, [r7, #12]
 800ee50:	60b9      	str	r1, [r7, #8]
 800ee52:	4613      	mov	r3, r2
 800ee54:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800ee56:	79fa      	ldrb	r2, [r7, #7]
 800ee58:	4944      	ldr	r1, [pc, #272]	; (800ef6c <etharp_output_to_arp_index+0x124>)
 800ee5a:	4613      	mov	r3, r2
 800ee5c:	005b      	lsls	r3, r3, #1
 800ee5e:	4413      	add	r3, r2
 800ee60:	00db      	lsls	r3, r3, #3
 800ee62:	440b      	add	r3, r1
 800ee64:	3314      	adds	r3, #20
 800ee66:	781b      	ldrb	r3, [r3, #0]
 800ee68:	2b01      	cmp	r3, #1
 800ee6a:	d806      	bhi.n	800ee7a <etharp_output_to_arp_index+0x32>
 800ee6c:	4b40      	ldr	r3, [pc, #256]	; (800ef70 <etharp_output_to_arp_index+0x128>)
 800ee6e:	f240 22ed 	movw	r2, #749	; 0x2ed
 800ee72:	4940      	ldr	r1, [pc, #256]	; (800ef74 <etharp_output_to_arp_index+0x12c>)
 800ee74:	4840      	ldr	r0, [pc, #256]	; (800ef78 <etharp_output_to_arp_index+0x130>)
 800ee76:	f002 fda5 	bl	80119c4 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800ee7a:	79fa      	ldrb	r2, [r7, #7]
 800ee7c:	493b      	ldr	r1, [pc, #236]	; (800ef6c <etharp_output_to_arp_index+0x124>)
 800ee7e:	4613      	mov	r3, r2
 800ee80:	005b      	lsls	r3, r3, #1
 800ee82:	4413      	add	r3, r2
 800ee84:	00db      	lsls	r3, r3, #3
 800ee86:	440b      	add	r3, r1
 800ee88:	3314      	adds	r3, #20
 800ee8a:	781b      	ldrb	r3, [r3, #0]
 800ee8c:	2b02      	cmp	r3, #2
 800ee8e:	d153      	bne.n	800ef38 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800ee90:	79fa      	ldrb	r2, [r7, #7]
 800ee92:	4936      	ldr	r1, [pc, #216]	; (800ef6c <etharp_output_to_arp_index+0x124>)
 800ee94:	4613      	mov	r3, r2
 800ee96:	005b      	lsls	r3, r3, #1
 800ee98:	4413      	add	r3, r2
 800ee9a:	00db      	lsls	r3, r3, #3
 800ee9c:	440b      	add	r3, r1
 800ee9e:	3312      	adds	r3, #18
 800eea0:	881b      	ldrh	r3, [r3, #0]
 800eea2:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 800eea6:	d919      	bls.n	800eedc <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800eea8:	79fa      	ldrb	r2, [r7, #7]
 800eeaa:	4613      	mov	r3, r2
 800eeac:	005b      	lsls	r3, r3, #1
 800eeae:	4413      	add	r3, r2
 800eeb0:	00db      	lsls	r3, r3, #3
 800eeb2:	4a2e      	ldr	r2, [pc, #184]	; (800ef6c <etharp_output_to_arp_index+0x124>)
 800eeb4:	4413      	add	r3, r2
 800eeb6:	3304      	adds	r3, #4
 800eeb8:	4619      	mov	r1, r3
 800eeba:	68f8      	ldr	r0, [r7, #12]
 800eebc:	f000 fb44 	bl	800f548 <etharp_request>
 800eec0:	4603      	mov	r3, r0
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d138      	bne.n	800ef38 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800eec6:	79fa      	ldrb	r2, [r7, #7]
 800eec8:	4928      	ldr	r1, [pc, #160]	; (800ef6c <etharp_output_to_arp_index+0x124>)
 800eeca:	4613      	mov	r3, r2
 800eecc:	005b      	lsls	r3, r3, #1
 800eece:	4413      	add	r3, r2
 800eed0:	00db      	lsls	r3, r3, #3
 800eed2:	440b      	add	r3, r1
 800eed4:	3314      	adds	r3, #20
 800eed6:	2203      	movs	r2, #3
 800eed8:	701a      	strb	r2, [r3, #0]
 800eeda:	e02d      	b.n	800ef38 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800eedc:	79fa      	ldrb	r2, [r7, #7]
 800eede:	4923      	ldr	r1, [pc, #140]	; (800ef6c <etharp_output_to_arp_index+0x124>)
 800eee0:	4613      	mov	r3, r2
 800eee2:	005b      	lsls	r3, r3, #1
 800eee4:	4413      	add	r3, r2
 800eee6:	00db      	lsls	r3, r3, #3
 800eee8:	440b      	add	r3, r1
 800eeea:	3312      	adds	r3, #18
 800eeec:	881b      	ldrh	r3, [r3, #0]
 800eeee:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 800eef2:	d321      	bcc.n	800ef38 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800eef4:	79fa      	ldrb	r2, [r7, #7]
 800eef6:	4613      	mov	r3, r2
 800eef8:	005b      	lsls	r3, r3, #1
 800eefa:	4413      	add	r3, r2
 800eefc:	00db      	lsls	r3, r3, #3
 800eefe:	4a1b      	ldr	r2, [pc, #108]	; (800ef6c <etharp_output_to_arp_index+0x124>)
 800ef00:	4413      	add	r3, r2
 800ef02:	1d19      	adds	r1, r3, #4
 800ef04:	79fa      	ldrb	r2, [r7, #7]
 800ef06:	4613      	mov	r3, r2
 800ef08:	005b      	lsls	r3, r3, #1
 800ef0a:	4413      	add	r3, r2
 800ef0c:	00db      	lsls	r3, r3, #3
 800ef0e:	3308      	adds	r3, #8
 800ef10:	4a16      	ldr	r2, [pc, #88]	; (800ef6c <etharp_output_to_arp_index+0x124>)
 800ef12:	4413      	add	r3, r2
 800ef14:	3304      	adds	r3, #4
 800ef16:	461a      	mov	r2, r3
 800ef18:	68f8      	ldr	r0, [r7, #12]
 800ef1a:	f000 faf3 	bl	800f504 <etharp_request_dst>
 800ef1e:	4603      	mov	r3, r0
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d109      	bne.n	800ef38 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800ef24:	79fa      	ldrb	r2, [r7, #7]
 800ef26:	4911      	ldr	r1, [pc, #68]	; (800ef6c <etharp_output_to_arp_index+0x124>)
 800ef28:	4613      	mov	r3, r2
 800ef2a:	005b      	lsls	r3, r3, #1
 800ef2c:	4413      	add	r3, r2
 800ef2e:	00db      	lsls	r3, r3, #3
 800ef30:	440b      	add	r3, r1
 800ef32:	3314      	adds	r3, #20
 800ef34:	2203      	movs	r2, #3
 800ef36:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	f103 0129 	add.w	r1, r3, #41	; 0x29
 800ef3e:	79fa      	ldrb	r2, [r7, #7]
 800ef40:	4613      	mov	r3, r2
 800ef42:	005b      	lsls	r3, r3, #1
 800ef44:	4413      	add	r3, r2
 800ef46:	00db      	lsls	r3, r3, #3
 800ef48:	3308      	adds	r3, #8
 800ef4a:	4a08      	ldr	r2, [pc, #32]	; (800ef6c <etharp_output_to_arp_index+0x124>)
 800ef4c:	4413      	add	r3, r2
 800ef4e:	1d1a      	adds	r2, r3, #4
 800ef50:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ef54:	9300      	str	r3, [sp, #0]
 800ef56:	4613      	mov	r3, r2
 800ef58:	460a      	mov	r2, r1
 800ef5a:	68b9      	ldr	r1, [r7, #8]
 800ef5c:	68f8      	ldr	r0, [r7, #12]
 800ef5e:	f001 fda5 	bl	8010aac <ethernet_output>
 800ef62:	4603      	mov	r3, r0
}
 800ef64:	4618      	mov	r0, r3
 800ef66:	3710      	adds	r7, #16
 800ef68:	46bd      	mov	sp, r7
 800ef6a:	bd80      	pop	{r7, pc}
 800ef6c:	20000444 	.word	0x20000444
 800ef70:	080135e0 	.word	0x080135e0
 800ef74:	08013750 	.word	0x08013750
 800ef78:	08013658 	.word	0x08013658

0800ef7c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 800ef7c:	b580      	push	{r7, lr}
 800ef7e:	b08a      	sub	sp, #40	; 0x28
 800ef80:	af02      	add	r7, sp, #8
 800ef82:	60f8      	str	r0, [r7, #12]
 800ef84:	60b9      	str	r1, [r7, #8]
 800ef86:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d106      	bne.n	800efa0 <etharp_output+0x24>
 800ef92:	4b69      	ldr	r3, [pc, #420]	; (800f138 <etharp_output+0x1bc>)
 800ef94:	f240 321b 	movw	r2, #795	; 0x31b
 800ef98:	4968      	ldr	r1, [pc, #416]	; (800f13c <etharp_output+0x1c0>)
 800ef9a:	4869      	ldr	r0, [pc, #420]	; (800f140 <etharp_output+0x1c4>)
 800ef9c:	f002 fd12 	bl	80119c4 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800efa0:	68bb      	ldr	r3, [r7, #8]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d106      	bne.n	800efb4 <etharp_output+0x38>
 800efa6:	4b64      	ldr	r3, [pc, #400]	; (800f138 <etharp_output+0x1bc>)
 800efa8:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800efac:	4965      	ldr	r1, [pc, #404]	; (800f144 <etharp_output+0x1c8>)
 800efae:	4864      	ldr	r0, [pc, #400]	; (800f140 <etharp_output+0x1c4>)
 800efb0:	f002 fd08 	bl	80119c4 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d106      	bne.n	800efc8 <etharp_output+0x4c>
 800efba:	4b5f      	ldr	r3, [pc, #380]	; (800f138 <etharp_output+0x1bc>)
 800efbc:	f240 321d 	movw	r2, #797	; 0x31d
 800efc0:	4961      	ldr	r1, [pc, #388]	; (800f148 <etharp_output+0x1cc>)
 800efc2:	485f      	ldr	r0, [pc, #380]	; (800f140 <etharp_output+0x1c4>)
 800efc4:	f002 fcfe 	bl	80119c4 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	68f9      	ldr	r1, [r7, #12]
 800efce:	4618      	mov	r0, r3
 800efd0:	f000 fecc 	bl	800fd6c <ip4_addr_isbroadcast_u32>
 800efd4:	4603      	mov	r3, r0
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d002      	beq.n	800efe0 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 800efda:	4b5c      	ldr	r3, [pc, #368]	; (800f14c <etharp_output+0x1d0>)
 800efdc:	61fb      	str	r3, [r7, #28]
 800efde:	e09b      	b.n	800f118 <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800efe8:	2be0      	cmp	r3, #224	; 0xe0
 800efea:	d118      	bne.n	800f01e <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800efec:	2301      	movs	r3, #1
 800efee:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800eff0:	2300      	movs	r3, #0
 800eff2:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800eff4:	235e      	movs	r3, #94	; 0x5e
 800eff6:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	3301      	adds	r3, #1
 800effc:	781b      	ldrb	r3, [r3, #0]
 800effe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f002:	b2db      	uxtb	r3, r3
 800f004:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	3302      	adds	r3, #2
 800f00a:	781b      	ldrb	r3, [r3, #0]
 800f00c:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	3303      	adds	r3, #3
 800f012:	781b      	ldrb	r3, [r3, #0]
 800f014:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 800f016:	f107 0310 	add.w	r3, r7, #16
 800f01a:	61fb      	str	r3, [r7, #28]
 800f01c:	e07c      	b.n	800f118 <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	681a      	ldr	r2, [r3, #0]
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	3304      	adds	r3, #4
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	405a      	eors	r2, r3
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	3308      	adds	r3, #8
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	4013      	ands	r3, r2
 800f032:	2b00      	cmp	r3, #0
 800f034:	d012      	beq.n	800f05c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800f03c:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 800f040:	4293      	cmp	r3, r2
 800f042:	d00b      	beq.n	800f05c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	330c      	adds	r3, #12
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d003      	beq.n	800f056 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	330c      	adds	r3, #12
 800f052:	61bb      	str	r3, [r7, #24]
 800f054:	e002      	b.n	800f05c <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 800f056:	f06f 0303 	mvn.w	r3, #3
 800f05a:	e069      	b.n	800f130 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800f05c:	4b3c      	ldr	r3, [pc, #240]	; (800f150 <etharp_output+0x1d4>)
 800f05e:	781b      	ldrb	r3, [r3, #0]
 800f060:	4619      	mov	r1, r3
 800f062:	4a3c      	ldr	r2, [pc, #240]	; (800f154 <etharp_output+0x1d8>)
 800f064:	460b      	mov	r3, r1
 800f066:	005b      	lsls	r3, r3, #1
 800f068:	440b      	add	r3, r1
 800f06a:	00db      	lsls	r3, r3, #3
 800f06c:	4413      	add	r3, r2
 800f06e:	3314      	adds	r3, #20
 800f070:	781b      	ldrb	r3, [r3, #0]
 800f072:	2b01      	cmp	r3, #1
 800f074:	d917      	bls.n	800f0a6 <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 800f076:	69bb      	ldr	r3, [r7, #24]
 800f078:	681a      	ldr	r2, [r3, #0]
 800f07a:	4b35      	ldr	r3, [pc, #212]	; (800f150 <etharp_output+0x1d4>)
 800f07c:	781b      	ldrb	r3, [r3, #0]
 800f07e:	4618      	mov	r0, r3
 800f080:	4934      	ldr	r1, [pc, #208]	; (800f154 <etharp_output+0x1d8>)
 800f082:	4603      	mov	r3, r0
 800f084:	005b      	lsls	r3, r3, #1
 800f086:	4403      	add	r3, r0
 800f088:	00db      	lsls	r3, r3, #3
 800f08a:	440b      	add	r3, r1
 800f08c:	3304      	adds	r3, #4
 800f08e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800f090:	429a      	cmp	r2, r3
 800f092:	d108      	bne.n	800f0a6 <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 800f094:	4b2e      	ldr	r3, [pc, #184]	; (800f150 <etharp_output+0x1d4>)
 800f096:	781b      	ldrb	r3, [r3, #0]
 800f098:	461a      	mov	r2, r3
 800f09a:	68b9      	ldr	r1, [r7, #8]
 800f09c:	68f8      	ldr	r0, [r7, #12]
 800f09e:	f7ff fed3 	bl	800ee48 <etharp_output_to_arp_index>
 800f0a2:	4603      	mov	r3, r0
 800f0a4:	e044      	b.n	800f130 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800f0a6:	2300      	movs	r3, #0
 800f0a8:	75fb      	strb	r3, [r7, #23]
 800f0aa:	e02a      	b.n	800f102 <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800f0ac:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800f0b0:	4928      	ldr	r1, [pc, #160]	; (800f154 <etharp_output+0x1d8>)
 800f0b2:	4613      	mov	r3, r2
 800f0b4:	005b      	lsls	r3, r3, #1
 800f0b6:	4413      	add	r3, r2
 800f0b8:	00db      	lsls	r3, r3, #3
 800f0ba:	440b      	add	r3, r1
 800f0bc:	3314      	adds	r3, #20
 800f0be:	781b      	ldrb	r3, [r3, #0]
 800f0c0:	2b01      	cmp	r3, #1
 800f0c2:	d918      	bls.n	800f0f6 <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 800f0c4:	69bb      	ldr	r3, [r7, #24]
 800f0c6:	6819      	ldr	r1, [r3, #0]
 800f0c8:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800f0cc:	4821      	ldr	r0, [pc, #132]	; (800f154 <etharp_output+0x1d8>)
 800f0ce:	4613      	mov	r3, r2
 800f0d0:	005b      	lsls	r3, r3, #1
 800f0d2:	4413      	add	r3, r2
 800f0d4:	00db      	lsls	r3, r3, #3
 800f0d6:	4403      	add	r3, r0
 800f0d8:	3304      	adds	r3, #4
 800f0da:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800f0dc:	4299      	cmp	r1, r3
 800f0de:	d10a      	bne.n	800f0f6 <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 800f0e0:	7dfa      	ldrb	r2, [r7, #23]
 800f0e2:	4b1b      	ldr	r3, [pc, #108]	; (800f150 <etharp_output+0x1d4>)
 800f0e4:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 800f0e6:	7dfb      	ldrb	r3, [r7, #23]
 800f0e8:	461a      	mov	r2, r3
 800f0ea:	68b9      	ldr	r1, [r7, #8]
 800f0ec:	68f8      	ldr	r0, [r7, #12]
 800f0ee:	f7ff feab 	bl	800ee48 <etharp_output_to_arp_index>
 800f0f2:	4603      	mov	r3, r0
 800f0f4:	e01c      	b.n	800f130 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800f0f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f0fa:	b2db      	uxtb	r3, r3
 800f0fc:	3301      	adds	r3, #1
 800f0fe:	b2db      	uxtb	r3, r3
 800f100:	75fb      	strb	r3, [r7, #23]
 800f102:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f106:	2b09      	cmp	r3, #9
 800f108:	ddd0      	ble.n	800f0ac <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 800f10a:	68ba      	ldr	r2, [r7, #8]
 800f10c:	69b9      	ldr	r1, [r7, #24]
 800f10e:	68f8      	ldr	r0, [r7, #12]
 800f110:	f000 f822 	bl	800f158 <etharp_query>
 800f114:	4603      	mov	r3, r0
 800f116:	e00b      	b.n	800f130 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	f103 0229 	add.w	r2, r3, #41	; 0x29
 800f11e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f122:	9300      	str	r3, [sp, #0]
 800f124:	69fb      	ldr	r3, [r7, #28]
 800f126:	68b9      	ldr	r1, [r7, #8]
 800f128:	68f8      	ldr	r0, [r7, #12]
 800f12a:	f001 fcbf 	bl	8010aac <ethernet_output>
 800f12e:	4603      	mov	r3, r0
}
 800f130:	4618      	mov	r0, r3
 800f132:	3720      	adds	r7, #32
 800f134:	46bd      	mov	sp, r7
 800f136:	bd80      	pop	{r7, pc}
 800f138:	080135e0 	.word	0x080135e0
 800f13c:	08013730 	.word	0x08013730
 800f140:	08013658 	.word	0x08013658
 800f144:	08013780 	.word	0x08013780
 800f148:	08013720 	.word	0x08013720
 800f14c:	08013d70 	.word	0x08013d70
 800f150:	20000534 	.word	0x20000534
 800f154:	20000444 	.word	0x20000444

0800f158 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 800f158:	b580      	push	{r7, lr}
 800f15a:	b08c      	sub	sp, #48	; 0x30
 800f15c:	af02      	add	r7, sp, #8
 800f15e:	60f8      	str	r0, [r7, #12]
 800f160:	60b9      	str	r1, [r7, #8]
 800f162:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 800f164:	68fb      	ldr	r3, [r7, #12]
 800f166:	3329      	adds	r3, #41	; 0x29
 800f168:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 800f16a:	23ff      	movs	r3, #255	; 0xff
 800f16c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 800f170:	2300      	movs	r3, #0
 800f172:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800f174:	68bb      	ldr	r3, [r7, #8]
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	68f9      	ldr	r1, [r7, #12]
 800f17a:	4618      	mov	r0, r3
 800f17c:	f000 fdf6 	bl	800fd6c <ip4_addr_isbroadcast_u32>
 800f180:	4603      	mov	r3, r0
 800f182:	2b00      	cmp	r3, #0
 800f184:	d10c      	bne.n	800f1a0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800f186:	68bb      	ldr	r3, [r7, #8]
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800f18e:	2be0      	cmp	r3, #224	; 0xe0
 800f190:	d006      	beq.n	800f1a0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800f192:	68bb      	ldr	r3, [r7, #8]
 800f194:	2b00      	cmp	r3, #0
 800f196:	d003      	beq.n	800f1a0 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 800f198:	68bb      	ldr	r3, [r7, #8]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d102      	bne.n	800f1a6 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800f1a0:	f06f 030f 	mvn.w	r3, #15
 800f1a4:	e10f      	b.n	800f3c6 <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800f1a6:	68fa      	ldr	r2, [r7, #12]
 800f1a8:	2101      	movs	r1, #1
 800f1aa:	68b8      	ldr	r0, [r7, #8]
 800f1ac:	f7ff fba2 	bl	800e8f4 <etharp_find_entry>
 800f1b0:	4603      	mov	r3, r0
 800f1b2:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 800f1b4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	da02      	bge.n	800f1c2 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 800f1bc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f1c0:	e101      	b.n	800f3c6 <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800f1c2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f1c6:	4982      	ldr	r1, [pc, #520]	; (800f3d0 <etharp_query+0x278>)
 800f1c8:	4613      	mov	r3, r2
 800f1ca:	005b      	lsls	r3, r3, #1
 800f1cc:	4413      	add	r3, r2
 800f1ce:	00db      	lsls	r3, r3, #3
 800f1d0:	440b      	add	r3, r1
 800f1d2:	3314      	adds	r3, #20
 800f1d4:	781b      	ldrb	r3, [r3, #0]
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d117      	bne.n	800f20a <etharp_query+0xb2>
    is_new_entry = 1;
 800f1da:	2301      	movs	r3, #1
 800f1dc:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 800f1de:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f1e2:	497b      	ldr	r1, [pc, #492]	; (800f3d0 <etharp_query+0x278>)
 800f1e4:	4613      	mov	r3, r2
 800f1e6:	005b      	lsls	r3, r3, #1
 800f1e8:	4413      	add	r3, r2
 800f1ea:	00db      	lsls	r3, r3, #3
 800f1ec:	440b      	add	r3, r1
 800f1ee:	3314      	adds	r3, #20
 800f1f0:	2201      	movs	r2, #1
 800f1f2:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 800f1f4:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f1f8:	4975      	ldr	r1, [pc, #468]	; (800f3d0 <etharp_query+0x278>)
 800f1fa:	4613      	mov	r3, r2
 800f1fc:	005b      	lsls	r3, r3, #1
 800f1fe:	4413      	add	r3, r2
 800f200:	00db      	lsls	r3, r3, #3
 800f202:	440b      	add	r3, r1
 800f204:	3308      	adds	r3, #8
 800f206:	68fa      	ldr	r2, [r7, #12]
 800f208:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800f20a:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f20e:	4970      	ldr	r1, [pc, #448]	; (800f3d0 <etharp_query+0x278>)
 800f210:	4613      	mov	r3, r2
 800f212:	005b      	lsls	r3, r3, #1
 800f214:	4413      	add	r3, r2
 800f216:	00db      	lsls	r3, r3, #3
 800f218:	440b      	add	r3, r1
 800f21a:	3314      	adds	r3, #20
 800f21c:	781b      	ldrb	r3, [r3, #0]
 800f21e:	2b01      	cmp	r3, #1
 800f220:	d012      	beq.n	800f248 <etharp_query+0xf0>
 800f222:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f226:	496a      	ldr	r1, [pc, #424]	; (800f3d0 <etharp_query+0x278>)
 800f228:	4613      	mov	r3, r2
 800f22a:	005b      	lsls	r3, r3, #1
 800f22c:	4413      	add	r3, r2
 800f22e:	00db      	lsls	r3, r3, #3
 800f230:	440b      	add	r3, r1
 800f232:	3314      	adds	r3, #20
 800f234:	781b      	ldrb	r3, [r3, #0]
 800f236:	2b01      	cmp	r3, #1
 800f238:	d806      	bhi.n	800f248 <etharp_query+0xf0>
 800f23a:	4b66      	ldr	r3, [pc, #408]	; (800f3d4 <etharp_query+0x27c>)
 800f23c:	f240 32c9 	movw	r2, #969	; 0x3c9
 800f240:	4965      	ldr	r1, [pc, #404]	; (800f3d8 <etharp_query+0x280>)
 800f242:	4866      	ldr	r0, [pc, #408]	; (800f3dc <etharp_query+0x284>)
 800f244:	f002 fbbe 	bl	80119c4 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 800f248:	6a3b      	ldr	r3, [r7, #32]
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d102      	bne.n	800f254 <etharp_query+0xfc>
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	2b00      	cmp	r3, #0
 800f252:	d10c      	bne.n	800f26e <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 800f254:	68b9      	ldr	r1, [r7, #8]
 800f256:	68f8      	ldr	r0, [r7, #12]
 800f258:	f000 f976 	bl	800f548 <etharp_request>
 800f25c:	4603      	mov	r3, r0
 800f25e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	2b00      	cmp	r3, #0
 800f266:	d102      	bne.n	800f26e <etharp_query+0x116>
      return result;
 800f268:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f26c:	e0ab      	b.n	800f3c6 <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	2b00      	cmp	r3, #0
 800f272:	d106      	bne.n	800f282 <etharp_query+0x12a>
 800f274:	4b57      	ldr	r3, [pc, #348]	; (800f3d4 <etharp_query+0x27c>)
 800f276:	f240 32db 	movw	r2, #987	; 0x3db
 800f27a:	4959      	ldr	r1, [pc, #356]	; (800f3e0 <etharp_query+0x288>)
 800f27c:	4857      	ldr	r0, [pc, #348]	; (800f3dc <etharp_query+0x284>)
 800f27e:	f002 fba1 	bl	80119c4 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800f282:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f286:	4952      	ldr	r1, [pc, #328]	; (800f3d0 <etharp_query+0x278>)
 800f288:	4613      	mov	r3, r2
 800f28a:	005b      	lsls	r3, r3, #1
 800f28c:	4413      	add	r3, r2
 800f28e:	00db      	lsls	r3, r3, #3
 800f290:	440b      	add	r3, r1
 800f292:	3314      	adds	r3, #20
 800f294:	781b      	ldrb	r3, [r3, #0]
 800f296:	2b01      	cmp	r3, #1
 800f298:	d919      	bls.n	800f2ce <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 800f29a:	7cfa      	ldrb	r2, [r7, #19]
 800f29c:	4b51      	ldr	r3, [pc, #324]	; (800f3e4 <etharp_query+0x28c>)
 800f29e:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800f2a0:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f2a4:	4613      	mov	r3, r2
 800f2a6:	005b      	lsls	r3, r3, #1
 800f2a8:	4413      	add	r3, r2
 800f2aa:	00db      	lsls	r3, r3, #3
 800f2ac:	3308      	adds	r3, #8
 800f2ae:	4a48      	ldr	r2, [pc, #288]	; (800f3d0 <etharp_query+0x278>)
 800f2b0:	4413      	add	r3, r2
 800f2b2:	1d1a      	adds	r2, r3, #4
 800f2b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f2b8:	9300      	str	r3, [sp, #0]
 800f2ba:	4613      	mov	r3, r2
 800f2bc:	697a      	ldr	r2, [r7, #20]
 800f2be:	6879      	ldr	r1, [r7, #4]
 800f2c0:	68f8      	ldr	r0, [r7, #12]
 800f2c2:	f001 fbf3 	bl	8010aac <ethernet_output>
 800f2c6:	4603      	mov	r3, r0
 800f2c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f2cc:	e079      	b.n	800f3c2 <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800f2ce:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f2d2:	493f      	ldr	r1, [pc, #252]	; (800f3d0 <etharp_query+0x278>)
 800f2d4:	4613      	mov	r3, r2
 800f2d6:	005b      	lsls	r3, r3, #1
 800f2d8:	4413      	add	r3, r2
 800f2da:	00db      	lsls	r3, r3, #3
 800f2dc:	440b      	add	r3, r1
 800f2de:	3314      	adds	r3, #20
 800f2e0:	781b      	ldrb	r3, [r3, #0]
 800f2e2:	2b01      	cmp	r3, #1
 800f2e4:	d16d      	bne.n	800f3c2 <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 800f2e6:	2300      	movs	r3, #0
 800f2e8:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	61fb      	str	r3, [r7, #28]
    while (p) {
 800f2ee:	e01a      	b.n	800f326 <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800f2f0:	69fb      	ldr	r3, [r7, #28]
 800f2f2:	895a      	ldrh	r2, [r3, #10]
 800f2f4:	69fb      	ldr	r3, [r7, #28]
 800f2f6:	891b      	ldrh	r3, [r3, #8]
 800f2f8:	429a      	cmp	r2, r3
 800f2fa:	d10a      	bne.n	800f312 <etharp_query+0x1ba>
 800f2fc:	69fb      	ldr	r3, [r7, #28]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	2b00      	cmp	r3, #0
 800f302:	d006      	beq.n	800f312 <etharp_query+0x1ba>
 800f304:	4b33      	ldr	r3, [pc, #204]	; (800f3d4 <etharp_query+0x27c>)
 800f306:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 800f30a:	4937      	ldr	r1, [pc, #220]	; (800f3e8 <etharp_query+0x290>)
 800f30c:	4833      	ldr	r0, [pc, #204]	; (800f3dc <etharp_query+0x284>)
 800f30e:	f002 fb59 	bl	80119c4 <iprintf>
      if (p->type != PBUF_ROM) {
 800f312:	69fb      	ldr	r3, [r7, #28]
 800f314:	7b1b      	ldrb	r3, [r3, #12]
 800f316:	2b01      	cmp	r3, #1
 800f318:	d002      	beq.n	800f320 <etharp_query+0x1c8>
        copy_needed = 1;
 800f31a:	2301      	movs	r3, #1
 800f31c:	61bb      	str	r3, [r7, #24]
        break;
 800f31e:	e005      	b.n	800f32c <etharp_query+0x1d4>
      }
      p = p->next;
 800f320:	69fb      	ldr	r3, [r7, #28]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	61fb      	str	r3, [r7, #28]
    while (p) {
 800f326:	69fb      	ldr	r3, [r7, #28]
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d1e1      	bne.n	800f2f0 <etharp_query+0x198>
    }
    if (copy_needed) {
 800f32c:	69bb      	ldr	r3, [r7, #24]
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d017      	beq.n	800f362 <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 800f332:	69fb      	ldr	r3, [r7, #28]
 800f334:	891b      	ldrh	r3, [r3, #8]
 800f336:	2200      	movs	r2, #0
 800f338:	4619      	mov	r1, r3
 800f33a:	2002      	movs	r0, #2
 800f33c:	f7fd ffbe 	bl	800d2bc <pbuf_alloc>
 800f340:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 800f342:	69fb      	ldr	r3, [r7, #28]
 800f344:	2b00      	cmp	r3, #0
 800f346:	d011      	beq.n	800f36c <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 800f348:	6879      	ldr	r1, [r7, #4]
 800f34a:	69f8      	ldr	r0, [r7, #28]
 800f34c:	f7fe fc56 	bl	800dbfc <pbuf_copy>
 800f350:	4603      	mov	r3, r0
 800f352:	2b00      	cmp	r3, #0
 800f354:	d00a      	beq.n	800f36c <etharp_query+0x214>
          pbuf_free(p);
 800f356:	69f8      	ldr	r0, [r7, #28]
 800f358:	f7fe fb1e 	bl	800d998 <pbuf_free>
          p = NULL;
 800f35c:	2300      	movs	r3, #0
 800f35e:	61fb      	str	r3, [r7, #28]
 800f360:	e004      	b.n	800f36c <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 800f366:	69f8      	ldr	r0, [r7, #28]
 800f368:	f7fe fbc0 	bl	800daec <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 800f36c:	69fb      	ldr	r3, [r7, #28]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d024      	beq.n	800f3bc <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 800f372:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f376:	4916      	ldr	r1, [pc, #88]	; (800f3d0 <etharp_query+0x278>)
 800f378:	4613      	mov	r3, r2
 800f37a:	005b      	lsls	r3, r3, #1
 800f37c:	4413      	add	r3, r2
 800f37e:	00db      	lsls	r3, r3, #3
 800f380:	440b      	add	r3, r1
 800f382:	681b      	ldr	r3, [r3, #0]
 800f384:	2b00      	cmp	r3, #0
 800f386:	d00b      	beq.n	800f3a0 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 800f388:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f38c:	4910      	ldr	r1, [pc, #64]	; (800f3d0 <etharp_query+0x278>)
 800f38e:	4613      	mov	r3, r2
 800f390:	005b      	lsls	r3, r3, #1
 800f392:	4413      	add	r3, r2
 800f394:	00db      	lsls	r3, r3, #3
 800f396:	440b      	add	r3, r1
 800f398:	681b      	ldr	r3, [r3, #0]
 800f39a:	4618      	mov	r0, r3
 800f39c:	f7fe fafc 	bl	800d998 <pbuf_free>
      }
      arp_table[i].q = p;
 800f3a0:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f3a4:	490a      	ldr	r1, [pc, #40]	; (800f3d0 <etharp_query+0x278>)
 800f3a6:	4613      	mov	r3, r2
 800f3a8:	005b      	lsls	r3, r3, #1
 800f3aa:	4413      	add	r3, r2
 800f3ac:	00db      	lsls	r3, r3, #3
 800f3ae:	440b      	add	r3, r1
 800f3b0:	69fa      	ldr	r2, [r7, #28]
 800f3b2:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 800f3b4:	2300      	movs	r3, #0
 800f3b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f3ba:	e002      	b.n	800f3c2 <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 800f3bc:	23ff      	movs	r3, #255	; 0xff
 800f3be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 800f3c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800f3c6:	4618      	mov	r0, r3
 800f3c8:	3728      	adds	r7, #40	; 0x28
 800f3ca:	46bd      	mov	sp, r7
 800f3cc:	bd80      	pop	{r7, pc}
 800f3ce:	bf00      	nop
 800f3d0:	20000444 	.word	0x20000444
 800f3d4:	080135e0 	.word	0x080135e0
 800f3d8:	0801378c 	.word	0x0801378c
 800f3dc:	08013658 	.word	0x08013658
 800f3e0:	08013780 	.word	0x08013780
 800f3e4:	20000534 	.word	0x20000534
 800f3e8:	080137b4 	.word	0x080137b4

0800f3ec <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 800f3ec:	b580      	push	{r7, lr}
 800f3ee:	b08a      	sub	sp, #40	; 0x28
 800f3f0:	af02      	add	r7, sp, #8
 800f3f2:	60f8      	str	r0, [r7, #12]
 800f3f4:	60b9      	str	r1, [r7, #8]
 800f3f6:	607a      	str	r2, [r7, #4]
 800f3f8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 800f3fa:	2300      	movs	r3, #0
 800f3fc:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	2b00      	cmp	r3, #0
 800f402:	d106      	bne.n	800f412 <etharp_raw+0x26>
 800f404:	4b3a      	ldr	r3, [pc, #232]	; (800f4f0 <etharp_raw+0x104>)
 800f406:	f44f 628b 	mov.w	r2, #1112	; 0x458
 800f40a:	493a      	ldr	r1, [pc, #232]	; (800f4f4 <etharp_raw+0x108>)
 800f40c:	483a      	ldr	r0, [pc, #232]	; (800f4f8 <etharp_raw+0x10c>)
 800f40e:	f002 fad9 	bl	80119c4 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800f412:	2200      	movs	r2, #0
 800f414:	211c      	movs	r1, #28
 800f416:	2002      	movs	r0, #2
 800f418:	f7fd ff50 	bl	800d2bc <pbuf_alloc>
 800f41c:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 800f41e:	69bb      	ldr	r3, [r7, #24]
 800f420:	2b00      	cmp	r3, #0
 800f422:	d102      	bne.n	800f42a <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 800f424:	f04f 33ff 	mov.w	r3, #4294967295
 800f428:	e05d      	b.n	800f4e6 <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800f42a:	69bb      	ldr	r3, [r7, #24]
 800f42c:	895b      	ldrh	r3, [r3, #10]
 800f42e:	2b1b      	cmp	r3, #27
 800f430:	d806      	bhi.n	800f440 <etharp_raw+0x54>
 800f432:	4b2f      	ldr	r3, [pc, #188]	; (800f4f0 <etharp_raw+0x104>)
 800f434:	f240 4264 	movw	r2, #1124	; 0x464
 800f438:	4930      	ldr	r1, [pc, #192]	; (800f4fc <etharp_raw+0x110>)
 800f43a:	482f      	ldr	r0, [pc, #188]	; (800f4f8 <etharp_raw+0x10c>)
 800f43c:	f002 fac2 	bl	80119c4 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 800f440:	69bb      	ldr	r3, [r7, #24]
 800f442:	685b      	ldr	r3, [r3, #4]
 800f444:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 800f446:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800f448:	4618      	mov	r0, r3
 800f44a:	f7fd f9cf 	bl	800c7ec <lwip_htons>
 800f44e:	4603      	mov	r3, r0
 800f450:	461a      	mov	r2, r3
 800f452:	697b      	ldr	r3, [r7, #20]
 800f454:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f45c:	2b06      	cmp	r3, #6
 800f45e:	d006      	beq.n	800f46e <etharp_raw+0x82>
 800f460:	4b23      	ldr	r3, [pc, #140]	; (800f4f0 <etharp_raw+0x104>)
 800f462:	f240 426b 	movw	r2, #1131	; 0x46b
 800f466:	4926      	ldr	r1, [pc, #152]	; (800f500 <etharp_raw+0x114>)
 800f468:	4823      	ldr	r0, [pc, #140]	; (800f4f8 <etharp_raw+0x10c>)
 800f46a:	f002 faab 	bl	80119c4 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 800f46e:	697b      	ldr	r3, [r7, #20]
 800f470:	3308      	adds	r3, #8
 800f472:	2206      	movs	r2, #6
 800f474:	6839      	ldr	r1, [r7, #0]
 800f476:	4618      	mov	r0, r3
 800f478:	f002 f9eb 	bl	8011852 <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 800f47c:	697b      	ldr	r3, [r7, #20]
 800f47e:	3312      	adds	r3, #18
 800f480:	2206      	movs	r2, #6
 800f482:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f484:	4618      	mov	r0, r3
 800f486:	f002 f9e4 	bl	8011852 <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 800f48a:	697b      	ldr	r3, [r7, #20]
 800f48c:	330e      	adds	r3, #14
 800f48e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f490:	6812      	ldr	r2, [r2, #0]
 800f492:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 800f494:	697b      	ldr	r3, [r7, #20]
 800f496:	3318      	adds	r3, #24
 800f498:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f49a:	6812      	ldr	r2, [r2, #0]
 800f49c:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 800f49e:	697b      	ldr	r3, [r7, #20]
 800f4a0:	2200      	movs	r2, #0
 800f4a2:	701a      	strb	r2, [r3, #0]
 800f4a4:	2200      	movs	r2, #0
 800f4a6:	f042 0201 	orr.w	r2, r2, #1
 800f4aa:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800f4ac:	697b      	ldr	r3, [r7, #20]
 800f4ae:	2200      	movs	r2, #0
 800f4b0:	f042 0208 	orr.w	r2, r2, #8
 800f4b4:	709a      	strb	r2, [r3, #2]
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 800f4ba:	697b      	ldr	r3, [r7, #20]
 800f4bc:	2206      	movs	r2, #6
 800f4be:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800f4c0:	697b      	ldr	r3, [r7, #20]
 800f4c2:	2204      	movs	r2, #4
 800f4c4:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800f4c6:	f640 0306 	movw	r3, #2054	; 0x806
 800f4ca:	9300      	str	r3, [sp, #0]
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	68ba      	ldr	r2, [r7, #8]
 800f4d0:	69b9      	ldr	r1, [r7, #24]
 800f4d2:	68f8      	ldr	r0, [r7, #12]
 800f4d4:	f001 faea 	bl	8010aac <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800f4d8:	69b8      	ldr	r0, [r7, #24]
 800f4da:	f7fe fa5d 	bl	800d998 <pbuf_free>
  p = NULL;
 800f4de:	2300      	movs	r3, #0
 800f4e0:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 800f4e2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800f4e6:	4618      	mov	r0, r3
 800f4e8:	3720      	adds	r7, #32
 800f4ea:	46bd      	mov	sp, r7
 800f4ec:	bd80      	pop	{r7, pc}
 800f4ee:	bf00      	nop
 800f4f0:	080135e0 	.word	0x080135e0
 800f4f4:	08013730 	.word	0x08013730
 800f4f8:	08013658 	.word	0x08013658
 800f4fc:	080137d0 	.word	0x080137d0
 800f500:	08013804 	.word	0x08013804

0800f504 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 800f504:	b580      	push	{r7, lr}
 800f506:	b088      	sub	sp, #32
 800f508:	af04      	add	r7, sp, #16
 800f50a:	60f8      	str	r0, [r7, #12]
 800f50c:	60b9      	str	r1, [r7, #8]
 800f50e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800f510:	68fb      	ldr	r3, [r7, #12]
 800f512:	f103 0129 	add.w	r1, r3, #41	; 0x29
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	f103 0029 	add.w	r0, r3, #41	; 0x29
 800f51c:	68fb      	ldr	r3, [r7, #12]
 800f51e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800f520:	2201      	movs	r2, #1
 800f522:	9203      	str	r2, [sp, #12]
 800f524:	68ba      	ldr	r2, [r7, #8]
 800f526:	9202      	str	r2, [sp, #8]
 800f528:	4a06      	ldr	r2, [pc, #24]	; (800f544 <etharp_request_dst+0x40>)
 800f52a:	9201      	str	r2, [sp, #4]
 800f52c:	9300      	str	r3, [sp, #0]
 800f52e:	4603      	mov	r3, r0
 800f530:	687a      	ldr	r2, [r7, #4]
 800f532:	68f8      	ldr	r0, [r7, #12]
 800f534:	f7ff ff5a 	bl	800f3ec <etharp_raw>
 800f538:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 800f53a:	4618      	mov	r0, r3
 800f53c:	3710      	adds	r7, #16
 800f53e:	46bd      	mov	sp, r7
 800f540:	bd80      	pop	{r7, pc}
 800f542:	bf00      	nop
 800f544:	08013d78 	.word	0x08013d78

0800f548 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800f548:	b580      	push	{r7, lr}
 800f54a:	b082      	sub	sp, #8
 800f54c:	af00      	add	r7, sp, #0
 800f54e:	6078      	str	r0, [r7, #4]
 800f550:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 800f552:	4a05      	ldr	r2, [pc, #20]	; (800f568 <etharp_request+0x20>)
 800f554:	6839      	ldr	r1, [r7, #0]
 800f556:	6878      	ldr	r0, [r7, #4]
 800f558:	f7ff ffd4 	bl	800f504 <etharp_request_dst>
 800f55c:	4603      	mov	r3, r0
}
 800f55e:	4618      	mov	r0, r3
 800f560:	3708      	adds	r7, #8
 800f562:	46bd      	mov	sp, r7
 800f564:	bd80      	pop	{r7, pc}
 800f566:	bf00      	nop
 800f568:	08013d70 	.word	0x08013d70

0800f56c <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 800f56c:	b580      	push	{r7, lr}
 800f56e:	b08e      	sub	sp, #56	; 0x38
 800f570:	af04      	add	r7, sp, #16
 800f572:	6078      	str	r0, [r7, #4]
 800f574:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 800f576:	4b7a      	ldr	r3, [pc, #488]	; (800f760 <icmp_input+0x1f4>)
 800f578:	689b      	ldr	r3, [r3, #8]
 800f57a:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 800f57c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f57e:	781b      	ldrb	r3, [r3, #0]
 800f580:	b29b      	uxth	r3, r3
 800f582:	f003 030f 	and.w	r3, r3, #15
 800f586:	b29b      	uxth	r3, r3
 800f588:	009b      	lsls	r3, r3, #2
 800f58a:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 800f58c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f58e:	2b13      	cmp	r3, #19
 800f590:	f240 80d1 	bls.w	800f736 <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	895b      	ldrh	r3, [r3, #10]
 800f598:	2b03      	cmp	r3, #3
 800f59a:	f240 80ce 	bls.w	800f73a <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	685b      	ldr	r3, [r3, #4]
 800f5a2:	781b      	ldrb	r3, [r3, #0]
 800f5a4:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 800f5a8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	f000 80bb 	beq.w	800f728 <icmp_input+0x1bc>
 800f5b2:	2b08      	cmp	r3, #8
 800f5b4:	f040 80bb 	bne.w	800f72e <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 800f5b8:	4b6a      	ldr	r3, [pc, #424]	; (800f764 <icmp_input+0x1f8>)
 800f5ba:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800f5bc:	4b68      	ldr	r3, [pc, #416]	; (800f760 <icmp_input+0x1f4>)
 800f5be:	695b      	ldr	r3, [r3, #20]
 800f5c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f5c4:	2be0      	cmp	r3, #224	; 0xe0
 800f5c6:	f000 80bf 	beq.w	800f748 <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800f5ca:	4b65      	ldr	r3, [pc, #404]	; (800f760 <icmp_input+0x1f4>)
 800f5cc:	695a      	ldr	r2, [r3, #20]
 800f5ce:	4b64      	ldr	r3, [pc, #400]	; (800f760 <icmp_input+0x1f4>)
 800f5d0:	681b      	ldr	r3, [r3, #0]
 800f5d2:	4619      	mov	r1, r3
 800f5d4:	4610      	mov	r0, r2
 800f5d6:	f000 fbc9 	bl	800fd6c <ip4_addr_isbroadcast_u32>
 800f5da:	4603      	mov	r3, r0
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	f040 80b5 	bne.w	800f74c <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	891b      	ldrh	r3, [r3, #8]
 800f5e6:	2b07      	cmp	r3, #7
 800f5e8:	f240 80a9 	bls.w	800f73e <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800f5ec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f5ee:	330e      	adds	r3, #14
 800f5f0:	b29b      	uxth	r3, r3
 800f5f2:	b21b      	sxth	r3, r3
 800f5f4:	4619      	mov	r1, r3
 800f5f6:	6878      	ldr	r0, [r7, #4]
 800f5f8:	f7fe f9aa 	bl	800d950 <pbuf_header>
 800f5fc:	4603      	mov	r3, r0
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d046      	beq.n	800f690 <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	891a      	ldrh	r2, [r3, #8]
 800f606:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f608:	4413      	add	r3, r2
 800f60a:	b29b      	uxth	r3, r3
 800f60c:	2200      	movs	r2, #0
 800f60e:	4619      	mov	r1, r3
 800f610:	2002      	movs	r0, #2
 800f612:	f7fd fe53 	bl	800d2bc <pbuf_alloc>
 800f616:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 800f618:	69bb      	ldr	r3, [r7, #24]
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	f000 8098 	beq.w	800f750 <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800f620:	69bb      	ldr	r3, [r7, #24]
 800f622:	895b      	ldrh	r3, [r3, #10]
 800f624:	461a      	mov	r2, r3
 800f626:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f628:	3308      	adds	r3, #8
 800f62a:	429a      	cmp	r2, r3
 800f62c:	d203      	bcs.n	800f636 <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 800f62e:	69b8      	ldr	r0, [r7, #24]
 800f630:	f7fe f9b2 	bl	800d998 <pbuf_free>
        goto icmperr;
 800f634:	e08d      	b.n	800f752 <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 800f636:	69bb      	ldr	r3, [r7, #24]
 800f638:	685b      	ldr	r3, [r3, #4]
 800f63a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800f63c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f63e:	4618      	mov	r0, r3
 800f640:	f002 f907 	bl	8011852 <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 800f644:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f646:	425b      	negs	r3, r3
 800f648:	b29b      	uxth	r3, r3
 800f64a:	b21b      	sxth	r3, r3
 800f64c:	4619      	mov	r1, r3
 800f64e:	69b8      	ldr	r0, [r7, #24]
 800f650:	f7fe f97e 	bl	800d950 <pbuf_header>
 800f654:	4603      	mov	r3, r0
 800f656:	2b00      	cmp	r3, #0
 800f658:	d009      	beq.n	800f66e <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800f65a:	4b43      	ldr	r3, [pc, #268]	; (800f768 <icmp_input+0x1fc>)
 800f65c:	22af      	movs	r2, #175	; 0xaf
 800f65e:	4943      	ldr	r1, [pc, #268]	; (800f76c <icmp_input+0x200>)
 800f660:	4843      	ldr	r0, [pc, #268]	; (800f770 <icmp_input+0x204>)
 800f662:	f002 f9af 	bl	80119c4 <iprintf>
        pbuf_free(r);
 800f666:	69b8      	ldr	r0, [r7, #24]
 800f668:	f7fe f996 	bl	800d998 <pbuf_free>
        goto icmperr;
 800f66c:	e071      	b.n	800f752 <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 800f66e:	6879      	ldr	r1, [r7, #4]
 800f670:	69b8      	ldr	r0, [r7, #24]
 800f672:	f7fe fac3 	bl	800dbfc <pbuf_copy>
 800f676:	4603      	mov	r3, r0
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d003      	beq.n	800f684 <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 800f67c:	69b8      	ldr	r0, [r7, #24]
 800f67e:	f7fe f98b 	bl	800d998 <pbuf_free>
        goto icmperr;
 800f682:	e066      	b.n	800f752 <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 800f684:	6878      	ldr	r0, [r7, #4]
 800f686:	f7fe f987 	bl	800d998 <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 800f68a:	69bb      	ldr	r3, [r7, #24]
 800f68c:	607b      	str	r3, [r7, #4]
 800f68e:	e015      	b.n	800f6bc <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800f690:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f692:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 800f696:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800f69a:	33f2      	adds	r3, #242	; 0xf2
 800f69c:	b29b      	uxth	r3, r3
 800f69e:	b21b      	sxth	r3, r3
 800f6a0:	4619      	mov	r1, r3
 800f6a2:	6878      	ldr	r0, [r7, #4]
 800f6a4:	f7fe f954 	bl	800d950 <pbuf_header>
 800f6a8:	4603      	mov	r3, r0
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d006      	beq.n	800f6bc <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800f6ae:	4b2e      	ldr	r3, [pc, #184]	; (800f768 <icmp_input+0x1fc>)
 800f6b0:	22c0      	movs	r2, #192	; 0xc0
 800f6b2:	4930      	ldr	r1, [pc, #192]	; (800f774 <icmp_input+0x208>)
 800f6b4:	482e      	ldr	r0, [pc, #184]	; (800f770 <icmp_input+0x204>)
 800f6b6:	f002 f985 	bl	80119c4 <iprintf>
        goto icmperr;
 800f6ba:	e04a      	b.n	800f752 <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	685b      	ldr	r3, [r3, #4]
 800f6c0:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 800f6c2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800f6c6:	4619      	mov	r1, r3
 800f6c8:	6878      	ldr	r0, [r7, #4]
 800f6ca:	f7fe f941 	bl	800d950 <pbuf_header>
 800f6ce:	4603      	mov	r3, r0
 800f6d0:	2b00      	cmp	r3, #0
 800f6d2:	d12b      	bne.n	800f72c <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	685b      	ldr	r3, [r3, #4]
 800f6d8:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 800f6da:	69fb      	ldr	r3, [r7, #28]
 800f6dc:	681a      	ldr	r2, [r3, #0]
 800f6de:	693b      	ldr	r3, [r7, #16]
 800f6e0:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800f6e2:	4b1f      	ldr	r3, [pc, #124]	; (800f760 <icmp_input+0x1f4>)
 800f6e4:	691a      	ldr	r2, [r3, #16]
 800f6e6:	693b      	ldr	r3, [r7, #16]
 800f6e8:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 800f6ea:	697b      	ldr	r3, [r7, #20]
 800f6ec:	2200      	movs	r2, #0
 800f6ee:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 800f6f0:	697b      	ldr	r3, [r7, #20]
 800f6f2:	2200      	movs	r2, #0
 800f6f4:	709a      	strb	r2, [r3, #2]
 800f6f6:	2200      	movs	r2, #0
 800f6f8:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 800f6fa:	693b      	ldr	r3, [r7, #16]
 800f6fc:	22ff      	movs	r2, #255	; 0xff
 800f6fe:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 800f700:	693b      	ldr	r3, [r7, #16]
 800f702:	2200      	movs	r2, #0
 800f704:	729a      	strb	r2, [r3, #10]
 800f706:	2200      	movs	r2, #0
 800f708:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800f70a:	683b      	ldr	r3, [r7, #0]
 800f70c:	9302      	str	r3, [sp, #8]
 800f70e:	2301      	movs	r3, #1
 800f710:	9301      	str	r3, [sp, #4]
 800f712:	2300      	movs	r3, #0
 800f714:	9300      	str	r3, [sp, #0]
 800f716:	23ff      	movs	r3, #255	; 0xff
 800f718:	2200      	movs	r2, #0
 800f71a:	69f9      	ldr	r1, [r7, #28]
 800f71c:	6878      	ldr	r0, [r7, #4]
 800f71e:	f000 fa53 	bl	800fbc8 <ip4_output_if>
 800f722:	4603      	mov	r3, r0
 800f724:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 800f726:	e001      	b.n	800f72c <icmp_input+0x1c0>
    break;
 800f728:	bf00      	nop
 800f72a:	e000      	b.n	800f72e <icmp_input+0x1c2>
    break;
 800f72c:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 800f72e:	6878      	ldr	r0, [r7, #4]
 800f730:	f7fe f932 	bl	800d998 <pbuf_free>
  return;
 800f734:	e011      	b.n	800f75a <icmp_input+0x1ee>
    goto lenerr;
 800f736:	bf00      	nop
 800f738:	e002      	b.n	800f740 <icmp_input+0x1d4>
    goto lenerr;
 800f73a:	bf00      	nop
 800f73c:	e000      	b.n	800f740 <icmp_input+0x1d4>
      goto lenerr;
 800f73e:	bf00      	nop
lenerr:
  pbuf_free(p);
 800f740:	6878      	ldr	r0, [r7, #4]
 800f742:	f7fe f929 	bl	800d998 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800f746:	e008      	b.n	800f75a <icmp_input+0x1ee>
      goto icmperr;
 800f748:	bf00      	nop
 800f74a:	e002      	b.n	800f752 <icmp_input+0x1e6>
      goto icmperr;
 800f74c:	bf00      	nop
 800f74e:	e000      	b.n	800f752 <icmp_input+0x1e6>
        goto icmperr;
 800f750:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 800f752:	6878      	ldr	r0, [r7, #4]
 800f754:	f7fe f920 	bl	800d998 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800f758:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 800f75a:	3728      	adds	r7, #40	; 0x28
 800f75c:	46bd      	mov	sp, r7
 800f75e:	bd80      	pop	{r7, pc}
 800f760:	20003fc8 	.word	0x20003fc8
 800f764:	20003fdc 	.word	0x20003fdc
 800f768:	08013848 	.word	0x08013848
 800f76c:	08013880 	.word	0x08013880
 800f770:	080138b8 	.word	0x080138b8
 800f774:	080138e0 	.word	0x080138e0

0800f778 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 800f778:	b580      	push	{r7, lr}
 800f77a:	b082      	sub	sp, #8
 800f77c:	af00      	add	r7, sp, #0
 800f77e:	6078      	str	r0, [r7, #4]
 800f780:	460b      	mov	r3, r1
 800f782:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 800f784:	78fb      	ldrb	r3, [r7, #3]
 800f786:	461a      	mov	r2, r3
 800f788:	2103      	movs	r1, #3
 800f78a:	6878      	ldr	r0, [r7, #4]
 800f78c:	f000 f814 	bl	800f7b8 <icmp_send_response>
}
 800f790:	bf00      	nop
 800f792:	3708      	adds	r7, #8
 800f794:	46bd      	mov	sp, r7
 800f796:	bd80      	pop	{r7, pc}

0800f798 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 800f798:	b580      	push	{r7, lr}
 800f79a:	b082      	sub	sp, #8
 800f79c:	af00      	add	r7, sp, #0
 800f79e:	6078      	str	r0, [r7, #4]
 800f7a0:	460b      	mov	r3, r1
 800f7a2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 800f7a4:	78fb      	ldrb	r3, [r7, #3]
 800f7a6:	461a      	mov	r2, r3
 800f7a8:	210b      	movs	r1, #11
 800f7aa:	6878      	ldr	r0, [r7, #4]
 800f7ac:	f000 f804 	bl	800f7b8 <icmp_send_response>
}
 800f7b0:	bf00      	nop
 800f7b2:	3708      	adds	r7, #8
 800f7b4:	46bd      	mov	sp, r7
 800f7b6:	bd80      	pop	{r7, pc}

0800f7b8 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 800f7b8:	b580      	push	{r7, lr}
 800f7ba:	b08c      	sub	sp, #48	; 0x30
 800f7bc:	af04      	add	r7, sp, #16
 800f7be:	6078      	str	r0, [r7, #4]
 800f7c0:	460b      	mov	r3, r1
 800f7c2:	70fb      	strb	r3, [r7, #3]
 800f7c4:	4613      	mov	r3, r2
 800f7c6:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800f7c8:	2200      	movs	r2, #0
 800f7ca:	2124      	movs	r1, #36	; 0x24
 800f7cc:	2001      	movs	r0, #1
 800f7ce:	f7fd fd75 	bl	800d2bc <pbuf_alloc>
 800f7d2:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 800f7d4:	69fb      	ldr	r3, [r7, #28]
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d04c      	beq.n	800f874 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800f7da:	69fb      	ldr	r3, [r7, #28]
 800f7dc:	895b      	ldrh	r3, [r3, #10]
 800f7de:	2b23      	cmp	r3, #35	; 0x23
 800f7e0:	d806      	bhi.n	800f7f0 <icmp_send_response+0x38>
 800f7e2:	4b26      	ldr	r3, [pc, #152]	; (800f87c <icmp_send_response+0xc4>)
 800f7e4:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800f7e8:	4925      	ldr	r1, [pc, #148]	; (800f880 <icmp_send_response+0xc8>)
 800f7ea:	4826      	ldr	r0, [pc, #152]	; (800f884 <icmp_send_response+0xcc>)
 800f7ec:	f002 f8ea 	bl	80119c4 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	685b      	ldr	r3, [r3, #4]
 800f7f4:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800f7f6:	69fb      	ldr	r3, [r7, #28]
 800f7f8:	685b      	ldr	r3, [r3, #4]
 800f7fa:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 800f7fc:	697b      	ldr	r3, [r7, #20]
 800f7fe:	78fa      	ldrb	r2, [r7, #3]
 800f800:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 800f802:	697b      	ldr	r3, [r7, #20]
 800f804:	78ba      	ldrb	r2, [r7, #2]
 800f806:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 800f808:	697b      	ldr	r3, [r7, #20]
 800f80a:	2200      	movs	r2, #0
 800f80c:	711a      	strb	r2, [r3, #4]
 800f80e:	2200      	movs	r2, #0
 800f810:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 800f812:	697b      	ldr	r3, [r7, #20]
 800f814:	2200      	movs	r2, #0
 800f816:	719a      	strb	r2, [r3, #6]
 800f818:	2200      	movs	r2, #0
 800f81a:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800f81c:	69fb      	ldr	r3, [r7, #28]
 800f81e:	685b      	ldr	r3, [r3, #4]
 800f820:	f103 0008 	add.w	r0, r3, #8
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	685b      	ldr	r3, [r3, #4]
 800f828:	221c      	movs	r2, #28
 800f82a:	4619      	mov	r1, r3
 800f82c:	f002 f811 	bl	8011852 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800f830:	69bb      	ldr	r3, [r7, #24]
 800f832:	68db      	ldr	r3, [r3, #12]
 800f834:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 800f836:	f107 030c 	add.w	r3, r7, #12
 800f83a:	4618      	mov	r0, r3
 800f83c:	f000 f824 	bl	800f888 <ip4_route>
 800f840:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 800f842:	693b      	ldr	r3, [r7, #16]
 800f844:	2b00      	cmp	r3, #0
 800f846:	d011      	beq.n	800f86c <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800f848:	697b      	ldr	r3, [r7, #20]
 800f84a:	2200      	movs	r2, #0
 800f84c:	709a      	strb	r2, [r3, #2]
 800f84e:	2200      	movs	r2, #0
 800f850:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800f852:	f107 020c 	add.w	r2, r7, #12
 800f856:	693b      	ldr	r3, [r7, #16]
 800f858:	9302      	str	r3, [sp, #8]
 800f85a:	2301      	movs	r3, #1
 800f85c:	9301      	str	r3, [sp, #4]
 800f85e:	2300      	movs	r3, #0
 800f860:	9300      	str	r3, [sp, #0]
 800f862:	23ff      	movs	r3, #255	; 0xff
 800f864:	2100      	movs	r1, #0
 800f866:	69f8      	ldr	r0, [r7, #28]
 800f868:	f000 f9ae 	bl	800fbc8 <ip4_output_if>
  }
  pbuf_free(q);
 800f86c:	69f8      	ldr	r0, [r7, #28]
 800f86e:	f7fe f893 	bl	800d998 <pbuf_free>
 800f872:	e000      	b.n	800f876 <icmp_send_response+0xbe>
    return;
 800f874:	bf00      	nop
}
 800f876:	3720      	adds	r7, #32
 800f878:	46bd      	mov	sp, r7
 800f87a:	bd80      	pop	{r7, pc}
 800f87c:	08013848 	.word	0x08013848
 800f880:	08013914 	.word	0x08013914
 800f884:	080138b8 	.word	0x080138b8

0800f888 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 800f888:	b480      	push	{r7}
 800f88a:	b085      	sub	sp, #20
 800f88c:	af00      	add	r7, sp, #0
 800f88e:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800f890:	4b30      	ldr	r3, [pc, #192]	; (800f954 <ip4_route+0xcc>)
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	60fb      	str	r3, [r7, #12]
 800f896:	e036      	b.n	800f906 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f89e:	f003 0301 	and.w	r3, r3, #1
 800f8a2:	b2db      	uxtb	r3, r3
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d02b      	beq.n	800f900 <ip4_route+0x78>
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f8ae:	089b      	lsrs	r3, r3, #2
 800f8b0:	f003 0301 	and.w	r3, r3, #1
 800f8b4:	b2db      	uxtb	r3, r3
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d022      	beq.n	800f900 <ip4_route+0x78>
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	3304      	adds	r3, #4
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d01d      	beq.n	800f900 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	681a      	ldr	r2, [r3, #0]
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	3304      	adds	r3, #4
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	405a      	eors	r2, r3
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	3308      	adds	r3, #8
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	4013      	ands	r3, r2
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d101      	bne.n	800f8e0 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 800f8dc:	68fb      	ldr	r3, [r7, #12]
 800f8de:	e033      	b.n	800f948 <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f8e6:	f003 0302 	and.w	r3, r3, #2
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d108      	bne.n	800f900 <ip4_route+0x78>
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	681a      	ldr	r2, [r3, #0]
 800f8f2:	68fb      	ldr	r3, [r7, #12]
 800f8f4:	330c      	adds	r3, #12
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	429a      	cmp	r2, r3
 800f8fa:	d101      	bne.n	800f900 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	e023      	b.n	800f948 <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	681b      	ldr	r3, [r3, #0]
 800f904:	60fb      	str	r3, [r7, #12]
 800f906:	68fb      	ldr	r3, [r7, #12]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d1c5      	bne.n	800f898 <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800f90c:	4b12      	ldr	r3, [pc, #72]	; (800f958 <ip4_route+0xd0>)
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	2b00      	cmp	r3, #0
 800f912:	d015      	beq.n	800f940 <ip4_route+0xb8>
 800f914:	4b10      	ldr	r3, [pc, #64]	; (800f958 <ip4_route+0xd0>)
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f91c:	f003 0301 	and.w	r3, r3, #1
 800f920:	2b00      	cmp	r3, #0
 800f922:	d00d      	beq.n	800f940 <ip4_route+0xb8>
 800f924:	4b0c      	ldr	r3, [pc, #48]	; (800f958 <ip4_route+0xd0>)
 800f926:	681b      	ldr	r3, [r3, #0]
 800f928:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f92c:	f003 0304 	and.w	r3, r3, #4
 800f930:	2b00      	cmp	r3, #0
 800f932:	d005      	beq.n	800f940 <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 800f934:	4b08      	ldr	r3, [pc, #32]	; (800f958 <ip4_route+0xd0>)
 800f936:	681b      	ldr	r3, [r3, #0]
 800f938:	3304      	adds	r3, #4
 800f93a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d101      	bne.n	800f944 <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 800f940:	2300      	movs	r3, #0
 800f942:	e001      	b.n	800f948 <ip4_route+0xc0>
  }

  return netif_default;
 800f944:	4b04      	ldr	r3, [pc, #16]	; (800f958 <ip4_route+0xd0>)
 800f946:	681b      	ldr	r3, [r3, #0]
}
 800f948:	4618      	mov	r0, r3
 800f94a:	3714      	adds	r7, #20
 800f94c:	46bd      	mov	sp, r7
 800f94e:	bc80      	pop	{r7}
 800f950:	4770      	bx	lr
 800f952:	bf00      	nop
 800f954:	20006ff4 	.word	0x20006ff4
 800f958:	20006ff8 	.word	0x20006ff8

0800f95c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800f95c:	b580      	push	{r7, lr}
 800f95e:	b086      	sub	sp, #24
 800f960:	af00      	add	r7, sp, #0
 800f962:	6078      	str	r0, [r7, #4]
 800f964:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	685b      	ldr	r3, [r3, #4]
 800f96a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 800f96c:	697b      	ldr	r3, [r7, #20]
 800f96e:	781b      	ldrb	r3, [r3, #0]
 800f970:	091b      	lsrs	r3, r3, #4
 800f972:	b2db      	uxtb	r3, r3
 800f974:	2b04      	cmp	r3, #4
 800f976:	d004      	beq.n	800f982 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800f978:	6878      	ldr	r0, [r7, #4]
 800f97a:	f7fe f80d 	bl	800d998 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 800f97e:	2300      	movs	r3, #0
 800f980:	e11a      	b.n	800fbb8 <ip4_input+0x25c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 800f982:	697b      	ldr	r3, [r7, #20]
 800f984:	781b      	ldrb	r3, [r3, #0]
 800f986:	b29b      	uxth	r3, r3
 800f988:	f003 030f 	and.w	r3, r3, #15
 800f98c:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 800f98e:	897b      	ldrh	r3, [r7, #10]
 800f990:	009b      	lsls	r3, r3, #2
 800f992:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800f994:	697b      	ldr	r3, [r7, #20]
 800f996:	885b      	ldrh	r3, [r3, #2]
 800f998:	b29b      	uxth	r3, r3
 800f99a:	4618      	mov	r0, r3
 800f99c:	f7fc ff26 	bl	800c7ec <lwip_htons>
 800f9a0:	4603      	mov	r3, r0
 800f9a2:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	891b      	ldrh	r3, [r3, #8]
 800f9a8:	893a      	ldrh	r2, [r7, #8]
 800f9aa:	429a      	cmp	r2, r3
 800f9ac:	d204      	bcs.n	800f9b8 <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 800f9ae:	893b      	ldrh	r3, [r7, #8]
 800f9b0:	4619      	mov	r1, r3
 800f9b2:	6878      	ldr	r0, [r7, #4]
 800f9b4:	f7fd fe7c 	bl	800d6b0 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	895b      	ldrh	r3, [r3, #10]
 800f9bc:	897a      	ldrh	r2, [r7, #10]
 800f9be:	429a      	cmp	r2, r3
 800f9c0:	d807      	bhi.n	800f9d2 <ip4_input+0x76>
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	891b      	ldrh	r3, [r3, #8]
 800f9c6:	893a      	ldrh	r2, [r7, #8]
 800f9c8:	429a      	cmp	r2, r3
 800f9ca:	d802      	bhi.n	800f9d2 <ip4_input+0x76>
 800f9cc:	897b      	ldrh	r3, [r7, #10]
 800f9ce:	2b13      	cmp	r3, #19
 800f9d0:	d804      	bhi.n	800f9dc <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 800f9d2:	6878      	ldr	r0, [r7, #4]
 800f9d4:	f7fd ffe0 	bl	800d998 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 800f9d8:	2300      	movs	r3, #0
 800f9da:	e0ed      	b.n	800fbb8 <ip4_input+0x25c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800f9dc:	697b      	ldr	r3, [r7, #20]
 800f9de:	691b      	ldr	r3, [r3, #16]
 800f9e0:	4a77      	ldr	r2, [pc, #476]	; (800fbc0 <ip4_input+0x264>)
 800f9e2:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800f9e4:	697b      	ldr	r3, [r7, #20]
 800f9e6:	68db      	ldr	r3, [r3, #12]
 800f9e8:	4a75      	ldr	r2, [pc, #468]	; (800fbc0 <ip4_input+0x264>)
 800f9ea:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800f9ec:	4b74      	ldr	r3, [pc, #464]	; (800fbc0 <ip4_input+0x264>)
 800f9ee:	695b      	ldr	r3, [r3, #20]
 800f9f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f9f4:	2be0      	cmp	r3, #224	; 0xe0
 800f9f6:	d112      	bne.n	800fa1e <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800f9f8:	683b      	ldr	r3, [r7, #0]
 800f9fa:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f9fe:	f003 0301 	and.w	r3, r3, #1
 800fa02:	b2db      	uxtb	r3, r3
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d007      	beq.n	800fa18 <ip4_input+0xbc>
 800fa08:	683b      	ldr	r3, [r7, #0]
 800fa0a:	3304      	adds	r3, #4
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d002      	beq.n	800fa18 <ip4_input+0xbc>
      netif = inp;
 800fa12:	683b      	ldr	r3, [r7, #0]
 800fa14:	613b      	str	r3, [r7, #16]
 800fa16:	e041      	b.n	800fa9c <ip4_input+0x140>
    } else {
      netif = NULL;
 800fa18:	2300      	movs	r3, #0
 800fa1a:	613b      	str	r3, [r7, #16]
 800fa1c:	e03e      	b.n	800fa9c <ip4_input+0x140>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 800fa1e:	2301      	movs	r3, #1
 800fa20:	60fb      	str	r3, [r7, #12]
    netif = inp;
 800fa22:	683b      	ldr	r3, [r7, #0]
 800fa24:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800fa26:	693b      	ldr	r3, [r7, #16]
 800fa28:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fa2c:	f003 0301 	and.w	r3, r3, #1
 800fa30:	b2db      	uxtb	r3, r3
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d014      	beq.n	800fa60 <ip4_input+0x104>
 800fa36:	693b      	ldr	r3, [r7, #16]
 800fa38:	3304      	adds	r3, #4
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d00f      	beq.n	800fa60 <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800fa40:	4b5f      	ldr	r3, [pc, #380]	; (800fbc0 <ip4_input+0x264>)
 800fa42:	695a      	ldr	r2, [r3, #20]
 800fa44:	693b      	ldr	r3, [r7, #16]
 800fa46:	3304      	adds	r3, #4
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	429a      	cmp	r2, r3
 800fa4c:	d026      	beq.n	800fa9c <ip4_input+0x140>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800fa4e:	4b5c      	ldr	r3, [pc, #368]	; (800fbc0 <ip4_input+0x264>)
 800fa50:	695b      	ldr	r3, [r3, #20]
 800fa52:	6939      	ldr	r1, [r7, #16]
 800fa54:	4618      	mov	r0, r3
 800fa56:	f000 f989 	bl	800fd6c <ip4_addr_isbroadcast_u32>
 800fa5a:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d11d      	bne.n	800fa9c <ip4_input+0x140>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d00d      	beq.n	800fa82 <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 800fa66:	4b56      	ldr	r3, [pc, #344]	; (800fbc0 <ip4_input+0x264>)
 800fa68:	695b      	ldr	r3, [r3, #20]
 800fa6a:	b2db      	uxtb	r3, r3
 800fa6c:	2b7f      	cmp	r3, #127	; 0x7f
 800fa6e:	d102      	bne.n	800fa76 <ip4_input+0x11a>
          netif = NULL;
 800fa70:	2300      	movs	r3, #0
 800fa72:	613b      	str	r3, [r7, #16]
          break;
 800fa74:	e012      	b.n	800fa9c <ip4_input+0x140>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 800fa76:	2300      	movs	r3, #0
 800fa78:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 800fa7a:	4b52      	ldr	r3, [pc, #328]	; (800fbc4 <ip4_input+0x268>)
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	613b      	str	r3, [r7, #16]
 800fa80:	e002      	b.n	800fa88 <ip4_input+0x12c>
      } else {
        netif = netif->next;
 800fa82:	693b      	ldr	r3, [r7, #16]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 800fa88:	693a      	ldr	r2, [r7, #16]
 800fa8a:	683b      	ldr	r3, [r7, #0]
 800fa8c:	429a      	cmp	r2, r3
 800fa8e:	d102      	bne.n	800fa96 <ip4_input+0x13a>
        netif = netif->next;
 800fa90:	693b      	ldr	r3, [r7, #16]
 800fa92:	681b      	ldr	r3, [r3, #0]
 800fa94:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 800fa96:	693b      	ldr	r3, [r7, #16]
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d1c4      	bne.n	800fa26 <ip4_input+0xca>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800fa9c:	4b48      	ldr	r3, [pc, #288]	; (800fbc0 <ip4_input+0x264>)
 800fa9e:	691b      	ldr	r3, [r3, #16]
 800faa0:	6839      	ldr	r1, [r7, #0]
 800faa2:	4618      	mov	r0, r3
 800faa4:	f000 f962 	bl	800fd6c <ip4_addr_isbroadcast_u32>
 800faa8:	4603      	mov	r3, r0
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d105      	bne.n	800faba <ip4_input+0x15e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800faae:	4b44      	ldr	r3, [pc, #272]	; (800fbc0 <ip4_input+0x264>)
 800fab0:	691b      	ldr	r3, [r3, #16]
 800fab2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800fab6:	2be0      	cmp	r3, #224	; 0xe0
 800fab8:	d104      	bne.n	800fac4 <ip4_input+0x168>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 800faba:	6878      	ldr	r0, [r7, #4]
 800fabc:	f7fd ff6c 	bl	800d998 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 800fac0:	2300      	movs	r3, #0
 800fac2:	e079      	b.n	800fbb8 <ip4_input+0x25c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 800fac4:	693b      	ldr	r3, [r7, #16]
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d104      	bne.n	800fad4 <ip4_input+0x178>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 800faca:	6878      	ldr	r0, [r7, #4]
 800facc:	f7fd ff64 	bl	800d998 <pbuf_free>
    return ERR_OK;
 800fad0:	2300      	movs	r3, #0
 800fad2:	e071      	b.n	800fbb8 <ip4_input+0x25c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800fad4:	697b      	ldr	r3, [r7, #20]
 800fad6:	88db      	ldrh	r3, [r3, #6]
 800fad8:	b29b      	uxth	r3, r3
 800fada:	461a      	mov	r2, r3
 800fadc:	f64f 733f 	movw	r3, #65343	; 0xff3f
 800fae0:	4013      	ands	r3, r2
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d00b      	beq.n	800fafe <ip4_input+0x1a2>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 800fae6:	6878      	ldr	r0, [r7, #4]
 800fae8:	f000 fc84 	bl	80103f4 <ip4_reass>
 800faec:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	2b00      	cmp	r3, #0
 800faf2:	d101      	bne.n	800faf8 <ip4_input+0x19c>
      return ERR_OK;
 800faf4:	2300      	movs	r3, #0
 800faf6:	e05f      	b.n	800fbb8 <ip4_input+0x25c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	685b      	ldr	r3, [r3, #4]
 800fafc:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 800fafe:	4a30      	ldr	r2, [pc, #192]	; (800fbc0 <ip4_input+0x264>)
 800fb00:	693b      	ldr	r3, [r7, #16]
 800fb02:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 800fb04:	4a2e      	ldr	r2, [pc, #184]	; (800fbc0 <ip4_input+0x264>)
 800fb06:	683b      	ldr	r3, [r7, #0]
 800fb08:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 800fb0a:	4a2d      	ldr	r2, [pc, #180]	; (800fbc0 <ip4_input+0x264>)
 800fb0c:	697b      	ldr	r3, [r7, #20]
 800fb0e:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 800fb10:	697b      	ldr	r3, [r7, #20]
 800fb12:	781b      	ldrb	r3, [r3, #0]
 800fb14:	b29b      	uxth	r3, r3
 800fb16:	f003 030f 	and.w	r3, r3, #15
 800fb1a:	b29b      	uxth	r3, r3
 800fb1c:	009b      	lsls	r3, r3, #2
 800fb1e:	b29a      	uxth	r2, r3
 800fb20:	4b27      	ldr	r3, [pc, #156]	; (800fbc0 <ip4_input+0x264>)
 800fb22:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 800fb24:	897b      	ldrh	r3, [r7, #10]
 800fb26:	425b      	negs	r3, r3
 800fb28:	b29b      	uxth	r3, r3
 800fb2a:	b21b      	sxth	r3, r3
 800fb2c:	4619      	mov	r1, r3
 800fb2e:	6878      	ldr	r0, [r7, #4]
 800fb30:	f7fd ff0e 	bl	800d950 <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 800fb34:	697b      	ldr	r3, [r7, #20]
 800fb36:	7a5b      	ldrb	r3, [r3, #9]
 800fb38:	2b01      	cmp	r3, #1
 800fb3a:	d006      	beq.n	800fb4a <ip4_input+0x1ee>
 800fb3c:	2b11      	cmp	r3, #17
 800fb3e:	d109      	bne.n	800fb54 <ip4_input+0x1f8>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 800fb40:	6839      	ldr	r1, [r7, #0]
 800fb42:	6878      	ldr	r0, [r7, #4]
 800fb44:	f7fe faca 	bl	800e0dc <udp_input>
      break;
 800fb48:	e023      	b.n	800fb92 <ip4_input+0x236>
      break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 800fb4a:	6839      	ldr	r1, [r7, #0]
 800fb4c:	6878      	ldr	r0, [r7, #4]
 800fb4e:	f7ff fd0d 	bl	800f56c <icmp_input>
      break;
 800fb52:	e01e      	b.n	800fb92 <ip4_input+0x236>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800fb54:	4b1a      	ldr	r3, [pc, #104]	; (800fbc0 <ip4_input+0x264>)
 800fb56:	695b      	ldr	r3, [r3, #20]
 800fb58:	6939      	ldr	r1, [r7, #16]
 800fb5a:	4618      	mov	r0, r3
 800fb5c:	f000 f906 	bl	800fd6c <ip4_addr_isbroadcast_u32>
 800fb60:	4603      	mov	r3, r0
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d112      	bne.n	800fb8c <ip4_input+0x230>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800fb66:	4b16      	ldr	r3, [pc, #88]	; (800fbc0 <ip4_input+0x264>)
 800fb68:	695b      	ldr	r3, [r3, #20]
 800fb6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800fb6e:	2be0      	cmp	r3, #224	; 0xe0
 800fb70:	d00c      	beq.n	800fb8c <ip4_input+0x230>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 800fb72:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800fb76:	4619      	mov	r1, r3
 800fb78:	6878      	ldr	r0, [r7, #4]
 800fb7a:	f7fd fefb 	bl	800d974 <pbuf_header_force>
        p->payload = iphdr;
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	697a      	ldr	r2, [r7, #20]
 800fb82:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800fb84:	2102      	movs	r1, #2
 800fb86:	6878      	ldr	r0, [r7, #4]
 800fb88:	f7ff fdf6 	bl	800f778 <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 800fb8c:	6878      	ldr	r0, [r7, #4]
 800fb8e:	f7fd ff03 	bl	800d998 <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 800fb92:	4b0b      	ldr	r3, [pc, #44]	; (800fbc0 <ip4_input+0x264>)
 800fb94:	2200      	movs	r2, #0
 800fb96:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 800fb98:	4b09      	ldr	r3, [pc, #36]	; (800fbc0 <ip4_input+0x264>)
 800fb9a:	2200      	movs	r2, #0
 800fb9c:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 800fb9e:	4b08      	ldr	r3, [pc, #32]	; (800fbc0 <ip4_input+0x264>)
 800fba0:	2200      	movs	r2, #0
 800fba2:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 800fba4:	4b06      	ldr	r3, [pc, #24]	; (800fbc0 <ip4_input+0x264>)
 800fba6:	2200      	movs	r2, #0
 800fba8:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800fbaa:	4b05      	ldr	r3, [pc, #20]	; (800fbc0 <ip4_input+0x264>)
 800fbac:	2200      	movs	r2, #0
 800fbae:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800fbb0:	4b03      	ldr	r3, [pc, #12]	; (800fbc0 <ip4_input+0x264>)
 800fbb2:	2200      	movs	r2, #0
 800fbb4:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 800fbb6:	2300      	movs	r3, #0
}
 800fbb8:	4618      	mov	r0, r3
 800fbba:	3718      	adds	r7, #24
 800fbbc:	46bd      	mov	sp, r7
 800fbbe:	bd80      	pop	{r7, pc}
 800fbc0:	20003fc8 	.word	0x20003fc8
 800fbc4:	20006ff4 	.word	0x20006ff4

0800fbc8 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800fbc8:	b580      	push	{r7, lr}
 800fbca:	b08a      	sub	sp, #40	; 0x28
 800fbcc:	af04      	add	r7, sp, #16
 800fbce:	60f8      	str	r0, [r7, #12]
 800fbd0:	60b9      	str	r1, [r7, #8]
 800fbd2:	607a      	str	r2, [r7, #4]
 800fbd4:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 800fbd6:	68bb      	ldr	r3, [r7, #8]
 800fbd8:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d009      	beq.n	800fbf4 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 800fbe0:	68bb      	ldr	r3, [r7, #8]
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d003      	beq.n	800fbee <ip4_output_if+0x26>
 800fbe6:	68bb      	ldr	r3, [r7, #8]
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d102      	bne.n	800fbf4 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 800fbee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbf0:	3304      	adds	r3, #4
 800fbf2:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800fbf4:	78fa      	ldrb	r2, [r7, #3]
 800fbf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbf8:	9302      	str	r3, [sp, #8]
 800fbfa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800fbfe:	9301      	str	r3, [sp, #4]
 800fc00:	f897 3020 	ldrb.w	r3, [r7, #32]
 800fc04:	9300      	str	r3, [sp, #0]
 800fc06:	4613      	mov	r3, r2
 800fc08:	687a      	ldr	r2, [r7, #4]
 800fc0a:	6979      	ldr	r1, [r7, #20]
 800fc0c:	68f8      	ldr	r0, [r7, #12]
 800fc0e:	f000 f805 	bl	800fc1c <ip4_output_if_src>
 800fc12:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 800fc14:	4618      	mov	r0, r3
 800fc16:	3718      	adds	r7, #24
 800fc18:	46bd      	mov	sp, r7
 800fc1a:	bd80      	pop	{r7, pc}

0800fc1c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800fc1c:	b580      	push	{r7, lr}
 800fc1e:	b088      	sub	sp, #32
 800fc20:	af00      	add	r7, sp, #0
 800fc22:	60f8      	str	r0, [r7, #12]
 800fc24:	60b9      	str	r1, [r7, #8]
 800fc26:	607a      	str	r2, [r7, #4]
 800fc28:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	89db      	ldrh	r3, [r3, #14]
 800fc2e:	2b01      	cmp	r3, #1
 800fc30:	d006      	beq.n	800fc40 <ip4_output_if_src+0x24>
 800fc32:	4b48      	ldr	r3, [pc, #288]	; (800fd54 <ip4_output_if_src+0x138>)
 800fc34:	f240 3233 	movw	r2, #819	; 0x333
 800fc38:	4947      	ldr	r1, [pc, #284]	; (800fd58 <ip4_output_if_src+0x13c>)
 800fc3a:	4848      	ldr	r0, [pc, #288]	; (800fd5c <ip4_output_if_src+0x140>)
 800fc3c:	f001 fec2 	bl	80119c4 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d060      	beq.n	800fd08 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 800fc46:	2314      	movs	r3, #20
 800fc48:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 800fc4a:	2114      	movs	r1, #20
 800fc4c:	68f8      	ldr	r0, [r7, #12]
 800fc4e:	f7fd fe7f 	bl	800d950 <pbuf_header>
 800fc52:	4603      	mov	r3, r0
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	d002      	beq.n	800fc5e <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800fc58:	f06f 0301 	mvn.w	r3, #1
 800fc5c:	e075      	b.n	800fd4a <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	685b      	ldr	r3, [r3, #4]
 800fc62:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800fc64:	68fb      	ldr	r3, [r7, #12]
 800fc66:	895b      	ldrh	r3, [r3, #10]
 800fc68:	2b13      	cmp	r3, #19
 800fc6a:	d806      	bhi.n	800fc7a <ip4_output_if_src+0x5e>
 800fc6c:	4b39      	ldr	r3, [pc, #228]	; (800fd54 <ip4_output_if_src+0x138>)
 800fc6e:	f240 3261 	movw	r2, #865	; 0x361
 800fc72:	493b      	ldr	r1, [pc, #236]	; (800fd60 <ip4_output_if_src+0x144>)
 800fc74:	4839      	ldr	r0, [pc, #228]	; (800fd5c <ip4_output_if_src+0x140>)
 800fc76:	f001 fea5 	bl	80119c4 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800fc7a:	69fb      	ldr	r3, [r7, #28]
 800fc7c:	78fa      	ldrb	r2, [r7, #3]
 800fc7e:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 800fc80:	69fb      	ldr	r3, [r7, #28]
 800fc82:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800fc86:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	681a      	ldr	r2, [r3, #0]
 800fc8c:	69fb      	ldr	r3, [r7, #28]
 800fc8e:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800fc90:	8b7b      	ldrh	r3, [r7, #26]
 800fc92:	089b      	lsrs	r3, r3, #2
 800fc94:	b29b      	uxth	r3, r3
 800fc96:	b2db      	uxtb	r3, r3
 800fc98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fc9c:	b2da      	uxtb	r2, r3
 800fc9e:	69fb      	ldr	r3, [r7, #28]
 800fca0:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 800fca2:	69fb      	ldr	r3, [r7, #28]
 800fca4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800fca8:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800fcaa:	68fb      	ldr	r3, [r7, #12]
 800fcac:	891b      	ldrh	r3, [r3, #8]
 800fcae:	4618      	mov	r0, r3
 800fcb0:	f7fc fd9c 	bl	800c7ec <lwip_htons>
 800fcb4:	4603      	mov	r3, r0
 800fcb6:	461a      	mov	r2, r3
 800fcb8:	69fb      	ldr	r3, [r7, #28]
 800fcba:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800fcbc:	69fb      	ldr	r3, [r7, #28]
 800fcbe:	2200      	movs	r2, #0
 800fcc0:	719a      	strb	r2, [r3, #6]
 800fcc2:	2200      	movs	r2, #0
 800fcc4:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800fcc6:	4b27      	ldr	r3, [pc, #156]	; (800fd64 <ip4_output_if_src+0x148>)
 800fcc8:	881b      	ldrh	r3, [r3, #0]
 800fcca:	4618      	mov	r0, r3
 800fccc:	f7fc fd8e 	bl	800c7ec <lwip_htons>
 800fcd0:	4603      	mov	r3, r0
 800fcd2:	461a      	mov	r2, r3
 800fcd4:	69fb      	ldr	r3, [r7, #28]
 800fcd6:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800fcd8:	4b22      	ldr	r3, [pc, #136]	; (800fd64 <ip4_output_if_src+0x148>)
 800fcda:	881b      	ldrh	r3, [r3, #0]
 800fcdc:	3301      	adds	r3, #1
 800fcde:	b29a      	uxth	r2, r3
 800fce0:	4b20      	ldr	r3, [pc, #128]	; (800fd64 <ip4_output_if_src+0x148>)
 800fce2:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 800fce4:	68bb      	ldr	r3, [r7, #8]
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d104      	bne.n	800fcf4 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800fcea:	4b1f      	ldr	r3, [pc, #124]	; (800fd68 <ip4_output_if_src+0x14c>)
 800fcec:	681a      	ldr	r2, [r3, #0]
 800fcee:	69fb      	ldr	r3, [r7, #28]
 800fcf0:	60da      	str	r2, [r3, #12]
 800fcf2:	e003      	b.n	800fcfc <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800fcf4:	68bb      	ldr	r3, [r7, #8]
 800fcf6:	681a      	ldr	r2, [r3, #0]
 800fcf8:	69fb      	ldr	r3, [r7, #28]
 800fcfa:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800fcfc:	69fb      	ldr	r3, [r7, #28]
 800fcfe:	2200      	movs	r2, #0
 800fd00:	729a      	strb	r2, [r3, #10]
 800fd02:	2200      	movs	r2, #0
 800fd04:	72da      	strb	r2, [r3, #11]
 800fd06:	e008      	b.n	800fd1a <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	685b      	ldr	r3, [r3, #4]
 800fd0c:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 800fd0e:	69fb      	ldr	r3, [r7, #28]
 800fd10:	691b      	ldr	r3, [r3, #16]
 800fd12:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 800fd14:	f107 0314 	add.w	r3, r7, #20
 800fd18:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800fd1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd1c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	d00c      	beq.n	800fd3c <ip4_output_if_src+0x120>
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	891a      	ldrh	r2, [r3, #8]
 800fd26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd28:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800fd2a:	429a      	cmp	r2, r3
 800fd2c:	d906      	bls.n	800fd3c <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 800fd2e:	687a      	ldr	r2, [r7, #4]
 800fd30:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fd32:	68f8      	ldr	r0, [r7, #12]
 800fd34:	f000 fd08 	bl	8010748 <ip4_frag>
 800fd38:	4603      	mov	r3, r0
 800fd3a:	e006      	b.n	800fd4a <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 800fd3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd3e:	695b      	ldr	r3, [r3, #20]
 800fd40:	687a      	ldr	r2, [r7, #4]
 800fd42:	68f9      	ldr	r1, [r7, #12]
 800fd44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fd46:	4798      	blx	r3
 800fd48:	4603      	mov	r3, r0
}
 800fd4a:	4618      	mov	r0, r3
 800fd4c:	3720      	adds	r7, #32
 800fd4e:	46bd      	mov	sp, r7
 800fd50:	bd80      	pop	{r7, pc}
 800fd52:	bf00      	nop
 800fd54:	08013940 	.word	0x08013940
 800fd58:	08013974 	.word	0x08013974
 800fd5c:	08013980 	.word	0x08013980
 800fd60:	080139a8 	.word	0x080139a8
 800fd64:	20000536 	.word	0x20000536
 800fd68:	08013d6c 	.word	0x08013d6c

0800fd6c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 800fd6c:	b480      	push	{r7}
 800fd6e:	b085      	sub	sp, #20
 800fd70:	af00      	add	r7, sp, #0
 800fd72:	6078      	str	r0, [r7, #4]
 800fd74:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd80:	d002      	beq.n	800fd88 <ip4_addr_isbroadcast_u32+0x1c>
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	d101      	bne.n	800fd8c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 800fd88:	2301      	movs	r3, #1
 800fd8a:	e02a      	b.n	800fde2 <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800fd8c:	683b      	ldr	r3, [r7, #0]
 800fd8e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fd92:	f003 0302 	and.w	r3, r3, #2
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d101      	bne.n	800fd9e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 800fd9a:	2300      	movs	r3, #0
 800fd9c:	e021      	b.n	800fde2 <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800fd9e:	683b      	ldr	r3, [r7, #0]
 800fda0:	3304      	adds	r3, #4
 800fda2:	681b      	ldr	r3, [r3, #0]
 800fda4:	687a      	ldr	r2, [r7, #4]
 800fda6:	429a      	cmp	r2, r3
 800fda8:	d101      	bne.n	800fdae <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 800fdaa:	2300      	movs	r3, #0
 800fdac:	e019      	b.n	800fde2 <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800fdae:	68fa      	ldr	r2, [r7, #12]
 800fdb0:	683b      	ldr	r3, [r7, #0]
 800fdb2:	3304      	adds	r3, #4
 800fdb4:	681b      	ldr	r3, [r3, #0]
 800fdb6:	405a      	eors	r2, r3
 800fdb8:	683b      	ldr	r3, [r7, #0]
 800fdba:	3308      	adds	r3, #8
 800fdbc:	681b      	ldr	r3, [r3, #0]
 800fdbe:	4013      	ands	r3, r2
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d10d      	bne.n	800fde0 <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800fdc4:	683b      	ldr	r3, [r7, #0]
 800fdc6:	3308      	adds	r3, #8
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	43da      	mvns	r2, r3
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 800fdd0:	683b      	ldr	r3, [r7, #0]
 800fdd2:	3308      	adds	r3, #8
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800fdd8:	429a      	cmp	r2, r3
 800fdda:	d101      	bne.n	800fde0 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 800fddc:	2301      	movs	r3, #1
 800fdde:	e000      	b.n	800fde2 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 800fde0:	2300      	movs	r3, #0
  }
}
 800fde2:	4618      	mov	r0, r3
 800fde4:	3714      	adds	r7, #20
 800fde6:	46bd      	mov	sp, r7
 800fde8:	bc80      	pop	{r7}
 800fdea:	4770      	bx	lr

0800fdec <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 800fdec:	b580      	push	{r7, lr}
 800fdee:	b084      	sub	sp, #16
 800fdf0:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 800fdf2:	2300      	movs	r3, #0
 800fdf4:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 800fdf6:	4b12      	ldr	r3, [pc, #72]	; (800fe40 <ip_reass_tmr+0x54>)
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 800fdfc:	e018      	b.n	800fe30 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 800fdfe:	68fb      	ldr	r3, [r7, #12]
 800fe00:	7fdb      	ldrb	r3, [r3, #31]
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d00b      	beq.n	800fe1e <ip_reass_tmr+0x32>
      r->timer--;
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	7fdb      	ldrb	r3, [r3, #31]
 800fe0a:	3b01      	subs	r3, #1
 800fe0c:	b2da      	uxtb	r2, r3
 800fe0e:	68fb      	ldr	r3, [r7, #12]
 800fe10:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	60bb      	str	r3, [r7, #8]
      r = r->next;
 800fe16:	68fb      	ldr	r3, [r7, #12]
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	60fb      	str	r3, [r7, #12]
 800fe1c:	e008      	b.n	800fe30 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 800fe22:	68fb      	ldr	r3, [r7, #12]
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 800fe28:	68b9      	ldr	r1, [r7, #8]
 800fe2a:	6878      	ldr	r0, [r7, #4]
 800fe2c:	f000 f80a 	bl	800fe44 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	d1e3      	bne.n	800fdfe <ip_reass_tmr+0x12>
     }
   }
}
 800fe36:	bf00      	nop
 800fe38:	3710      	adds	r7, #16
 800fe3a:	46bd      	mov	sp, r7
 800fe3c:	bd80      	pop	{r7, pc}
 800fe3e:	bf00      	nop
 800fe40:	20000538 	.word	0x20000538

0800fe44 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800fe44:	b580      	push	{r7, lr}
 800fe46:	b088      	sub	sp, #32
 800fe48:	af00      	add	r7, sp, #0
 800fe4a:	6078      	str	r0, [r7, #4]
 800fe4c:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 800fe4e:	2300      	movs	r3, #0
 800fe50:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 800fe52:	683a      	ldr	r2, [r7, #0]
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	429a      	cmp	r2, r3
 800fe58:	d105      	bne.n	800fe66 <ip_reass_free_complete_datagram+0x22>
 800fe5a:	4b45      	ldr	r3, [pc, #276]	; (800ff70 <ip_reass_free_complete_datagram+0x12c>)
 800fe5c:	22ab      	movs	r2, #171	; 0xab
 800fe5e:	4945      	ldr	r1, [pc, #276]	; (800ff74 <ip_reass_free_complete_datagram+0x130>)
 800fe60:	4845      	ldr	r0, [pc, #276]	; (800ff78 <ip_reass_free_complete_datagram+0x134>)
 800fe62:	f001 fdaf 	bl	80119c4 <iprintf>
  if (prev != NULL) {
 800fe66:	683b      	ldr	r3, [r7, #0]
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	d00a      	beq.n	800fe82 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800fe6c:	683b      	ldr	r3, [r7, #0]
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	687a      	ldr	r2, [r7, #4]
 800fe72:	429a      	cmp	r2, r3
 800fe74:	d005      	beq.n	800fe82 <ip_reass_free_complete_datagram+0x3e>
 800fe76:	4b3e      	ldr	r3, [pc, #248]	; (800ff70 <ip_reass_free_complete_datagram+0x12c>)
 800fe78:	22ad      	movs	r2, #173	; 0xad
 800fe7a:	4940      	ldr	r1, [pc, #256]	; (800ff7c <ip_reass_free_complete_datagram+0x138>)
 800fe7c:	483e      	ldr	r0, [pc, #248]	; (800ff78 <ip_reass_free_complete_datagram+0x134>)
 800fe7e:	f001 fda1 	bl	80119c4 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	685b      	ldr	r3, [r3, #4]
 800fe86:	685b      	ldr	r3, [r3, #4]
 800fe88:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 800fe8a:	697b      	ldr	r3, [r7, #20]
 800fe8c:	889b      	ldrh	r3, [r3, #4]
 800fe8e:	b29b      	uxth	r3, r3
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d12a      	bne.n	800feea <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	685b      	ldr	r3, [r3, #4]
 800fe98:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 800fe9a:	697b      	ldr	r3, [r7, #20]
 800fe9c:	681a      	ldr	r2, [r3, #0]
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800fea2:	69bb      	ldr	r3, [r7, #24]
 800fea4:	6858      	ldr	r0, [r3, #4]
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	3308      	adds	r3, #8
 800feaa:	2214      	movs	r2, #20
 800feac:	4619      	mov	r1, r3
 800feae:	f001 fcd0 	bl	8011852 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800feb2:	2101      	movs	r1, #1
 800feb4:	69b8      	ldr	r0, [r7, #24]
 800feb6:	f7ff fc6f 	bl	800f798 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800feba:	69b8      	ldr	r0, [r7, #24]
 800febc:	f7fd fe00 	bl	800dac0 <pbuf_clen>
 800fec0:	4603      	mov	r3, r0
 800fec2:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800fec4:	8bfa      	ldrh	r2, [r7, #30]
 800fec6:	8a7b      	ldrh	r3, [r7, #18]
 800fec8:	4413      	add	r3, r2
 800feca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fece:	db05      	blt.n	800fedc <ip_reass_free_complete_datagram+0x98>
 800fed0:	4b27      	ldr	r3, [pc, #156]	; (800ff70 <ip_reass_free_complete_datagram+0x12c>)
 800fed2:	22bc      	movs	r2, #188	; 0xbc
 800fed4:	492a      	ldr	r1, [pc, #168]	; (800ff80 <ip_reass_free_complete_datagram+0x13c>)
 800fed6:	4828      	ldr	r0, [pc, #160]	; (800ff78 <ip_reass_free_complete_datagram+0x134>)
 800fed8:	f001 fd74 	bl	80119c4 <iprintf>
    pbufs_freed += clen;
 800fedc:	8bfa      	ldrh	r2, [r7, #30]
 800fede:	8a7b      	ldrh	r3, [r7, #18]
 800fee0:	4413      	add	r3, r2
 800fee2:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 800fee4:	69b8      	ldr	r0, [r7, #24]
 800fee6:	f7fd fd57 	bl	800d998 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	685b      	ldr	r3, [r3, #4]
 800feee:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 800fef0:	e01f      	b.n	800ff32 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 800fef2:	69bb      	ldr	r3, [r7, #24]
 800fef4:	685b      	ldr	r3, [r3, #4]
 800fef6:	617b      	str	r3, [r7, #20]
    pcur = p;
 800fef8:	69bb      	ldr	r3, [r7, #24]
 800fefa:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 800fefc:	697b      	ldr	r3, [r7, #20]
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 800ff02:	68f8      	ldr	r0, [r7, #12]
 800ff04:	f7fd fddc 	bl	800dac0 <pbuf_clen>
 800ff08:	4603      	mov	r3, r0
 800ff0a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800ff0c:	8bfa      	ldrh	r2, [r7, #30]
 800ff0e:	8a7b      	ldrh	r3, [r7, #18]
 800ff10:	4413      	add	r3, r2
 800ff12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ff16:	db05      	blt.n	800ff24 <ip_reass_free_complete_datagram+0xe0>
 800ff18:	4b15      	ldr	r3, [pc, #84]	; (800ff70 <ip_reass_free_complete_datagram+0x12c>)
 800ff1a:	22cc      	movs	r2, #204	; 0xcc
 800ff1c:	4918      	ldr	r1, [pc, #96]	; (800ff80 <ip_reass_free_complete_datagram+0x13c>)
 800ff1e:	4816      	ldr	r0, [pc, #88]	; (800ff78 <ip_reass_free_complete_datagram+0x134>)
 800ff20:	f001 fd50 	bl	80119c4 <iprintf>
    pbufs_freed += clen;
 800ff24:	8bfa      	ldrh	r2, [r7, #30]
 800ff26:	8a7b      	ldrh	r3, [r7, #18]
 800ff28:	4413      	add	r3, r2
 800ff2a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 800ff2c:	68f8      	ldr	r0, [r7, #12]
 800ff2e:	f7fd fd33 	bl	800d998 <pbuf_free>
  while (p != NULL) {
 800ff32:	69bb      	ldr	r3, [r7, #24]
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d1dc      	bne.n	800fef2 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 800ff38:	6839      	ldr	r1, [r7, #0]
 800ff3a:	6878      	ldr	r0, [r7, #4]
 800ff3c:	f000 f8c2 	bl	80100c4 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 800ff40:	4b10      	ldr	r3, [pc, #64]	; (800ff84 <ip_reass_free_complete_datagram+0x140>)
 800ff42:	881b      	ldrh	r3, [r3, #0]
 800ff44:	8bfa      	ldrh	r2, [r7, #30]
 800ff46:	429a      	cmp	r2, r3
 800ff48:	d905      	bls.n	800ff56 <ip_reass_free_complete_datagram+0x112>
 800ff4a:	4b09      	ldr	r3, [pc, #36]	; (800ff70 <ip_reass_free_complete_datagram+0x12c>)
 800ff4c:	22d2      	movs	r2, #210	; 0xd2
 800ff4e:	490e      	ldr	r1, [pc, #56]	; (800ff88 <ip_reass_free_complete_datagram+0x144>)
 800ff50:	4809      	ldr	r0, [pc, #36]	; (800ff78 <ip_reass_free_complete_datagram+0x134>)
 800ff52:	f001 fd37 	bl	80119c4 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 800ff56:	4b0b      	ldr	r3, [pc, #44]	; (800ff84 <ip_reass_free_complete_datagram+0x140>)
 800ff58:	881a      	ldrh	r2, [r3, #0]
 800ff5a:	8bfb      	ldrh	r3, [r7, #30]
 800ff5c:	1ad3      	subs	r3, r2, r3
 800ff5e:	b29a      	uxth	r2, r3
 800ff60:	4b08      	ldr	r3, [pc, #32]	; (800ff84 <ip_reass_free_complete_datagram+0x140>)
 800ff62:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 800ff64:	8bfb      	ldrh	r3, [r7, #30]
}
 800ff66:	4618      	mov	r0, r3
 800ff68:	3720      	adds	r7, #32
 800ff6a:	46bd      	mov	sp, r7
 800ff6c:	bd80      	pop	{r7, pc}
 800ff6e:	bf00      	nop
 800ff70:	080139d8 	.word	0x080139d8
 800ff74:	08013a14 	.word	0x08013a14
 800ff78:	08013a20 	.word	0x08013a20
 800ff7c:	08013a48 	.word	0x08013a48
 800ff80:	08013a5c 	.word	0x08013a5c
 800ff84:	2000053c 	.word	0x2000053c
 800ff88:	08013a7c 	.word	0x08013a7c

0800ff8c <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 800ff8c:	b580      	push	{r7, lr}
 800ff8e:	b08a      	sub	sp, #40	; 0x28
 800ff90:	af00      	add	r7, sp, #0
 800ff92:	6078      	str	r0, [r7, #4]
 800ff94:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 800ff96:	2300      	movs	r3, #0
 800ff98:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 800ff9a:	2300      	movs	r3, #0
 800ff9c:	623b      	str	r3, [r7, #32]
    prev = NULL;
 800ff9e:	2300      	movs	r3, #0
 800ffa0:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 800ffa2:	2300      	movs	r3, #0
 800ffa4:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 800ffa6:	2300      	movs	r3, #0
 800ffa8:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 800ffaa:	4b28      	ldr	r3, [pc, #160]	; (801004c <ip_reass_remove_oldest_datagram+0xc0>)
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 800ffb0:	e030      	b.n	8010014 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800ffb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffb4:	695a      	ldr	r2, [r3, #20]
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	68db      	ldr	r3, [r3, #12]
 800ffba:	429a      	cmp	r2, r3
 800ffbc:	d10c      	bne.n	800ffd8 <ip_reass_remove_oldest_datagram+0x4c>
 800ffbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffc0:	699a      	ldr	r2, [r3, #24]
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	691b      	ldr	r3, [r3, #16]
 800ffc6:	429a      	cmp	r2, r3
 800ffc8:	d106      	bne.n	800ffd8 <ip_reass_remove_oldest_datagram+0x4c>
 800ffca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffcc:	899a      	ldrh	r2, [r3, #12]
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	889b      	ldrh	r3, [r3, #4]
 800ffd2:	b29b      	uxth	r3, r3
 800ffd4:	429a      	cmp	r2, r3
 800ffd6:	d014      	beq.n	8010002 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 800ffd8:	693b      	ldr	r3, [r7, #16]
 800ffda:	3301      	adds	r3, #1
 800ffdc:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 800ffde:	6a3b      	ldr	r3, [r7, #32]
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d104      	bne.n	800ffee <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 800ffe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffe6:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800ffe8:	69fb      	ldr	r3, [r7, #28]
 800ffea:	61bb      	str	r3, [r7, #24]
 800ffec:	e009      	b.n	8010002 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 800ffee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fff0:	7fda      	ldrb	r2, [r3, #31]
 800fff2:	6a3b      	ldr	r3, [r7, #32]
 800fff4:	7fdb      	ldrb	r3, [r3, #31]
 800fff6:	429a      	cmp	r2, r3
 800fff8:	d803      	bhi.n	8010002 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 800fffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fffc:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800fffe:	69fb      	ldr	r3, [r7, #28]
 8010000:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8010002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010004:	681b      	ldr	r3, [r3, #0]
 8010006:	2b00      	cmp	r3, #0
 8010008:	d001      	beq.n	801000e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801000a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801000c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801000e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8010014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010016:	2b00      	cmp	r3, #0
 8010018:	d1cb      	bne.n	800ffb2 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801001a:	6a3b      	ldr	r3, [r7, #32]
 801001c:	2b00      	cmp	r3, #0
 801001e:	d008      	beq.n	8010032 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8010020:	69b9      	ldr	r1, [r7, #24]
 8010022:	6a38      	ldr	r0, [r7, #32]
 8010024:	f7ff ff0e 	bl	800fe44 <ip_reass_free_complete_datagram>
 8010028:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801002a:	697a      	ldr	r2, [r7, #20]
 801002c:	68fb      	ldr	r3, [r7, #12]
 801002e:	4413      	add	r3, r2
 8010030:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8010032:	697a      	ldr	r2, [r7, #20]
 8010034:	683b      	ldr	r3, [r7, #0]
 8010036:	429a      	cmp	r2, r3
 8010038:	da02      	bge.n	8010040 <ip_reass_remove_oldest_datagram+0xb4>
 801003a:	693b      	ldr	r3, [r7, #16]
 801003c:	2b01      	cmp	r3, #1
 801003e:	dcac      	bgt.n	800ff9a <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8010040:	697b      	ldr	r3, [r7, #20]
}
 8010042:	4618      	mov	r0, r3
 8010044:	3728      	adds	r7, #40	; 0x28
 8010046:	46bd      	mov	sp, r7
 8010048:	bd80      	pop	{r7, pc}
 801004a:	bf00      	nop
 801004c:	20000538 	.word	0x20000538

08010050 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8010050:	b580      	push	{r7, lr}
 8010052:	b084      	sub	sp, #16
 8010054:	af00      	add	r7, sp, #0
 8010056:	6078      	str	r0, [r7, #4]
 8010058:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801005a:	2001      	movs	r0, #1
 801005c:	f7fc ff54 	bl	800cf08 <memp_malloc>
 8010060:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	2b00      	cmp	r3, #0
 8010066:	d110      	bne.n	801008a <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8010068:	6839      	ldr	r1, [r7, #0]
 801006a:	6878      	ldr	r0, [r7, #4]
 801006c:	f7ff ff8e 	bl	800ff8c <ip_reass_remove_oldest_datagram>
 8010070:	4602      	mov	r2, r0
 8010072:	683b      	ldr	r3, [r7, #0]
 8010074:	4293      	cmp	r3, r2
 8010076:	dc03      	bgt.n	8010080 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8010078:	2001      	movs	r0, #1
 801007a:	f7fc ff45 	bl	800cf08 <memp_malloc>
 801007e:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	2b00      	cmp	r3, #0
 8010084:	d101      	bne.n	801008a <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 8010086:	2300      	movs	r3, #0
 8010088:	e016      	b.n	80100b8 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801008a:	2220      	movs	r2, #32
 801008c:	2100      	movs	r1, #0
 801008e:	68f8      	ldr	r0, [r7, #12]
 8010090:	f001 fbea 	bl	8011868 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8010094:	68fb      	ldr	r3, [r7, #12]
 8010096:	2203      	movs	r2, #3
 8010098:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801009a:	4b09      	ldr	r3, [pc, #36]	; (80100c0 <ip_reass_enqueue_new_datagram+0x70>)
 801009c:	681a      	ldr	r2, [r3, #0]
 801009e:	68fb      	ldr	r3, [r7, #12]
 80100a0:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 80100a2:	4a07      	ldr	r2, [pc, #28]	; (80100c0 <ip_reass_enqueue_new_datagram+0x70>)
 80100a4:	68fb      	ldr	r3, [r7, #12]
 80100a6:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80100a8:	68fb      	ldr	r3, [r7, #12]
 80100aa:	3308      	adds	r3, #8
 80100ac:	2214      	movs	r2, #20
 80100ae:	6879      	ldr	r1, [r7, #4]
 80100b0:	4618      	mov	r0, r3
 80100b2:	f001 fbce 	bl	8011852 <memcpy>
  return ipr;
 80100b6:	68fb      	ldr	r3, [r7, #12]
}
 80100b8:	4618      	mov	r0, r3
 80100ba:	3710      	adds	r7, #16
 80100bc:	46bd      	mov	sp, r7
 80100be:	bd80      	pop	{r7, pc}
 80100c0:	20000538 	.word	0x20000538

080100c4 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80100c4:	b580      	push	{r7, lr}
 80100c6:	b082      	sub	sp, #8
 80100c8:	af00      	add	r7, sp, #0
 80100ca:	6078      	str	r0, [r7, #4]
 80100cc:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80100ce:	4b10      	ldr	r3, [pc, #64]	; (8010110 <ip_reass_dequeue_datagram+0x4c>)
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	687a      	ldr	r2, [r7, #4]
 80100d4:	429a      	cmp	r2, r3
 80100d6:	d104      	bne.n	80100e2 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	4a0c      	ldr	r2, [pc, #48]	; (8010110 <ip_reass_dequeue_datagram+0x4c>)
 80100de:	6013      	str	r3, [r2, #0]
 80100e0:	e00d      	b.n	80100fe <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80100e2:	683b      	ldr	r3, [r7, #0]
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	d106      	bne.n	80100f6 <ip_reass_dequeue_datagram+0x32>
 80100e8:	4b0a      	ldr	r3, [pc, #40]	; (8010114 <ip_reass_dequeue_datagram+0x50>)
 80100ea:	f240 1245 	movw	r2, #325	; 0x145
 80100ee:	490a      	ldr	r1, [pc, #40]	; (8010118 <ip_reass_dequeue_datagram+0x54>)
 80100f0:	480a      	ldr	r0, [pc, #40]	; (801011c <ip_reass_dequeue_datagram+0x58>)
 80100f2:	f001 fc67 	bl	80119c4 <iprintf>
    prev->next = ipr->next;
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	681a      	ldr	r2, [r3, #0]
 80100fa:	683b      	ldr	r3, [r7, #0]
 80100fc:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80100fe:	6879      	ldr	r1, [r7, #4]
 8010100:	2001      	movs	r0, #1
 8010102:	f7fc ff4d 	bl	800cfa0 <memp_free>
}
 8010106:	bf00      	nop
 8010108:	3708      	adds	r7, #8
 801010a:	46bd      	mov	sp, r7
 801010c:	bd80      	pop	{r7, pc}
 801010e:	bf00      	nop
 8010110:	20000538 	.word	0x20000538
 8010114:	080139d8 	.word	0x080139d8
 8010118:	08013a98 	.word	0x08013a98
 801011c:	08013a20 	.word	0x08013a20

08010120 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8010120:	b580      	push	{r7, lr}
 8010122:	b08c      	sub	sp, #48	; 0x30
 8010124:	af00      	add	r7, sp, #0
 8010126:	60f8      	str	r0, [r7, #12]
 8010128:	60b9      	str	r1, [r7, #8]
 801012a:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 801012c:	2300      	movs	r3, #0
 801012e:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8010130:	2301      	movs	r3, #1
 8010132:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 8010134:	68bb      	ldr	r3, [r7, #8]
 8010136:	685b      	ldr	r3, [r3, #4]
 8010138:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 801013a:	69fb      	ldr	r3, [r7, #28]
 801013c:	885b      	ldrh	r3, [r3, #2]
 801013e:	b29b      	uxth	r3, r3
 8010140:	4618      	mov	r0, r3
 8010142:	f7fc fb53 	bl	800c7ec <lwip_htons>
 8010146:	4603      	mov	r3, r0
 8010148:	461a      	mov	r2, r3
 801014a:	69fb      	ldr	r3, [r7, #28]
 801014c:	781b      	ldrb	r3, [r3, #0]
 801014e:	b29b      	uxth	r3, r3
 8010150:	f003 030f 	and.w	r3, r3, #15
 8010154:	b29b      	uxth	r3, r3
 8010156:	009b      	lsls	r3, r3, #2
 8010158:	b29b      	uxth	r3, r3
 801015a:	1ad3      	subs	r3, r2, r3
 801015c:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 801015e:	69fb      	ldr	r3, [r7, #28]
 8010160:	88db      	ldrh	r3, [r3, #6]
 8010162:	b29b      	uxth	r3, r3
 8010164:	4618      	mov	r0, r3
 8010166:	f7fc fb41 	bl	800c7ec <lwip_htons>
 801016a:	4603      	mov	r3, r0
 801016c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010170:	b29b      	uxth	r3, r3
 8010172:	00db      	lsls	r3, r3, #3
 8010174:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 8010176:	68bb      	ldr	r3, [r7, #8]
 8010178:	685b      	ldr	r3, [r3, #4]
 801017a:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801017c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801017e:	2200      	movs	r2, #0
 8010180:	701a      	strb	r2, [r3, #0]
 8010182:	2200      	movs	r2, #0
 8010184:	705a      	strb	r2, [r3, #1]
 8010186:	2200      	movs	r2, #0
 8010188:	709a      	strb	r2, [r3, #2]
 801018a:	2200      	movs	r2, #0
 801018c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801018e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010190:	8b3a      	ldrh	r2, [r7, #24]
 8010192:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 8010194:	8b3a      	ldrh	r2, [r7, #24]
 8010196:	8b7b      	ldrh	r3, [r7, #26]
 8010198:	4413      	add	r3, r2
 801019a:	b29a      	uxth	r2, r3
 801019c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801019e:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	685b      	ldr	r3, [r3, #4]
 80101a4:	627b      	str	r3, [r7, #36]	; 0x24
 80101a6:	e061      	b.n	801026c <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 80101a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101aa:	685b      	ldr	r3, [r3, #4]
 80101ac:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 80101ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101b0:	889b      	ldrh	r3, [r3, #4]
 80101b2:	b29a      	uxth	r2, r3
 80101b4:	697b      	ldr	r3, [r7, #20]
 80101b6:	889b      	ldrh	r3, [r3, #4]
 80101b8:	b29b      	uxth	r3, r3
 80101ba:	429a      	cmp	r2, r3
 80101bc:	d232      	bcs.n	8010224 <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 80101be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80101c2:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 80101c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d01f      	beq.n	801020a <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80101ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101cc:	889b      	ldrh	r3, [r3, #4]
 80101ce:	b29a      	uxth	r2, r3
 80101d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101d2:	88db      	ldrh	r3, [r3, #6]
 80101d4:	b29b      	uxth	r3, r3
 80101d6:	429a      	cmp	r2, r3
 80101d8:	f0c0 80e3 	bcc.w	80103a2 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 80101dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101de:	88db      	ldrh	r3, [r3, #6]
 80101e0:	b29a      	uxth	r2, r3
 80101e2:	697b      	ldr	r3, [r7, #20]
 80101e4:	889b      	ldrh	r3, [r3, #4]
 80101e6:	b29b      	uxth	r3, r3
 80101e8:	429a      	cmp	r2, r3
 80101ea:	f200 80da 	bhi.w	80103a2 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80101ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101f0:	68ba      	ldr	r2, [r7, #8]
 80101f2:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80101f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101f6:	88db      	ldrh	r3, [r3, #6]
 80101f8:	b29a      	uxth	r2, r3
 80101fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101fc:	889b      	ldrh	r3, [r3, #4]
 80101fe:	b29b      	uxth	r3, r3
 8010200:	429a      	cmp	r2, r3
 8010202:	d037      	beq.n	8010274 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8010204:	2300      	movs	r3, #0
 8010206:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8010208:	e034      	b.n	8010274 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 801020a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801020c:	88db      	ldrh	r3, [r3, #6]
 801020e:	b29a      	uxth	r2, r3
 8010210:	697b      	ldr	r3, [r7, #20]
 8010212:	889b      	ldrh	r3, [r3, #4]
 8010214:	b29b      	uxth	r3, r3
 8010216:	429a      	cmp	r2, r3
 8010218:	f200 80c5 	bhi.w	80103a6 <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	68ba      	ldr	r2, [r7, #8]
 8010220:	605a      	str	r2, [r3, #4]
      break;
 8010222:	e027      	b.n	8010274 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 8010224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010226:	889b      	ldrh	r3, [r3, #4]
 8010228:	b29a      	uxth	r2, r3
 801022a:	697b      	ldr	r3, [r7, #20]
 801022c:	889b      	ldrh	r3, [r3, #4]
 801022e:	b29b      	uxth	r3, r3
 8010230:	429a      	cmp	r2, r3
 8010232:	f000 80ba 	beq.w	80103aa <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8010236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010238:	889b      	ldrh	r3, [r3, #4]
 801023a:	b29a      	uxth	r2, r3
 801023c:	697b      	ldr	r3, [r7, #20]
 801023e:	88db      	ldrh	r3, [r3, #6]
 8010240:	b29b      	uxth	r3, r3
 8010242:	429a      	cmp	r2, r3
 8010244:	f0c0 80b3 	bcc.w	80103ae <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8010248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801024a:	2b00      	cmp	r3, #0
 801024c:	d009      	beq.n	8010262 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 801024e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010250:	88db      	ldrh	r3, [r3, #6]
 8010252:	b29a      	uxth	r2, r3
 8010254:	697b      	ldr	r3, [r7, #20]
 8010256:	889b      	ldrh	r3, [r3, #4]
 8010258:	b29b      	uxth	r3, r3
 801025a:	429a      	cmp	r2, r3
 801025c:	d001      	beq.n	8010262 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801025e:	2300      	movs	r3, #0
 8010260:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8010262:	697b      	ldr	r3, [r7, #20]
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8010268:	697b      	ldr	r3, [r7, #20]
 801026a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801026c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801026e:	2b00      	cmp	r3, #0
 8010270:	d19a      	bne.n	80101a8 <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 8010272:	e000      	b.n	8010276 <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 8010274:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8010276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010278:	2b00      	cmp	r3, #0
 801027a:	d12d      	bne.n	80102d8 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 801027c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801027e:	2b00      	cmp	r3, #0
 8010280:	d01c      	beq.n	80102bc <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8010282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010284:	88db      	ldrh	r3, [r3, #6]
 8010286:	b29a      	uxth	r2, r3
 8010288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801028a:	889b      	ldrh	r3, [r3, #4]
 801028c:	b29b      	uxth	r3, r3
 801028e:	429a      	cmp	r2, r3
 8010290:	d906      	bls.n	80102a0 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 8010292:	4b51      	ldr	r3, [pc, #324]	; (80103d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8010294:	f240 12ab 	movw	r2, #427	; 0x1ab
 8010298:	4950      	ldr	r1, [pc, #320]	; (80103dc <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801029a:	4851      	ldr	r0, [pc, #324]	; (80103e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801029c:	f001 fb92 	bl	80119c4 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 80102a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102a2:	68ba      	ldr	r2, [r7, #8]
 80102a4:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 80102a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102a8:	88db      	ldrh	r3, [r3, #6]
 80102aa:	b29a      	uxth	r2, r3
 80102ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102ae:	889b      	ldrh	r3, [r3, #4]
 80102b0:	b29b      	uxth	r3, r3
 80102b2:	429a      	cmp	r2, r3
 80102b4:	d010      	beq.n	80102d8 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 80102b6:	2300      	movs	r3, #0
 80102b8:	623b      	str	r3, [r7, #32]
 80102ba:	e00d      	b.n	80102d8 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80102bc:	68fb      	ldr	r3, [r7, #12]
 80102be:	685b      	ldr	r3, [r3, #4]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d006      	beq.n	80102d2 <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 80102c4:	4b44      	ldr	r3, [pc, #272]	; (80103d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 80102c6:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 80102ca:	4946      	ldr	r1, [pc, #280]	; (80103e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80102cc:	4844      	ldr	r0, [pc, #272]	; (80103e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80102ce:	f001 fb79 	bl	80119c4 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80102d2:	68fb      	ldr	r3, [r7, #12]
 80102d4:	68ba      	ldr	r2, [r7, #8]
 80102d6:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d105      	bne.n	80102ea <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	7f9b      	ldrb	r3, [r3, #30]
 80102e2:	f003 0301 	and.w	r3, r3, #1
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d059      	beq.n	801039e <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 80102ea:	6a3b      	ldr	r3, [r7, #32]
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d04f      	beq.n	8010390 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	685b      	ldr	r3, [r3, #4]
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d006      	beq.n	8010306 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80102f8:	68fb      	ldr	r3, [r7, #12]
 80102fa:	685b      	ldr	r3, [r3, #4]
 80102fc:	685b      	ldr	r3, [r3, #4]
 80102fe:	889b      	ldrh	r3, [r3, #4]
 8010300:	b29b      	uxth	r3, r3
 8010302:	2b00      	cmp	r3, #0
 8010304:	d002      	beq.n	801030c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8010306:	2300      	movs	r3, #0
 8010308:	623b      	str	r3, [r7, #32]
 801030a:	e041      	b.n	8010390 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801030c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801030e:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8010310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8010316:	e012      	b.n	801033e <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 8010318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801031a:	685b      	ldr	r3, [r3, #4]
 801031c:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801031e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010320:	88db      	ldrh	r3, [r3, #6]
 8010322:	b29a      	uxth	r2, r3
 8010324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010326:	889b      	ldrh	r3, [r3, #4]
 8010328:	b29b      	uxth	r3, r3
 801032a:	429a      	cmp	r2, r3
 801032c:	d002      	beq.n	8010334 <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 801032e:	2300      	movs	r3, #0
 8010330:	623b      	str	r3, [r7, #32]
            break;
 8010332:	e007      	b.n	8010344 <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 8010334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010336:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8010338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801033a:	681b      	ldr	r3, [r3, #0]
 801033c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801033e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010340:	2b00      	cmp	r3, #0
 8010342:	d1e9      	bne.n	8010318 <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8010344:	6a3b      	ldr	r3, [r7, #32]
 8010346:	2b00      	cmp	r3, #0
 8010348:	d022      	beq.n	8010390 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	685b      	ldr	r3, [r3, #4]
 801034e:	2b00      	cmp	r3, #0
 8010350:	d106      	bne.n	8010360 <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 8010352:	4b21      	ldr	r3, [pc, #132]	; (80103d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8010354:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 8010358:	4923      	ldr	r1, [pc, #140]	; (80103e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801035a:	4821      	ldr	r0, [pc, #132]	; (80103e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801035c:	f001 fb32 	bl	80119c4 <iprintf>
          LWIP_ASSERT("sanity check",
 8010360:	68fb      	ldr	r3, [r7, #12]
 8010362:	685b      	ldr	r3, [r3, #4]
 8010364:	685b      	ldr	r3, [r3, #4]
 8010366:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010368:	429a      	cmp	r2, r3
 801036a:	d106      	bne.n	801037a <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 801036c:	4b1a      	ldr	r3, [pc, #104]	; (80103d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801036e:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8010372:	491d      	ldr	r1, [pc, #116]	; (80103e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8010374:	481a      	ldr	r0, [pc, #104]	; (80103e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8010376:	f001 fb25 	bl	80119c4 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801037a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	2b00      	cmp	r3, #0
 8010380:	d006      	beq.n	8010390 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 8010382:	4b15      	ldr	r3, [pc, #84]	; (80103d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8010384:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 8010388:	4918      	ldr	r1, [pc, #96]	; (80103ec <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801038a:	4815      	ldr	r0, [pc, #84]	; (80103e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801038c:	f001 fb1a 	bl	80119c4 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8010390:	6a3b      	ldr	r3, [r7, #32]
 8010392:	2b00      	cmp	r3, #0
 8010394:	bf14      	ite	ne
 8010396:	2301      	movne	r3, #1
 8010398:	2300      	moveq	r3, #0
 801039a:	b2db      	uxtb	r3, r3
 801039c:	e018      	b.n	80103d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801039e:	2300      	movs	r3, #0
 80103a0:	e016      	b.n	80103d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 80103a2:	bf00      	nop
 80103a4:	e004      	b.n	80103b0 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 80103a6:	bf00      	nop
 80103a8:	e002      	b.n	80103b0 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 80103aa:	bf00      	nop
 80103ac:	e000      	b.n	80103b0 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 80103ae:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 80103b0:	68b8      	ldr	r0, [r7, #8]
 80103b2:	f7fd fb85 	bl	800dac0 <pbuf_clen>
 80103b6:	4603      	mov	r3, r0
 80103b8:	461a      	mov	r2, r3
 80103ba:	4b0d      	ldr	r3, [pc, #52]	; (80103f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80103bc:	881b      	ldrh	r3, [r3, #0]
 80103be:	1a9b      	subs	r3, r3, r2
 80103c0:	b29a      	uxth	r2, r3
 80103c2:	4b0b      	ldr	r3, [pc, #44]	; (80103f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80103c4:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 80103c6:	68b8      	ldr	r0, [r7, #8]
 80103c8:	f7fd fae6 	bl	800d998 <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 80103cc:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 80103d0:	4618      	mov	r0, r3
 80103d2:	3730      	adds	r7, #48	; 0x30
 80103d4:	46bd      	mov	sp, r7
 80103d6:	bd80      	pop	{r7, pc}
 80103d8:	080139d8 	.word	0x080139d8
 80103dc:	08013ab4 	.word	0x08013ab4
 80103e0:	08013a20 	.word	0x08013a20
 80103e4:	08013ad4 	.word	0x08013ad4
 80103e8:	08013b0c 	.word	0x08013b0c
 80103ec:	08013b1c 	.word	0x08013b1c
 80103f0:	2000053c 	.word	0x2000053c

080103f4 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80103f4:	b580      	push	{r7, lr}
 80103f6:	b08e      	sub	sp, #56	; 0x38
 80103f8:	af00      	add	r7, sp, #0
 80103fa:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	685b      	ldr	r3, [r3, #4]
 8010400:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 8010402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010404:	781b      	ldrb	r3, [r3, #0]
 8010406:	f003 030f 	and.w	r3, r3, #15
 801040a:	009b      	lsls	r3, r3, #2
 801040c:	2b14      	cmp	r3, #20
 801040e:	f040 8131 	bne.w	8010674 <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 8010412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010414:	88db      	ldrh	r3, [r3, #6]
 8010416:	b29b      	uxth	r3, r3
 8010418:	4618      	mov	r0, r3
 801041a:	f7fc f9e7 	bl	800c7ec <lwip_htons>
 801041e:	4603      	mov	r3, r0
 8010420:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010424:	b29b      	uxth	r3, r3
 8010426:	00db      	lsls	r3, r3, #3
 8010428:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 801042a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801042c:	885b      	ldrh	r3, [r3, #2]
 801042e:	b29b      	uxth	r3, r3
 8010430:	4618      	mov	r0, r3
 8010432:	f7fc f9db 	bl	800c7ec <lwip_htons>
 8010436:	4603      	mov	r3, r0
 8010438:	461a      	mov	r2, r3
 801043a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801043c:	781b      	ldrb	r3, [r3, #0]
 801043e:	b29b      	uxth	r3, r3
 8010440:	f003 030f 	and.w	r3, r3, #15
 8010444:	b29b      	uxth	r3, r3
 8010446:	009b      	lsls	r3, r3, #2
 8010448:	b29b      	uxth	r3, r3
 801044a:	1ad3      	subs	r3, r2, r3
 801044c:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801044e:	6878      	ldr	r0, [r7, #4]
 8010450:	f7fd fb36 	bl	800dac0 <pbuf_clen>
 8010454:	4603      	mov	r3, r0
 8010456:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8010458:	4b8d      	ldr	r3, [pc, #564]	; (8010690 <ip4_reass+0x29c>)
 801045a:	881b      	ldrh	r3, [r3, #0]
 801045c:	461a      	mov	r2, r3
 801045e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010460:	4413      	add	r3, r2
 8010462:	2b0a      	cmp	r3, #10
 8010464:	dd10      	ble.n	8010488 <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8010466:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010468:	4619      	mov	r1, r3
 801046a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801046c:	f7ff fd8e 	bl	800ff8c <ip_reass_remove_oldest_datagram>
 8010470:	4603      	mov	r3, r0
 8010472:	2b00      	cmp	r3, #0
 8010474:	f000 8100 	beq.w	8010678 <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8010478:	4b85      	ldr	r3, [pc, #532]	; (8010690 <ip4_reass+0x29c>)
 801047a:	881b      	ldrh	r3, [r3, #0]
 801047c:	461a      	mov	r2, r3
 801047e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010480:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8010482:	2b0a      	cmp	r3, #10
 8010484:	f300 80f8 	bgt.w	8010678 <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8010488:	4b82      	ldr	r3, [pc, #520]	; (8010694 <ip4_reass+0x2a0>)
 801048a:	681b      	ldr	r3, [r3, #0]
 801048c:	633b      	str	r3, [r7, #48]	; 0x30
 801048e:	e015      	b.n	80104bc <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8010490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010492:	695a      	ldr	r2, [r3, #20]
 8010494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010496:	68db      	ldr	r3, [r3, #12]
 8010498:	429a      	cmp	r2, r3
 801049a:	d10c      	bne.n	80104b6 <ip4_reass+0xc2>
 801049c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801049e:	699a      	ldr	r2, [r3, #24]
 80104a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104a2:	691b      	ldr	r3, [r3, #16]
 80104a4:	429a      	cmp	r2, r3
 80104a6:	d106      	bne.n	80104b6 <ip4_reass+0xc2>
 80104a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104aa:	899a      	ldrh	r2, [r3, #12]
 80104ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104ae:	889b      	ldrh	r3, [r3, #4]
 80104b0:	b29b      	uxth	r3, r3
 80104b2:	429a      	cmp	r2, r3
 80104b4:	d006      	beq.n	80104c4 <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80104b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	633b      	str	r3, [r7, #48]	; 0x30
 80104bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104be:	2b00      	cmp	r3, #0
 80104c0:	d1e6      	bne.n	8010490 <ip4_reass+0x9c>
 80104c2:	e000      	b.n	80104c6 <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 80104c4:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 80104c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d109      	bne.n	80104e0 <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80104cc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80104ce:	4619      	mov	r1, r3
 80104d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80104d2:	f7ff fdbd 	bl	8010050 <ip_reass_enqueue_new_datagram>
 80104d6:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80104d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d11c      	bne.n	8010518 <ip4_reass+0x124>
      goto nullreturn;
 80104de:	e0ce      	b.n	801067e <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80104e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104e2:	88db      	ldrh	r3, [r3, #6]
 80104e4:	b29b      	uxth	r3, r3
 80104e6:	4618      	mov	r0, r3
 80104e8:	f7fc f980 	bl	800c7ec <lwip_htons>
 80104ec:	4603      	mov	r3, r0
 80104ee:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d110      	bne.n	8010518 <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80104f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104f8:	89db      	ldrh	r3, [r3, #14]
 80104fa:	4618      	mov	r0, r3
 80104fc:	f7fc f976 	bl	800c7ec <lwip_htons>
 8010500:	4603      	mov	r3, r0
 8010502:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8010506:	2b00      	cmp	r3, #0
 8010508:	d006      	beq.n	8010518 <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801050a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801050c:	3308      	adds	r3, #8
 801050e:	2214      	movs	r2, #20
 8010510:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010512:	4618      	mov	r0, r3
 8010514:	f001 f99d 	bl	8011852 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8010518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801051a:	88db      	ldrh	r3, [r3, #6]
 801051c:	b29b      	uxth	r3, r3
 801051e:	f003 0320 	and.w	r3, r3, #32
 8010522:	2b00      	cmp	r3, #0
 8010524:	bf0c      	ite	eq
 8010526:	2301      	moveq	r3, #1
 8010528:	2300      	movne	r3, #0
 801052a:	b2db      	uxtb	r3, r3
 801052c:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801052e:	69fb      	ldr	r3, [r7, #28]
 8010530:	2b00      	cmp	r3, #0
 8010532:	d00e      	beq.n	8010552 <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 8010534:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8010536:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010538:	4413      	add	r3, r2
 801053a:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801053c:	8b7a      	ldrh	r2, [r7, #26]
 801053e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8010540:	429a      	cmp	r2, r3
 8010542:	f0c0 8099 	bcc.w	8010678 <ip4_reass+0x284>
 8010546:	8b7b      	ldrh	r3, [r7, #26]
 8010548:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801054c:	4293      	cmp	r3, r2
 801054e:	f200 8093 	bhi.w	8010678 <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8010552:	69fa      	ldr	r2, [r7, #28]
 8010554:	6879      	ldr	r1, [r7, #4]
 8010556:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010558:	f7ff fde2 	bl	8010120 <ip_reass_chain_frag_into_datagram_and_validate>
 801055c:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801055e:	697b      	ldr	r3, [r7, #20]
 8010560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010564:	f000 808a 	beq.w	801067c <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8010568:	4b49      	ldr	r3, [pc, #292]	; (8010690 <ip4_reass+0x29c>)
 801056a:	881a      	ldrh	r2, [r3, #0]
 801056c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801056e:	4413      	add	r3, r2
 8010570:	b29a      	uxth	r2, r3
 8010572:	4b47      	ldr	r3, [pc, #284]	; (8010690 <ip4_reass+0x29c>)
 8010574:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8010576:	69fb      	ldr	r3, [r7, #28]
 8010578:	2b00      	cmp	r3, #0
 801057a:	d00d      	beq.n	8010598 <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 801057c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801057e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010580:	4413      	add	r3, r2
 8010582:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8010584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010586:	8a7a      	ldrh	r2, [r7, #18]
 8010588:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801058a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801058c:	7f9b      	ldrb	r3, [r3, #30]
 801058e:	f043 0301 	orr.w	r3, r3, #1
 8010592:	b2da      	uxtb	r2, r3
 8010594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010596:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8010598:	697b      	ldr	r3, [r7, #20]
 801059a:	2b01      	cmp	r3, #1
 801059c:	d168      	bne.n	8010670 <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 801059e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105a0:	8b9b      	ldrh	r3, [r3, #28]
 80105a2:	3314      	adds	r3, #20
 80105a4:	b29a      	uxth	r2, r3
 80105a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105a8:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 80105aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105ac:	685b      	ldr	r3, [r3, #4]
 80105ae:	685b      	ldr	r3, [r3, #4]
 80105b0:	681b      	ldr	r3, [r3, #0]
 80105b2:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 80105b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105b6:	685b      	ldr	r3, [r3, #4]
 80105b8:	685b      	ldr	r3, [r3, #4]
 80105ba:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80105bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105be:	3308      	adds	r3, #8
 80105c0:	2214      	movs	r2, #20
 80105c2:	4619      	mov	r1, r3
 80105c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80105c6:	f001 f944 	bl	8011852 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 80105ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105cc:	8b9b      	ldrh	r3, [r3, #28]
 80105ce:	4618      	mov	r0, r3
 80105d0:	f7fc f90c 	bl	800c7ec <lwip_htons>
 80105d4:	4603      	mov	r3, r0
 80105d6:	461a      	mov	r2, r3
 80105d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105da:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80105dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105de:	2200      	movs	r2, #0
 80105e0:	719a      	strb	r2, [r3, #6]
 80105e2:	2200      	movs	r2, #0
 80105e4:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80105e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105e8:	2200      	movs	r2, #0
 80105ea:	729a      	strb	r2, [r3, #10]
 80105ec:	2200      	movs	r2, #0
 80105ee:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80105f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105f2:	685b      	ldr	r3, [r3, #4]
 80105f4:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80105f6:	e00e      	b.n	8010616 <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 80105f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80105fa:	685b      	ldr	r3, [r3, #4]
 80105fc:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 80105fe:	f06f 0113 	mvn.w	r1, #19
 8010602:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010604:	f7fd f9a4 	bl	800d950 <pbuf_header>
      pbuf_cat(p, r);
 8010608:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801060a:	6878      	ldr	r0, [r7, #4]
 801060c:	f7fd fa90 	bl	800db30 <pbuf_cat>
      r = iprh->next_pbuf;
 8010610:	68fb      	ldr	r3, [r7, #12]
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8010616:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010618:	2b00      	cmp	r3, #0
 801061a:	d1ed      	bne.n	80105f8 <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801061c:	4b1d      	ldr	r3, [pc, #116]	; (8010694 <ip4_reass+0x2a0>)
 801061e:	681b      	ldr	r3, [r3, #0]
 8010620:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010622:	429a      	cmp	r2, r3
 8010624:	d102      	bne.n	801062c <ip4_reass+0x238>
      ipr_prev = NULL;
 8010626:	2300      	movs	r3, #0
 8010628:	62fb      	str	r3, [r7, #44]	; 0x2c
 801062a:	e010      	b.n	801064e <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801062c:	4b19      	ldr	r3, [pc, #100]	; (8010694 <ip4_reass+0x2a0>)
 801062e:	681b      	ldr	r3, [r3, #0]
 8010630:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010632:	e007      	b.n	8010644 <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 8010634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801063a:	429a      	cmp	r2, r3
 801063c:	d006      	beq.n	801064c <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801063e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010640:	681b      	ldr	r3, [r3, #0]
 8010642:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010646:	2b00      	cmp	r3, #0
 8010648:	d1f4      	bne.n	8010634 <ip4_reass+0x240>
 801064a:	e000      	b.n	801064e <ip4_reass+0x25a>
          break;
 801064c:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801064e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010650:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010652:	f7ff fd37 	bl	80100c4 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 8010656:	6878      	ldr	r0, [r7, #4]
 8010658:	f7fd fa32 	bl	800dac0 <pbuf_clen>
 801065c:	4603      	mov	r3, r0
 801065e:	461a      	mov	r2, r3
 8010660:	4b0b      	ldr	r3, [pc, #44]	; (8010690 <ip4_reass+0x29c>)
 8010662:	881b      	ldrh	r3, [r3, #0]
 8010664:	1a9b      	subs	r3, r3, r2
 8010666:	b29a      	uxth	r2, r3
 8010668:	4b09      	ldr	r3, [pc, #36]	; (8010690 <ip4_reass+0x29c>)
 801066a:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	e00a      	b.n	8010686 <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8010670:	2300      	movs	r3, #0
 8010672:	e008      	b.n	8010686 <ip4_reass+0x292>
    goto nullreturn;
 8010674:	bf00      	nop
 8010676:	e002      	b.n	801067e <ip4_reass+0x28a>

nullreturn:
 8010678:	bf00      	nop
 801067a:	e000      	b.n	801067e <ip4_reass+0x28a>
    goto nullreturn;
 801067c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801067e:	6878      	ldr	r0, [r7, #4]
 8010680:	f7fd f98a 	bl	800d998 <pbuf_free>
  return NULL;
 8010684:	2300      	movs	r3, #0
}
 8010686:	4618      	mov	r0, r3
 8010688:	3738      	adds	r7, #56	; 0x38
 801068a:	46bd      	mov	sp, r7
 801068c:	bd80      	pop	{r7, pc}
 801068e:	bf00      	nop
 8010690:	2000053c 	.word	0x2000053c
 8010694:	20000538 	.word	0x20000538

08010698 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 8010698:	b580      	push	{r7, lr}
 801069a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 801069c:	2002      	movs	r0, #2
 801069e:	f7fc fc33 	bl	800cf08 <memp_malloc>
 80106a2:	4603      	mov	r3, r0
}
 80106a4:	4618      	mov	r0, r3
 80106a6:	bd80      	pop	{r7, pc}

080106a8 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 80106a8:	b580      	push	{r7, lr}
 80106aa:	b082      	sub	sp, #8
 80106ac:	af00      	add	r7, sp, #0
 80106ae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d106      	bne.n	80106c4 <ip_frag_free_pbuf_custom_ref+0x1c>
 80106b6:	4b07      	ldr	r3, [pc, #28]	; (80106d4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 80106b8:	f240 22ae 	movw	r2, #686	; 0x2ae
 80106bc:	4906      	ldr	r1, [pc, #24]	; (80106d8 <ip_frag_free_pbuf_custom_ref+0x30>)
 80106be:	4807      	ldr	r0, [pc, #28]	; (80106dc <ip_frag_free_pbuf_custom_ref+0x34>)
 80106c0:	f001 f980 	bl	80119c4 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80106c4:	6879      	ldr	r1, [r7, #4]
 80106c6:	2002      	movs	r0, #2
 80106c8:	f7fc fc6a 	bl	800cfa0 <memp_free>
}
 80106cc:	bf00      	nop
 80106ce:	3708      	adds	r7, #8
 80106d0:	46bd      	mov	sp, r7
 80106d2:	bd80      	pop	{r7, pc}
 80106d4:	080139d8 	.word	0x080139d8
 80106d8:	08013b40 	.word	0x08013b40
 80106dc:	08013a20 	.word	0x08013a20

080106e0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80106e0:	b580      	push	{r7, lr}
 80106e2:	b084      	sub	sp, #16
 80106e4:	af00      	add	r7, sp, #0
 80106e6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80106ec:	68fb      	ldr	r3, [r7, #12]
 80106ee:	2b00      	cmp	r3, #0
 80106f0:	d106      	bne.n	8010700 <ipfrag_free_pbuf_custom+0x20>
 80106f2:	4b11      	ldr	r3, [pc, #68]	; (8010738 <ipfrag_free_pbuf_custom+0x58>)
 80106f4:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 80106f8:	4910      	ldr	r1, [pc, #64]	; (801073c <ipfrag_free_pbuf_custom+0x5c>)
 80106fa:	4811      	ldr	r0, [pc, #68]	; (8010740 <ipfrag_free_pbuf_custom+0x60>)
 80106fc:	f001 f962 	bl	80119c4 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 8010700:	68fa      	ldr	r2, [r7, #12]
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	429a      	cmp	r2, r3
 8010706:	d006      	beq.n	8010716 <ipfrag_free_pbuf_custom+0x36>
 8010708:	4b0b      	ldr	r3, [pc, #44]	; (8010738 <ipfrag_free_pbuf_custom+0x58>)
 801070a:	f240 22b9 	movw	r2, #697	; 0x2b9
 801070e:	490d      	ldr	r1, [pc, #52]	; (8010744 <ipfrag_free_pbuf_custom+0x64>)
 8010710:	480b      	ldr	r0, [pc, #44]	; (8010740 <ipfrag_free_pbuf_custom+0x60>)
 8010712:	f001 f957 	bl	80119c4 <iprintf>
  if (pcr->original != NULL) {
 8010716:	68fb      	ldr	r3, [r7, #12]
 8010718:	695b      	ldr	r3, [r3, #20]
 801071a:	2b00      	cmp	r3, #0
 801071c:	d004      	beq.n	8010728 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801071e:	68fb      	ldr	r3, [r7, #12]
 8010720:	695b      	ldr	r3, [r3, #20]
 8010722:	4618      	mov	r0, r3
 8010724:	f7fd f938 	bl	800d998 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8010728:	68f8      	ldr	r0, [r7, #12]
 801072a:	f7ff ffbd 	bl	80106a8 <ip_frag_free_pbuf_custom_ref>
}
 801072e:	bf00      	nop
 8010730:	3710      	adds	r7, #16
 8010732:	46bd      	mov	sp, r7
 8010734:	bd80      	pop	{r7, pc}
 8010736:	bf00      	nop
 8010738:	080139d8 	.word	0x080139d8
 801073c:	08013b4c 	.word	0x08013b4c
 8010740:	08013a20 	.word	0x08013a20
 8010744:	08013b58 	.word	0x08013b58

08010748 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8010748:	b580      	push	{r7, lr}
 801074a:	b092      	sub	sp, #72	; 0x48
 801074c:	af02      	add	r7, sp, #8
 801074e:	60f8      	str	r0, [r7, #12]
 8010750:	60b9      	str	r1, [r7, #8]
 8010752:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8010754:	2300      	movs	r3, #0
 8010756:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 8010758:	68bb      	ldr	r3, [r7, #8]
 801075a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801075c:	3b14      	subs	r3, #20
 801075e:	2b00      	cmp	r3, #0
 8010760:	da00      	bge.n	8010764 <ip4_frag+0x1c>
 8010762:	3307      	adds	r3, #7
 8010764:	10db      	asrs	r3, r3, #3
 8010766:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8010768:	2314      	movs	r3, #20
 801076a:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 801076c:	68fb      	ldr	r3, [r7, #12]
 801076e:	685b      	ldr	r3, [r3, #4]
 8010770:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 8010772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010774:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 8010776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010778:	781b      	ldrb	r3, [r3, #0]
 801077a:	f003 030f 	and.w	r3, r3, #15
 801077e:	009b      	lsls	r3, r3, #2
 8010780:	2b14      	cmp	r3, #20
 8010782:	d009      	beq.n	8010798 <ip4_frag+0x50>
 8010784:	4b79      	ldr	r3, [pc, #484]	; (801096c <ip4_frag+0x224>)
 8010786:	f240 22e1 	movw	r2, #737	; 0x2e1
 801078a:	4979      	ldr	r1, [pc, #484]	; (8010970 <ip4_frag+0x228>)
 801078c:	4879      	ldr	r0, [pc, #484]	; (8010974 <ip4_frag+0x22c>)
 801078e:	f001 f919 	bl	80119c4 <iprintf>
 8010792:	f06f 0305 	mvn.w	r3, #5
 8010796:	e0e5      	b.n	8010964 <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8010798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801079a:	88db      	ldrh	r3, [r3, #6]
 801079c:	b29b      	uxth	r3, r3
 801079e:	4618      	mov	r0, r3
 80107a0:	f7fc f824 	bl	800c7ec <lwip_htons>
 80107a4:	4603      	mov	r3, r0
 80107a6:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 80107a8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80107aa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80107ae:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 80107b0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80107b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d009      	beq.n	80107ce <ip4_frag+0x86>
 80107ba:	4b6c      	ldr	r3, [pc, #432]	; (801096c <ip4_frag+0x224>)
 80107bc:	f240 22e6 	movw	r2, #742	; 0x2e6
 80107c0:	496d      	ldr	r1, [pc, #436]	; (8010978 <ip4_frag+0x230>)
 80107c2:	486c      	ldr	r0, [pc, #432]	; (8010974 <ip4_frag+0x22c>)
 80107c4:	f001 f8fe 	bl	80119c4 <iprintf>
 80107c8:	f06f 0305 	mvn.w	r3, #5
 80107cc:	e0ca      	b.n	8010964 <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	891b      	ldrh	r3, [r3, #8]
 80107d2:	3b14      	subs	r3, #20
 80107d4:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 80107d6:	e0bc      	b.n	8010952 <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 80107d8:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80107da:	00da      	lsls	r2, r3, #3
 80107dc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80107de:	4293      	cmp	r3, r2
 80107e0:	bfa8      	it	ge
 80107e2:	4613      	movge	r3, r2
 80107e4:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80107e6:	2200      	movs	r2, #0
 80107e8:	2114      	movs	r1, #20
 80107ea:	2002      	movs	r0, #2
 80107ec:	f7fc fd66 	bl	800d2bc <pbuf_alloc>
 80107f0:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 80107f2:	6a3b      	ldr	r3, [r7, #32]
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	f000 80b2 	beq.w	801095e <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80107fa:	68fb      	ldr	r3, [r7, #12]
 80107fc:	895b      	ldrh	r3, [r3, #10]
 80107fe:	2b13      	cmp	r3, #19
 8010800:	d806      	bhi.n	8010810 <ip4_frag+0xc8>
 8010802:	4b5a      	ldr	r3, [pc, #360]	; (801096c <ip4_frag+0x224>)
 8010804:	f240 3209 	movw	r2, #777	; 0x309
 8010808:	495c      	ldr	r1, [pc, #368]	; (801097c <ip4_frag+0x234>)
 801080a:	485a      	ldr	r0, [pc, #360]	; (8010974 <ip4_frag+0x22c>)
 801080c:	f001 f8da 	bl	80119c4 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8010810:	6a3b      	ldr	r3, [r7, #32]
 8010812:	685b      	ldr	r3, [r3, #4]
 8010814:	2214      	movs	r2, #20
 8010816:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010818:	4618      	mov	r0, r3
 801081a:	f001 f81a 	bl	8011852 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801081e:	6a3b      	ldr	r3, [r7, #32]
 8010820:	685b      	ldr	r3, [r3, #4]
 8010822:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 8010824:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8010826:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 8010828:	e04f      	b.n	80108ca <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 801082a:	68fb      	ldr	r3, [r7, #12]
 801082c:	895a      	ldrh	r2, [r3, #10]
 801082e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8010830:	1ad3      	subs	r3, r2, r3
 8010832:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8010834:	8b7a      	ldrh	r2, [r7, #26]
 8010836:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8010838:	4293      	cmp	r3, r2
 801083a:	bf28      	it	cs
 801083c:	4613      	movcs	r3, r2
 801083e:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8010840:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8010842:	2b00      	cmp	r3, #0
 8010844:	d105      	bne.n	8010852 <ip4_frag+0x10a>
        poff = 0;
 8010846:	2300      	movs	r3, #0
 8010848:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	681b      	ldr	r3, [r3, #0]
 801084e:	60fb      	str	r3, [r7, #12]
        continue;
 8010850:	e03b      	b.n	80108ca <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8010852:	f7ff ff21 	bl	8010698 <ip_frag_alloc_pbuf_custom_ref>
 8010856:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 8010858:	697b      	ldr	r3, [r7, #20]
 801085a:	2b00      	cmp	r3, #0
 801085c:	d103      	bne.n	8010866 <ip4_frag+0x11e>
        pbuf_free(rambuf);
 801085e:	6a38      	ldr	r0, [r7, #32]
 8010860:	f7fd f89a 	bl	800d998 <pbuf_free>
        goto memerr;
 8010864:	e07c      	b.n	8010960 <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8010866:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801086c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801086e:	4413      	add	r3, r2
 8010870:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 8010872:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8010874:	9201      	str	r2, [sp, #4]
 8010876:	9300      	str	r3, [sp, #0]
 8010878:	4603      	mov	r3, r0
 801087a:	2202      	movs	r2, #2
 801087c:	2004      	movs	r0, #4
 801087e:	f7fc fead 	bl	800d5dc <pbuf_alloced_custom>
 8010882:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 8010884:	693b      	ldr	r3, [r7, #16]
 8010886:	2b00      	cmp	r3, #0
 8010888:	d106      	bne.n	8010898 <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 801088a:	6978      	ldr	r0, [r7, #20]
 801088c:	f7ff ff0c 	bl	80106a8 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8010890:	6a38      	ldr	r0, [r7, #32]
 8010892:	f7fd f881 	bl	800d998 <pbuf_free>
        goto memerr;
 8010896:	e063      	b.n	8010960 <ip4_frag+0x218>
      }
      pbuf_ref(p);
 8010898:	68f8      	ldr	r0, [r7, #12]
 801089a:	f7fd f927 	bl	800daec <pbuf_ref>
      pcr->original = p;
 801089e:	697b      	ldr	r3, [r7, #20]
 80108a0:	68fa      	ldr	r2, [r7, #12]
 80108a2:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 80108a4:	697b      	ldr	r3, [r7, #20]
 80108a6:	4a36      	ldr	r2, [pc, #216]	; (8010980 <ip4_frag+0x238>)
 80108a8:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 80108aa:	6939      	ldr	r1, [r7, #16]
 80108ac:	6a38      	ldr	r0, [r7, #32]
 80108ae:	f7fd f93f 	bl	800db30 <pbuf_cat>
      left_to_copy -= newpbuflen;
 80108b2:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80108b4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80108b6:	1ad3      	subs	r3, r2, r3
 80108b8:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 80108ba:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d004      	beq.n	80108ca <ip4_frag+0x182>
        poff = 0;
 80108c0:	2300      	movs	r3, #0
 80108c2:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 80108ca:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d1ac      	bne.n	801082a <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 80108d0:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80108d2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80108d4:	4413      	add	r3, r2
 80108d6:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80108d8:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80108da:	68bb      	ldr	r3, [r7, #8]
 80108dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80108de:	3b14      	subs	r3, #20
 80108e0:	429a      	cmp	r2, r3
 80108e2:	bfd4      	ite	le
 80108e4:	2301      	movle	r3, #1
 80108e6:	2300      	movgt	r3, #0
 80108e8:	b2db      	uxtb	r3, r3
 80108ea:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 80108ec:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80108ee:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80108f2:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 80108f4:	69fb      	ldr	r3, [r7, #28]
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	d103      	bne.n	8010902 <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 80108fa:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80108fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8010900:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8010902:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8010904:	4618      	mov	r0, r3
 8010906:	f7fb ff71 	bl	800c7ec <lwip_htons>
 801090a:	4603      	mov	r3, r0
 801090c:	461a      	mov	r2, r3
 801090e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010910:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 8010912:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8010914:	3314      	adds	r3, #20
 8010916:	b29b      	uxth	r3, r3
 8010918:	4618      	mov	r0, r3
 801091a:	f7fb ff67 	bl	800c7ec <lwip_htons>
 801091e:	4603      	mov	r3, r0
 8010920:	461a      	mov	r2, r3
 8010922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010924:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8010926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010928:	2200      	movs	r2, #0
 801092a:	729a      	strb	r2, [r3, #10]
 801092c:	2200      	movs	r2, #0
 801092e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8010930:	68bb      	ldr	r3, [r7, #8]
 8010932:	695b      	ldr	r3, [r3, #20]
 8010934:	687a      	ldr	r2, [r7, #4]
 8010936:	6a39      	ldr	r1, [r7, #32]
 8010938:	68b8      	ldr	r0, [r7, #8]
 801093a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801093c:	6a38      	ldr	r0, [r7, #32]
 801093e:	f7fd f82b 	bl	800d998 <pbuf_free>
    left -= fragsize;
 8010942:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8010944:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8010946:	1ad3      	subs	r3, r2, r3
 8010948:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 801094a:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 801094c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801094e:	4413      	add	r3, r2
 8010950:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 8010952:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8010954:	2b00      	cmp	r3, #0
 8010956:	f47f af3f 	bne.w	80107d8 <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801095a:	2300      	movs	r3, #0
 801095c:	e002      	b.n	8010964 <ip4_frag+0x21c>
      goto memerr;
 801095e:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8010960:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010964:	4618      	mov	r0, r3
 8010966:	3740      	adds	r7, #64	; 0x40
 8010968:	46bd      	mov	sp, r7
 801096a:	bd80      	pop	{r7, pc}
 801096c:	080139d8 	.word	0x080139d8
 8010970:	08013b64 	.word	0x08013b64
 8010974:	08013a20 	.word	0x08013a20
 8010978:	08013b8c 	.word	0x08013b8c
 801097c:	08013ba8 	.word	0x08013ba8
 8010980:	080106e1 	.word	0x080106e1

08010984 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8010984:	b580      	push	{r7, lr}
 8010986:	b086      	sub	sp, #24
 8010988:	af00      	add	r7, sp, #0
 801098a:	6078      	str	r0, [r7, #4]
 801098c:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 801098e:	230e      	movs	r3, #14
 8010990:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	895b      	ldrh	r3, [r3, #10]
 8010996:	2b0e      	cmp	r3, #14
 8010998:	d977      	bls.n	8010a8a <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	685b      	ldr	r3, [r3, #4]
 801099e:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 80109a0:	693b      	ldr	r3, [r7, #16]
 80109a2:	7b1a      	ldrb	r2, [r3, #12]
 80109a4:	7b5b      	ldrb	r3, [r3, #13]
 80109a6:	021b      	lsls	r3, r3, #8
 80109a8:	4313      	orrs	r3, r2
 80109aa:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 80109ac:	693b      	ldr	r3, [r7, #16]
 80109ae:	781b      	ldrb	r3, [r3, #0]
 80109b0:	f003 0301 	and.w	r3, r3, #1
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	d023      	beq.n	8010a00 <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 80109b8:	693b      	ldr	r3, [r7, #16]
 80109ba:	781b      	ldrb	r3, [r3, #0]
 80109bc:	2b01      	cmp	r3, #1
 80109be:	d10f      	bne.n	80109e0 <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80109c0:	693b      	ldr	r3, [r7, #16]
 80109c2:	785b      	ldrb	r3, [r3, #1]
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	d11b      	bne.n	8010a00 <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 80109c8:	693b      	ldr	r3, [r7, #16]
 80109ca:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80109cc:	2b5e      	cmp	r3, #94	; 0x5e
 80109ce:	d117      	bne.n	8010a00 <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	7b5b      	ldrb	r3, [r3, #13]
 80109d4:	f043 0310 	orr.w	r3, r3, #16
 80109d8:	b2da      	uxtb	r2, r3
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	735a      	strb	r2, [r3, #13]
 80109de:	e00f      	b.n	8010a00 <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 80109e0:	693b      	ldr	r3, [r7, #16]
 80109e2:	2206      	movs	r2, #6
 80109e4:	4930      	ldr	r1, [pc, #192]	; (8010aa8 <ethernet_input+0x124>)
 80109e6:	4618      	mov	r0, r3
 80109e8:	f000 ff24 	bl	8011834 <memcmp>
 80109ec:	4603      	mov	r3, r0
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	d106      	bne.n	8010a00 <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	7b5b      	ldrb	r3, [r3, #13]
 80109f6:	f043 0308 	orr.w	r3, r3, #8
 80109fa:	b2da      	uxtb	r2, r3
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8010a00:	89fb      	ldrh	r3, [r7, #14]
 8010a02:	2b08      	cmp	r3, #8
 8010a04:	d003      	beq.n	8010a0e <ethernet_input+0x8a>
 8010a06:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8010a0a:	d01e      	beq.n	8010a4a <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8010a0c:	e044      	b.n	8010a98 <ethernet_input+0x114>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8010a0e:	683b      	ldr	r3, [r7, #0]
 8010a10:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010a14:	f003 0308 	and.w	r3, r3, #8
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d038      	beq.n	8010a8e <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	895b      	ldrh	r3, [r3, #10]
 8010a20:	461a      	mov	r2, r3
 8010a22:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8010a26:	429a      	cmp	r2, r3
 8010a28:	db33      	blt.n	8010a92 <ethernet_input+0x10e>
 8010a2a:	8afb      	ldrh	r3, [r7, #22]
 8010a2c:	425b      	negs	r3, r3
 8010a2e:	b29b      	uxth	r3, r3
 8010a30:	b21b      	sxth	r3, r3
 8010a32:	4619      	mov	r1, r3
 8010a34:	6878      	ldr	r0, [r7, #4]
 8010a36:	f7fc ff8b 	bl	800d950 <pbuf_header>
 8010a3a:	4603      	mov	r3, r0
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d128      	bne.n	8010a92 <ethernet_input+0x10e>
        ip4_input(p, netif);
 8010a40:	6839      	ldr	r1, [r7, #0]
 8010a42:	6878      	ldr	r0, [r7, #4]
 8010a44:	f7fe ff8a 	bl	800f95c <ip4_input>
      break;
 8010a48:	e01d      	b.n	8010a86 <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8010a4a:	683b      	ldr	r3, [r7, #0]
 8010a4c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010a50:	f003 0308 	and.w	r3, r3, #8
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d01e      	beq.n	8010a96 <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	895b      	ldrh	r3, [r3, #10]
 8010a5c:	461a      	mov	r2, r3
 8010a5e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8010a62:	429a      	cmp	r2, r3
 8010a64:	db15      	blt.n	8010a92 <ethernet_input+0x10e>
 8010a66:	8afb      	ldrh	r3, [r7, #22]
 8010a68:	425b      	negs	r3, r3
 8010a6a:	b29b      	uxth	r3, r3
 8010a6c:	b21b      	sxth	r3, r3
 8010a6e:	4619      	mov	r1, r3
 8010a70:	6878      	ldr	r0, [r7, #4]
 8010a72:	f7fc ff6d 	bl	800d950 <pbuf_header>
 8010a76:	4603      	mov	r3, r0
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d10a      	bne.n	8010a92 <ethernet_input+0x10e>
        etharp_input(p, netif);
 8010a7c:	6839      	ldr	r1, [r7, #0]
 8010a7e:	6878      	ldr	r0, [r7, #4]
 8010a80:	f7fe f958 	bl	800ed34 <etharp_input>
      break;
 8010a84:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8010a86:	2300      	movs	r3, #0
 8010a88:	e00a      	b.n	8010aa0 <ethernet_input+0x11c>
    goto free_and_return;
 8010a8a:	bf00      	nop
 8010a8c:	e004      	b.n	8010a98 <ethernet_input+0x114>
        goto free_and_return;
 8010a8e:	bf00      	nop
 8010a90:	e002      	b.n	8010a98 <ethernet_input+0x114>

free_and_return:
 8010a92:	bf00      	nop
 8010a94:	e000      	b.n	8010a98 <ethernet_input+0x114>
        goto free_and_return;
 8010a96:	bf00      	nop
  pbuf_free(p);
 8010a98:	6878      	ldr	r0, [r7, #4]
 8010a9a:	f7fc ff7d 	bl	800d998 <pbuf_free>
  return ERR_OK;
 8010a9e:	2300      	movs	r3, #0
}
 8010aa0:	4618      	mov	r0, r3
 8010aa2:	3718      	adds	r7, #24
 8010aa4:	46bd      	mov	sp, r7
 8010aa6:	bd80      	pop	{r7, pc}
 8010aa8:	08013d70 	.word	0x08013d70

08010aac <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 8010aac:	b580      	push	{r7, lr}
 8010aae:	b086      	sub	sp, #24
 8010ab0:	af00      	add	r7, sp, #0
 8010ab2:	60f8      	str	r0, [r7, #12]
 8010ab4:	60b9      	str	r1, [r7, #8]
 8010ab6:	607a      	str	r2, [r7, #4]
 8010ab8:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8010aba:	8c3b      	ldrh	r3, [r7, #32]
 8010abc:	4618      	mov	r0, r3
 8010abe:	f7fb fe95 	bl	800c7ec <lwip_htons>
 8010ac2:	4603      	mov	r3, r0
 8010ac4:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 8010ac6:	210e      	movs	r1, #14
 8010ac8:	68b8      	ldr	r0, [r7, #8]
 8010aca:	f7fc ff41 	bl	800d950 <pbuf_header>
 8010ace:	4603      	mov	r3, r0
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d125      	bne.n	8010b20 <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 8010ad4:	68bb      	ldr	r3, [r7, #8]
 8010ad6:	685b      	ldr	r3, [r3, #4]
 8010ad8:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8010ada:	693b      	ldr	r3, [r7, #16]
 8010adc:	8afa      	ldrh	r2, [r7, #22]
 8010ade:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 8010ae0:	693b      	ldr	r3, [r7, #16]
 8010ae2:	2206      	movs	r2, #6
 8010ae4:	6839      	ldr	r1, [r7, #0]
 8010ae6:	4618      	mov	r0, r3
 8010ae8:	f000 feb3 	bl	8011852 <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 8010aec:	693b      	ldr	r3, [r7, #16]
 8010aee:	3306      	adds	r3, #6
 8010af0:	2206      	movs	r2, #6
 8010af2:	6879      	ldr	r1, [r7, #4]
 8010af4:	4618      	mov	r0, r3
 8010af6:	f000 feac 	bl	8011852 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8010afa:	68fb      	ldr	r3, [r7, #12]
 8010afc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010b00:	2b06      	cmp	r3, #6
 8010b02:	d006      	beq.n	8010b12 <ethernet_output+0x66>
 8010b04:	4b0a      	ldr	r3, [pc, #40]	; (8010b30 <ethernet_output+0x84>)
 8010b06:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8010b0a:	490a      	ldr	r1, [pc, #40]	; (8010b34 <ethernet_output+0x88>)
 8010b0c:	480a      	ldr	r0, [pc, #40]	; (8010b38 <ethernet_output+0x8c>)
 8010b0e:	f000 ff59 	bl	80119c4 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	699b      	ldr	r3, [r3, #24]
 8010b16:	68b9      	ldr	r1, [r7, #8]
 8010b18:	68f8      	ldr	r0, [r7, #12]
 8010b1a:	4798      	blx	r3
 8010b1c:	4603      	mov	r3, r0
 8010b1e:	e002      	b.n	8010b26 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8010b20:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8010b22:	f06f 0301 	mvn.w	r3, #1
}
 8010b26:	4618      	mov	r0, r3
 8010b28:	3718      	adds	r7, #24
 8010b2a:	46bd      	mov	sp, r7
 8010b2c:	bd80      	pop	{r7, pc}
 8010b2e:	bf00      	nop
 8010b30:	08013bc8 	.word	0x08013bc8
 8010b34:	08013c00 	.word	0x08013c00
 8010b38:	08013c34 	.word	0x08013c34

08010b3c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8010b3c:	b580      	push	{r7, lr}
 8010b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010b40:	2200      	movs	r2, #0
 8010b42:	4912      	ldr	r1, [pc, #72]	; (8010b8c <MX_USB_DEVICE_Init+0x50>)
 8010b44:	4812      	ldr	r0, [pc, #72]	; (8010b90 <MX_USB_DEVICE_Init+0x54>)
 8010b46:	f7fa fc44 	bl	800b3d2 <USBD_Init>
 8010b4a:	4603      	mov	r3, r0
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d001      	beq.n	8010b54 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8010b50:	f7f0 fa54 	bl	8000ffc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8010b54:	490f      	ldr	r1, [pc, #60]	; (8010b94 <MX_USB_DEVICE_Init+0x58>)
 8010b56:	480e      	ldr	r0, [pc, #56]	; (8010b90 <MX_USB_DEVICE_Init+0x54>)
 8010b58:	f7fa fc66 	bl	800b428 <USBD_RegisterClass>
 8010b5c:	4603      	mov	r3, r0
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	d001      	beq.n	8010b66 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8010b62:	f7f0 fa4b 	bl	8000ffc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8010b66:	490c      	ldr	r1, [pc, #48]	; (8010b98 <MX_USB_DEVICE_Init+0x5c>)
 8010b68:	4809      	ldr	r0, [pc, #36]	; (8010b90 <MX_USB_DEVICE_Init+0x54>)
 8010b6a:	f7fa fb97 	bl	800b29c <USBD_CDC_RegisterInterface>
 8010b6e:	4603      	mov	r3, r0
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d001      	beq.n	8010b78 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8010b74:	f7f0 fa42 	bl	8000ffc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010b78:	4805      	ldr	r0, [pc, #20]	; (8010b90 <MX_USB_DEVICE_Init+0x54>)
 8010b7a:	f7fa fc6e 	bl	800b45a <USBD_Start>
 8010b7e:	4603      	mov	r3, r0
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d001      	beq.n	8010b88 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8010b84:	f7f0 fa3a 	bl	8000ffc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010b88:	bf00      	nop
 8010b8a:	bd80      	pop	{r7, pc}
 8010b8c:	200001b8 	.word	0x200001b8
 8010b90:	20007000 	.word	0x20007000
 8010b94:	2000001c 	.word	0x2000001c
 8010b98:	200001a8 	.word	0x200001a8

08010b9c <LL_TIM_EnableCounter>:
{
 8010b9c:	b480      	push	{r7}
 8010b9e:	b083      	sub	sp, #12
 8010ba0:	af00      	add	r7, sp, #0
 8010ba2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	f043 0201 	orr.w	r2, r3, #1
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	601a      	str	r2, [r3, #0]
}
 8010bb0:	bf00      	nop
 8010bb2:	370c      	adds	r7, #12
 8010bb4:	46bd      	mov	sp, r7
 8010bb6:	bc80      	pop	{r7}
 8010bb8:	4770      	bx	lr

08010bba <LL_TIM_ClearFlag_UPDATE>:
{
 8010bba:	b480      	push	{r7}
 8010bbc:	b083      	sub	sp, #12
 8010bbe:	af00      	add	r7, sp, #0
 8010bc0:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	f06f 0201 	mvn.w	r2, #1
 8010bc8:	611a      	str	r2, [r3, #16]
}
 8010bca:	bf00      	nop
 8010bcc:	370c      	adds	r7, #12
 8010bce:	46bd      	mov	sp, r7
 8010bd0:	bc80      	pop	{r7}
 8010bd2:	4770      	bx	lr

08010bd4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8010bd4:	b580      	push	{r7, lr}
 8010bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8010bd8:	2200      	movs	r2, #0
 8010bda:	4905      	ldr	r1, [pc, #20]	; (8010bf0 <CDC_Init_FS+0x1c>)
 8010bdc:	4805      	ldr	r0, [pc, #20]	; (8010bf4 <CDC_Init_FS+0x20>)
 8010bde:	f7fa fb73 	bl	800b2c8 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8010be2:	4905      	ldr	r1, [pc, #20]	; (8010bf8 <CDC_Init_FS+0x24>)
 8010be4:	4803      	ldr	r0, [pc, #12]	; (8010bf4 <CDC_Init_FS+0x20>)
 8010be6:	f7fa fb88 	bl	800b2fa <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 8010bea:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8010bec:	4618      	mov	r0, r3
 8010bee:	bd80      	pop	{r7, pc}
 8010bf0:	200074bc 	.word	0x200074bc
 8010bf4:	20007000 	.word	0x20007000
 8010bf8:	20007390 	.word	0x20007390

08010bfc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8010bfc:	b480      	push	{r7}
 8010bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 8010c00:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8010c02:	4618      	mov	r0, r3
 8010c04:	46bd      	mov	sp, r7
 8010c06:	bc80      	pop	{r7}
 8010c08:	4770      	bx	lr
	...

08010c0c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010c0c:	b480      	push	{r7}
 8010c0e:	b083      	sub	sp, #12
 8010c10:	af00      	add	r7, sp, #0
 8010c12:	4603      	mov	r3, r0
 8010c14:	6039      	str	r1, [r7, #0]
 8010c16:	71fb      	strb	r3, [r7, #7]
 8010c18:	4613      	mov	r3, r2
 8010c1a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	switch (cmd)
 8010c1c:	79fb      	ldrb	r3, [r7, #7]
 8010c1e:	2b23      	cmp	r3, #35	; 0x23
 8010c20:	d84a      	bhi.n	8010cb8 <CDC_Control_FS+0xac>
 8010c22:	a201      	add	r2, pc, #4	; (adr r2, 8010c28 <CDC_Control_FS+0x1c>)
 8010c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c28:	08010cb9 	.word	0x08010cb9
 8010c2c:	08010cb9 	.word	0x08010cb9
 8010c30:	08010cb9 	.word	0x08010cb9
 8010c34:	08010cb9 	.word	0x08010cb9
 8010c38:	08010cb9 	.word	0x08010cb9
 8010c3c:	08010cb9 	.word	0x08010cb9
 8010c40:	08010cb9 	.word	0x08010cb9
 8010c44:	08010cb9 	.word	0x08010cb9
 8010c48:	08010cb9 	.word	0x08010cb9
 8010c4c:	08010cb9 	.word	0x08010cb9
 8010c50:	08010cb9 	.word	0x08010cb9
 8010c54:	08010cb9 	.word	0x08010cb9
 8010c58:	08010cb9 	.word	0x08010cb9
 8010c5c:	08010cb9 	.word	0x08010cb9
 8010c60:	08010cb9 	.word	0x08010cb9
 8010c64:	08010cb9 	.word	0x08010cb9
 8010c68:	08010cb9 	.word	0x08010cb9
 8010c6c:	08010cb9 	.word	0x08010cb9
 8010c70:	08010cb9 	.word	0x08010cb9
 8010c74:	08010cb9 	.word	0x08010cb9
 8010c78:	08010cb9 	.word	0x08010cb9
 8010c7c:	08010cb9 	.word	0x08010cb9
 8010c80:	08010cb9 	.word	0x08010cb9
 8010c84:	08010cb9 	.word	0x08010cb9
 8010c88:	08010cb9 	.word	0x08010cb9
 8010c8c:	08010cb9 	.word	0x08010cb9
 8010c90:	08010cb9 	.word	0x08010cb9
 8010c94:	08010cb9 	.word	0x08010cb9
 8010c98:	08010cb9 	.word	0x08010cb9
 8010c9c:	08010cb9 	.word	0x08010cb9
 8010ca0:	08010cb9 	.word	0x08010cb9
 8010ca4:	08010cb9 	.word	0x08010cb9
 8010ca8:	08010cb9 	.word	0x08010cb9
 8010cac:	08010cb9 	.word	0x08010cb9
 8010cb0:	08010cb9 	.word	0x08010cb9
 8010cb4:	08010cb9 	.word	0x08010cb9
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 8010cb8:	bf00      	nop
	}

	return (USBD_OK);
 8010cba:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8010cbc:	4618      	mov	r0, r3
 8010cbe:	370c      	adds	r7, #12
 8010cc0:	46bd      	mov	sp, r7
 8010cc2:	bc80      	pop	{r7}
 8010cc4:	4770      	bx	lr
 8010cc6:	bf00      	nop

08010cc8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8010cc8:	b580      	push	{r7, lr}
 8010cca:	b084      	sub	sp, #16
 8010ccc:	af00      	add	r7, sp, #0
 8010cce:	6078      	str	r0, [r7, #4]
 8010cd0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8010cd2:	6879      	ldr	r1, [r7, #4]
 8010cd4:	488b      	ldr	r0, [pc, #556]	; (8010f04 <CDC_Receive_FS+0x23c>)
 8010cd6:	f7fa fb10 	bl	800b2fa <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8010cda:	488a      	ldr	r0, [pc, #552]	; (8010f04 <CDC_Receive_FS+0x23c>)
 8010cdc:	f7fa fb4f 	bl	800b37e <USBD_CDC_ReceivePacket>
	if (UFlag == 0)
 8010ce0:	4b89      	ldr	r3, [pc, #548]	; (8010f08 <CDC_Receive_FS+0x240>)
 8010ce2:	781b      	ldrb	r3, [r3, #0]
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	f040 80c7 	bne.w	8010e78 <CDC_Receive_FS+0x1b0>
	{
		switch (Buf[0])
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	781b      	ldrb	r3, [r3, #0]
 8010cee:	3b41      	subs	r3, #65	; 0x41
 8010cf0:	2b35      	cmp	r3, #53	; 0x35
 8010cf2:	f200 80b6 	bhi.w	8010e62 <CDC_Receive_FS+0x19a>
 8010cf6:	a201      	add	r2, pc, #4	; (adr r2, 8010cfc <CDC_Receive_FS+0x34>)
 8010cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010cfc:	08010e23 	.word	0x08010e23
 8010d00:	08010e63 	.word	0x08010e63
 8010d04:	08010e63 	.word	0x08010e63
 8010d08:	08010e63 	.word	0x08010e63
 8010d0c:	08010e63 	.word	0x08010e63
 8010d10:	08010dff 	.word	0x08010dff
 8010d14:	08010e63 	.word	0x08010e63
 8010d18:	08010e63 	.word	0x08010e63
 8010d1c:	08010def 	.word	0x08010def
 8010d20:	08010e63 	.word	0x08010e63
 8010d24:	08010e63 	.word	0x08010e63
 8010d28:	08010e63 	.word	0x08010e63
 8010d2c:	08010dd5 	.word	0x08010dd5
 8010d30:	08010e63 	.word	0x08010e63
 8010d34:	08010e63 	.word	0x08010e63
 8010d38:	08010e63 	.word	0x08010e63
 8010d3c:	08010e63 	.word	0x08010e63
 8010d40:	08010e63 	.word	0x08010e63
 8010d44:	08010e53 	.word	0x08010e53
 8010d48:	08010e63 	.word	0x08010e63
 8010d4c:	08010e63 	.word	0x08010e63
 8010d50:	08010df7 	.word	0x08010df7
 8010d54:	08010e63 	.word	0x08010e63
 8010d58:	08010e63 	.word	0x08010e63
 8010d5c:	08010e63 	.word	0x08010e63
 8010d60:	08010e63 	.word	0x08010e63
 8010d64:	08010e63 	.word	0x08010e63
 8010d68:	08010e63 	.word	0x08010e63
 8010d6c:	08010e63 	.word	0x08010e63
 8010d70:	08010e63 	.word	0x08010e63
 8010d74:	08010e63 	.word	0x08010e63
 8010d78:	08010e63 	.word	0x08010e63
 8010d7c:	08010e23 	.word	0x08010e23
 8010d80:	08010e63 	.word	0x08010e63
 8010d84:	08010e63 	.word	0x08010e63
 8010d88:	08010e63 	.word	0x08010e63
 8010d8c:	08010e63 	.word	0x08010e63
 8010d90:	08010dff 	.word	0x08010dff
 8010d94:	08010e63 	.word	0x08010e63
 8010d98:	08010e63 	.word	0x08010e63
 8010d9c:	08010def 	.word	0x08010def
 8010da0:	08010e63 	.word	0x08010e63
 8010da4:	08010e63 	.word	0x08010e63
 8010da8:	08010e63 	.word	0x08010e63
 8010dac:	08010dd5 	.word	0x08010dd5
 8010db0:	08010e63 	.word	0x08010e63
 8010db4:	08010e63 	.word	0x08010e63
 8010db8:	08010e63 	.word	0x08010e63
 8010dbc:	08010e63 	.word	0x08010e63
 8010dc0:	08010e63 	.word	0x08010e63
 8010dc4:	08010e53 	.word	0x08010e53
 8010dc8:	08010e63 	.word	0x08010e63
 8010dcc:	08010e63 	.word	0x08010e63
 8010dd0:	08010df7 	.word	0x08010df7
		{
		case 'M': // Manual
		case 'm':
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 8010dd4:	484d      	ldr	r0, [pc, #308]	; (8010f0c <CDC_Receive_FS+0x244>)
 8010dd6:	f7ef f9f5 	bl	80001c4 <strlen>
 8010dda:	4603      	mov	r3, r0
 8010ddc:	b29b      	uxth	r3, r3
 8010dde:	4619      	mov	r1, r3
 8010de0:	484a      	ldr	r0, [pc, #296]	; (8010f0c <CDC_Receive_FS+0x244>)
 8010de2:	f000 f8af 	bl	8010f44 <CDC_Transmit_FS>
			bufptr = URxbuf;
 8010de6:	4b4a      	ldr	r3, [pc, #296]	; (8010f10 <CDC_Receive_FS+0x248>)
 8010de8:	4a4a      	ldr	r2, [pc, #296]	; (8010f14 <CDC_Receive_FS+0x24c>)
 8010dea:	601a      	str	r2, [r3, #0]
			break;
 8010dec:	e084      	b.n	8010ef8 <CDC_Receive_FS+0x230>
		case 'I':
		case 'i':
			UFlag = 1;
 8010dee:	4b46      	ldr	r3, [pc, #280]	; (8010f08 <CDC_Receive_FS+0x240>)
 8010df0:	2201      	movs	r2, #1
 8010df2:	701a      	strb	r2, [r3, #0]
			break;
 8010df4:	e080      	b.n	8010ef8 <CDC_Receive_FS+0x230>
		case 'V':
		case 'v':
			UFlag = 2;
 8010df6:	4b44      	ldr	r3, [pc, #272]	; (8010f08 <CDC_Receive_FS+0x240>)
 8010df8:	2202      	movs	r2, #2
 8010dfa:	701a      	strb	r2, [r3, #0]
			break;
 8010dfc:	e07c      	b.n	8010ef8 <CDC_Receive_FS+0x230>
		case 'F': // Shutter action
		case 'f':
			HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 8010dfe:	2201      	movs	r2, #1
 8010e00:	2110      	movs	r1, #16
 8010e02:	4845      	ldr	r0, [pc, #276]	; (8010f18 <CDC_Receive_FS+0x250>)
 8010e04:	f7f3 f9f3 	bl	80041ee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 8010e08:	2200      	movs	r2, #0
 8010e0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010e0e:	4843      	ldr	r0, [pc, #268]	; (8010f1c <CDC_Receive_FS+0x254>)
 8010e10:	f7f3 f9ed 	bl	80041ee <HAL_GPIO_WritePin>

			LL_TIM_ClearFlag_UPDATE(TIM3);
 8010e14:	4842      	ldr	r0, [pc, #264]	; (8010f20 <CDC_Receive_FS+0x258>)
 8010e16:	f7ff fed0 	bl	8010bba <LL_TIM_ClearFlag_UPDATE>
			LL_TIM_EnableCounter(TIM3);
 8010e1a:	4841      	ldr	r0, [pc, #260]	; (8010f20 <CDC_Receive_FS+0x258>)
 8010e1c:	f7ff febe 	bl	8010b9c <LL_TIM_EnableCounter>
			//CDC_Transmit_FS((uint8_t*) "Manual shot Triggered!\r\n", 24);
			break;
 8010e20:	e06a      	b.n	8010ef8 <CDC_Receive_FS+0x230>
		case 'A': // AUTO trigger
		case 'a':
			if (encoderTargetCount == -1)
 8010e22:	4b40      	ldr	r3, [pc, #256]	; (8010f24 <CDC_Receive_FS+0x25c>)
 8010e24:	681b      	ldr	r3, [r3, #0]
 8010e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e2a:	d104      	bne.n	8010e36 <CDC_Receive_FS+0x16e>
			{
				CDC_Transmit_FS((uint8_t*) "PLZ INPUT DATA!\r\n", 17);
 8010e2c:	2111      	movs	r1, #17
 8010e2e:	483e      	ldr	r0, [pc, #248]	; (8010f28 <CDC_Receive_FS+0x260>)
 8010e30:	f000 f888 	bl	8010f44 <CDC_Transmit_FS>
				break;
 8010e34:	e060      	b.n	8010ef8 <CDC_Receive_FS+0x230>
			}
			else
			{
				A_PLS_CNT = 0;
 8010e36:	4b3d      	ldr	r3, [pc, #244]	; (8010f2c <CDC_Receive_FS+0x264>)
 8010e38:	2200      	movs	r2, #0
 8010e3a:	601a      	str	r2, [r3, #0]
				B_PLS_CNT = 0;
 8010e3c:	4b3c      	ldr	r3, [pc, #240]	; (8010f30 <CDC_Receive_FS+0x268>)
 8010e3e:	2200      	movs	r2, #0
 8010e40:	601a      	str	r2, [r3, #0]
				bFlag = 1;
 8010e42:	4b3c      	ldr	r3, [pc, #240]	; (8010f34 <CDC_Receive_FS+0x26c>)
 8010e44:	2201      	movs	r2, #1
 8010e46:	701a      	strb	r2, [r3, #0]
				CDC_Transmit_FS((uint8_t*) "AutoTrigger Started!\r\n", 22); // ACK
 8010e48:	2116      	movs	r1, #22
 8010e4a:	483b      	ldr	r0, [pc, #236]	; (8010f38 <CDC_Receive_FS+0x270>)
 8010e4c:	f000 f87a 	bl	8010f44 <CDC_Transmit_FS>
			}
			break;
 8010e50:	e052      	b.n	8010ef8 <CDC_Receive_FS+0x230>
		case 'S': // STOP trigger
		case 's':
			bFlag = 0;
 8010e52:	4b38      	ldr	r3, [pc, #224]	; (8010f34 <CDC_Receive_FS+0x26c>)
 8010e54:	2200      	movs	r2, #0
 8010e56:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "Stopped!\r\n", 10); // ACK
 8010e58:	210a      	movs	r1, #10
 8010e5a:	4838      	ldr	r0, [pc, #224]	; (8010f3c <CDC_Receive_FS+0x274>)
 8010e5c:	f000 f872 	bl	8010f44 <CDC_Transmit_FS>
			break;
 8010e60:	e04a      	b.n	8010ef8 <CDC_Receive_FS+0x230>
		default:
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 8010e62:	482a      	ldr	r0, [pc, #168]	; (8010f0c <CDC_Receive_FS+0x244>)
 8010e64:	f7ef f9ae 	bl	80001c4 <strlen>
 8010e68:	4603      	mov	r3, r0
 8010e6a:	b29b      	uxth	r3, r3
 8010e6c:	4619      	mov	r1, r3
 8010e6e:	4827      	ldr	r0, [pc, #156]	; (8010f0c <CDC_Receive_FS+0x244>)
 8010e70:	f000 f868 	bl	8010f44 <CDC_Transmit_FS>
			break;
 8010e74:	bf00      	nop
 8010e76:	e03f      	b.n	8010ef8 <CDC_Receive_FS+0x230>
		}
	}
	else
	{
		for (uint16_t i = 0; i < *Len; i++)
 8010e78:	2300      	movs	r3, #0
 8010e7a:	81fb      	strh	r3, [r7, #14]
 8010e7c:	e037      	b.n	8010eee <CDC_Receive_FS+0x226>
		{
			*bufptr = Buf[i];
 8010e7e:	89fb      	ldrh	r3, [r7, #14]
 8010e80:	687a      	ldr	r2, [r7, #4]
 8010e82:	441a      	add	r2, r3
 8010e84:	4b22      	ldr	r3, [pc, #136]	; (8010f10 <CDC_Receive_FS+0x248>)
 8010e86:	681b      	ldr	r3, [r3, #0]
 8010e88:	7812      	ldrb	r2, [r2, #0]
 8010e8a:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) bufptr, 1);
 8010e8c:	4b20      	ldr	r3, [pc, #128]	; (8010f10 <CDC_Receive_FS+0x248>)
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	2101      	movs	r1, #1
 8010e92:	4618      	mov	r0, r3
 8010e94:	f000 f856 	bl	8010f44 <CDC_Transmit_FS>
			bufptr++;
 8010e98:	4b1d      	ldr	r3, [pc, #116]	; (8010f10 <CDC_Receive_FS+0x248>)
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	3301      	adds	r3, #1
 8010e9e:	4a1c      	ldr	r2, [pc, #112]	; (8010f10 <CDC_Receive_FS+0x248>)
 8010ea0:	6013      	str	r3, [r2, #0]
			if (Buf[i] == '\r' || Buf[i] == '\n')
 8010ea2:	89fb      	ldrh	r3, [r7, #14]
 8010ea4:	687a      	ldr	r2, [r7, #4]
 8010ea6:	4413      	add	r3, r2
 8010ea8:	781b      	ldrb	r3, [r3, #0]
 8010eaa:	2b0d      	cmp	r3, #13
 8010eac:	d005      	beq.n	8010eba <CDC_Receive_FS+0x1f2>
 8010eae:	89fb      	ldrh	r3, [r7, #14]
 8010eb0:	687a      	ldr	r2, [r7, #4]
 8010eb2:	4413      	add	r3, r2
 8010eb4:	781b      	ldrb	r3, [r3, #0]
 8010eb6:	2b0a      	cmp	r3, #10
 8010eb8:	d106      	bne.n	8010ec8 <CDC_Receive_FS+0x200>
			{
				EnterFlag = 1;
 8010eba:	4b21      	ldr	r3, [pc, #132]	; (8010f40 <CDC_Receive_FS+0x278>)
 8010ebc:	2201      	movs	r2, #1
 8010ebe:	701a      	strb	r2, [r3, #0]
				bufptr = URxbuf;
 8010ec0:	4b13      	ldr	r3, [pc, #76]	; (8010f10 <CDC_Receive_FS+0x248>)
 8010ec2:	4a14      	ldr	r2, [pc, #80]	; (8010f14 <CDC_Receive_FS+0x24c>)
 8010ec4:	601a      	str	r2, [r3, #0]
 8010ec6:	e00f      	b.n	8010ee8 <CDC_Receive_FS+0x220>
			}
			else if (Buf[i] == '\b')
 8010ec8:	89fb      	ldrh	r3, [r7, #14]
 8010eca:	687a      	ldr	r2, [r7, #4]
 8010ecc:	4413      	add	r3, r2
 8010ece:	781b      	ldrb	r3, [r3, #0]
 8010ed0:	2b08      	cmp	r3, #8
 8010ed2:	d109      	bne.n	8010ee8 <CDC_Receive_FS+0x220>
			{
				if (bufptr != URxbuf)
 8010ed4:	4b0e      	ldr	r3, [pc, #56]	; (8010f10 <CDC_Receive_FS+0x248>)
 8010ed6:	681b      	ldr	r3, [r3, #0]
 8010ed8:	4a0e      	ldr	r2, [pc, #56]	; (8010f14 <CDC_Receive_FS+0x24c>)
 8010eda:	4293      	cmp	r3, r2
 8010edc:	d004      	beq.n	8010ee8 <CDC_Receive_FS+0x220>
				{
					bufptr--;
 8010ede:	4b0c      	ldr	r3, [pc, #48]	; (8010f10 <CDC_Receive_FS+0x248>)
 8010ee0:	681b      	ldr	r3, [r3, #0]
 8010ee2:	3b01      	subs	r3, #1
 8010ee4:	4a0a      	ldr	r2, [pc, #40]	; (8010f10 <CDC_Receive_FS+0x248>)
 8010ee6:	6013      	str	r3, [r2, #0]
		for (uint16_t i = 0; i < *Len; i++)
 8010ee8:	89fb      	ldrh	r3, [r7, #14]
 8010eea:	3301      	adds	r3, #1
 8010eec:	81fb      	strh	r3, [r7, #14]
 8010eee:	89fa      	ldrh	r2, [r7, #14]
 8010ef0:	683b      	ldr	r3, [r7, #0]
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	429a      	cmp	r2, r3
 8010ef6:	d3c2      	bcc.n	8010e7e <CDC_Receive_FS+0x1b6>
				}
			}
		}
	}
	return (USBD_OK);
 8010ef8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8010efa:	4618      	mov	r0, r3
 8010efc:	3710      	adds	r7, #16
 8010efe:	46bd      	mov	sp, r7
 8010f00:	bd80      	pop	{r7, pc}
 8010f02:	bf00      	nop
 8010f04:	20007000 	.word	0x20007000
 8010f08:	200003fa 	.word	0x200003fa
 8010f0c:	20000124 	.word	0x20000124
 8010f10:	200072c4 	.word	0x200072c4
 8010f14:	200072c8 	.word	0x200072c8
 8010f18:	40021800 	.word	0x40021800
 8010f1c:	40021000 	.word	0x40021000
 8010f20:	40000400 	.word	0x40000400
 8010f24:	20000000 	.word	0x20000000
 8010f28:	08013c5c 	.word	0x08013c5c
 8010f2c:	200003f6 	.word	0x200003f6
 8010f30:	200003f8 	.word	0x200003f8
 8010f34:	200003f4 	.word	0x200003f4
 8010f38:	08013c70 	.word	0x08013c70
 8010f3c:	08013c88 	.word	0x08013c88
 8010f40:	200003fb 	.word	0x200003fb

08010f44 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8010f44:	b580      	push	{r7, lr}
 8010f46:	b084      	sub	sp, #16
 8010f48:	af00      	add	r7, sp, #0
 8010f4a:	6078      	str	r0, [r7, #4]
 8010f4c:	460b      	mov	r3, r1
 8010f4e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010f50:	2300      	movs	r3, #0
 8010f52:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 8010f54:	4b0d      	ldr	r3, [pc, #52]	; (8010f8c <CDC_Transmit_FS+0x48>)
 8010f56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010f5a:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 8010f5c:	68bb      	ldr	r3, [r7, #8]
 8010f5e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d001      	beq.n	8010f6a <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 8010f66:	2301      	movs	r3, #1
 8010f68:	e00b      	b.n	8010f82 <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8010f6a:	887b      	ldrh	r3, [r7, #2]
 8010f6c:	461a      	mov	r2, r3
 8010f6e:	6879      	ldr	r1, [r7, #4]
 8010f70:	4806      	ldr	r0, [pc, #24]	; (8010f8c <CDC_Transmit_FS+0x48>)
 8010f72:	f7fa f9a9 	bl	800b2c8 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010f76:	4805      	ldr	r0, [pc, #20]	; (8010f8c <CDC_Transmit_FS+0x48>)
 8010f78:	f7fa f9d2 	bl	800b320 <USBD_CDC_TransmitPacket>
 8010f7c:	4603      	mov	r3, r0
 8010f7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8010f80:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f82:	4618      	mov	r0, r3
 8010f84:	3710      	adds	r7, #16
 8010f86:	46bd      	mov	sp, r7
 8010f88:	bd80      	pop	{r7, pc}
 8010f8a:	bf00      	nop
 8010f8c:	20007000 	.word	0x20007000

08010f90 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f90:	b480      	push	{r7}
 8010f92:	b083      	sub	sp, #12
 8010f94:	af00      	add	r7, sp, #0
 8010f96:	4603      	mov	r3, r0
 8010f98:	6039      	str	r1, [r7, #0]
 8010f9a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010f9c:	683b      	ldr	r3, [r7, #0]
 8010f9e:	2212      	movs	r2, #18
 8010fa0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8010fa2:	4b03      	ldr	r3, [pc, #12]	; (8010fb0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8010fa4:	4618      	mov	r0, r3
 8010fa6:	370c      	adds	r7, #12
 8010fa8:	46bd      	mov	sp, r7
 8010faa:	bc80      	pop	{r7}
 8010fac:	4770      	bx	lr
 8010fae:	bf00      	nop
 8010fb0:	200001d4 	.word	0x200001d4

08010fb4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010fb4:	b480      	push	{r7}
 8010fb6:	b083      	sub	sp, #12
 8010fb8:	af00      	add	r7, sp, #0
 8010fba:	4603      	mov	r3, r0
 8010fbc:	6039      	str	r1, [r7, #0]
 8010fbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010fc0:	683b      	ldr	r3, [r7, #0]
 8010fc2:	2204      	movs	r2, #4
 8010fc4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010fc6:	4b03      	ldr	r3, [pc, #12]	; (8010fd4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010fc8:	4618      	mov	r0, r3
 8010fca:	370c      	adds	r7, #12
 8010fcc:	46bd      	mov	sp, r7
 8010fce:	bc80      	pop	{r7}
 8010fd0:	4770      	bx	lr
 8010fd2:	bf00      	nop
 8010fd4:	200001e8 	.word	0x200001e8

08010fd8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010fd8:	b580      	push	{r7, lr}
 8010fda:	b082      	sub	sp, #8
 8010fdc:	af00      	add	r7, sp, #0
 8010fde:	4603      	mov	r3, r0
 8010fe0:	6039      	str	r1, [r7, #0]
 8010fe2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010fe4:	79fb      	ldrb	r3, [r7, #7]
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d105      	bne.n	8010ff6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010fea:	683a      	ldr	r2, [r7, #0]
 8010fec:	4907      	ldr	r1, [pc, #28]	; (801100c <USBD_FS_ProductStrDescriptor+0x34>)
 8010fee:	4808      	ldr	r0, [pc, #32]	; (8011010 <USBD_FS_ProductStrDescriptor+0x38>)
 8010ff0:	f7fb f9d7 	bl	800c3a2 <USBD_GetString>
 8010ff4:	e004      	b.n	8011000 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010ff6:	683a      	ldr	r2, [r7, #0]
 8010ff8:	4904      	ldr	r1, [pc, #16]	; (801100c <USBD_FS_ProductStrDescriptor+0x34>)
 8010ffa:	4805      	ldr	r0, [pc, #20]	; (8011010 <USBD_FS_ProductStrDescriptor+0x38>)
 8010ffc:	f7fb f9d1 	bl	800c3a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011000:	4b02      	ldr	r3, [pc, #8]	; (801100c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8011002:	4618      	mov	r0, r3
 8011004:	3708      	adds	r7, #8
 8011006:	46bd      	mov	sp, r7
 8011008:	bd80      	pop	{r7, pc}
 801100a:	bf00      	nop
 801100c:	200075e8 	.word	0x200075e8
 8011010:	08013c94 	.word	0x08013c94

08011014 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011014:	b580      	push	{r7, lr}
 8011016:	b082      	sub	sp, #8
 8011018:	af00      	add	r7, sp, #0
 801101a:	4603      	mov	r3, r0
 801101c:	6039      	str	r1, [r7, #0]
 801101e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011020:	683a      	ldr	r2, [r7, #0]
 8011022:	4904      	ldr	r1, [pc, #16]	; (8011034 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8011024:	4804      	ldr	r0, [pc, #16]	; (8011038 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8011026:	f7fb f9bc 	bl	800c3a2 <USBD_GetString>
  return USBD_StrDesc;
 801102a:	4b02      	ldr	r3, [pc, #8]	; (8011034 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801102c:	4618      	mov	r0, r3
 801102e:	3708      	adds	r7, #8
 8011030:	46bd      	mov	sp, r7
 8011032:	bd80      	pop	{r7, pc}
 8011034:	200075e8 	.word	0x200075e8
 8011038:	08013ca0 	.word	0x08013ca0

0801103c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801103c:	b580      	push	{r7, lr}
 801103e:	b082      	sub	sp, #8
 8011040:	af00      	add	r7, sp, #0
 8011042:	4603      	mov	r3, r0
 8011044:	6039      	str	r1, [r7, #0]
 8011046:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8011048:	683b      	ldr	r3, [r7, #0]
 801104a:	221a      	movs	r2, #26
 801104c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801104e:	f000 f843 	bl	80110d8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8011052:	4b02      	ldr	r3, [pc, #8]	; (801105c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8011054:	4618      	mov	r0, r3
 8011056:	3708      	adds	r7, #8
 8011058:	46bd      	mov	sp, r7
 801105a:	bd80      	pop	{r7, pc}
 801105c:	200001ec 	.word	0x200001ec

08011060 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011060:	b580      	push	{r7, lr}
 8011062:	b082      	sub	sp, #8
 8011064:	af00      	add	r7, sp, #0
 8011066:	4603      	mov	r3, r0
 8011068:	6039      	str	r1, [r7, #0]
 801106a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801106c:	79fb      	ldrb	r3, [r7, #7]
 801106e:	2b00      	cmp	r3, #0
 8011070:	d105      	bne.n	801107e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011072:	683a      	ldr	r2, [r7, #0]
 8011074:	4907      	ldr	r1, [pc, #28]	; (8011094 <USBD_FS_ConfigStrDescriptor+0x34>)
 8011076:	4808      	ldr	r0, [pc, #32]	; (8011098 <USBD_FS_ConfigStrDescriptor+0x38>)
 8011078:	f7fb f993 	bl	800c3a2 <USBD_GetString>
 801107c:	e004      	b.n	8011088 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801107e:	683a      	ldr	r2, [r7, #0]
 8011080:	4904      	ldr	r1, [pc, #16]	; (8011094 <USBD_FS_ConfigStrDescriptor+0x34>)
 8011082:	4805      	ldr	r0, [pc, #20]	; (8011098 <USBD_FS_ConfigStrDescriptor+0x38>)
 8011084:	f7fb f98d 	bl	800c3a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011088:	4b02      	ldr	r3, [pc, #8]	; (8011094 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801108a:	4618      	mov	r0, r3
 801108c:	3708      	adds	r7, #8
 801108e:	46bd      	mov	sp, r7
 8011090:	bd80      	pop	{r7, pc}
 8011092:	bf00      	nop
 8011094:	200075e8 	.word	0x200075e8
 8011098:	08013cac 	.word	0x08013cac

0801109c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801109c:	b580      	push	{r7, lr}
 801109e:	b082      	sub	sp, #8
 80110a0:	af00      	add	r7, sp, #0
 80110a2:	4603      	mov	r3, r0
 80110a4:	6039      	str	r1, [r7, #0]
 80110a6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80110a8:	79fb      	ldrb	r3, [r7, #7]
 80110aa:	2b00      	cmp	r3, #0
 80110ac:	d105      	bne.n	80110ba <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80110ae:	683a      	ldr	r2, [r7, #0]
 80110b0:	4907      	ldr	r1, [pc, #28]	; (80110d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80110b2:	4808      	ldr	r0, [pc, #32]	; (80110d4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80110b4:	f7fb f975 	bl	800c3a2 <USBD_GetString>
 80110b8:	e004      	b.n	80110c4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80110ba:	683a      	ldr	r2, [r7, #0]
 80110bc:	4904      	ldr	r1, [pc, #16]	; (80110d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80110be:	4805      	ldr	r0, [pc, #20]	; (80110d4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80110c0:	f7fb f96f 	bl	800c3a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80110c4:	4b02      	ldr	r3, [pc, #8]	; (80110d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80110c6:	4618      	mov	r0, r3
 80110c8:	3708      	adds	r7, #8
 80110ca:	46bd      	mov	sp, r7
 80110cc:	bd80      	pop	{r7, pc}
 80110ce:	bf00      	nop
 80110d0:	200075e8 	.word	0x200075e8
 80110d4:	08013cb8 	.word	0x08013cb8

080110d8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80110d8:	b580      	push	{r7, lr}
 80110da:	b084      	sub	sp, #16
 80110dc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80110de:	4b0f      	ldr	r3, [pc, #60]	; (801111c <Get_SerialNum+0x44>)
 80110e0:	681b      	ldr	r3, [r3, #0]
 80110e2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80110e4:	4b0e      	ldr	r3, [pc, #56]	; (8011120 <Get_SerialNum+0x48>)
 80110e6:	681b      	ldr	r3, [r3, #0]
 80110e8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80110ea:	4b0e      	ldr	r3, [pc, #56]	; (8011124 <Get_SerialNum+0x4c>)
 80110ec:	681b      	ldr	r3, [r3, #0]
 80110ee:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80110f0:	68fa      	ldr	r2, [r7, #12]
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	4413      	add	r3, r2
 80110f6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80110f8:	68fb      	ldr	r3, [r7, #12]
 80110fa:	2b00      	cmp	r3, #0
 80110fc:	d009      	beq.n	8011112 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80110fe:	2208      	movs	r2, #8
 8011100:	4909      	ldr	r1, [pc, #36]	; (8011128 <Get_SerialNum+0x50>)
 8011102:	68f8      	ldr	r0, [r7, #12]
 8011104:	f000 f814 	bl	8011130 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011108:	2204      	movs	r2, #4
 801110a:	4908      	ldr	r1, [pc, #32]	; (801112c <Get_SerialNum+0x54>)
 801110c:	68b8      	ldr	r0, [r7, #8]
 801110e:	f000 f80f 	bl	8011130 <IntToUnicode>
  }
}
 8011112:	bf00      	nop
 8011114:	3710      	adds	r7, #16
 8011116:	46bd      	mov	sp, r7
 8011118:	bd80      	pop	{r7, pc}
 801111a:	bf00      	nop
 801111c:	1fff7a10 	.word	0x1fff7a10
 8011120:	1fff7a14 	.word	0x1fff7a14
 8011124:	1fff7a18 	.word	0x1fff7a18
 8011128:	200001ee 	.word	0x200001ee
 801112c:	200001fe 	.word	0x200001fe

08011130 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011130:	b480      	push	{r7}
 8011132:	b087      	sub	sp, #28
 8011134:	af00      	add	r7, sp, #0
 8011136:	60f8      	str	r0, [r7, #12]
 8011138:	60b9      	str	r1, [r7, #8]
 801113a:	4613      	mov	r3, r2
 801113c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801113e:	2300      	movs	r3, #0
 8011140:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8011142:	2300      	movs	r3, #0
 8011144:	75fb      	strb	r3, [r7, #23]
 8011146:	e027      	b.n	8011198 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	0f1b      	lsrs	r3, r3, #28
 801114c:	2b09      	cmp	r3, #9
 801114e:	d80b      	bhi.n	8011168 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8011150:	68fb      	ldr	r3, [r7, #12]
 8011152:	0f1b      	lsrs	r3, r3, #28
 8011154:	b2da      	uxtb	r2, r3
 8011156:	7dfb      	ldrb	r3, [r7, #23]
 8011158:	005b      	lsls	r3, r3, #1
 801115a:	4619      	mov	r1, r3
 801115c:	68bb      	ldr	r3, [r7, #8]
 801115e:	440b      	add	r3, r1
 8011160:	3230      	adds	r2, #48	; 0x30
 8011162:	b2d2      	uxtb	r2, r2
 8011164:	701a      	strb	r2, [r3, #0]
 8011166:	e00a      	b.n	801117e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8011168:	68fb      	ldr	r3, [r7, #12]
 801116a:	0f1b      	lsrs	r3, r3, #28
 801116c:	b2da      	uxtb	r2, r3
 801116e:	7dfb      	ldrb	r3, [r7, #23]
 8011170:	005b      	lsls	r3, r3, #1
 8011172:	4619      	mov	r1, r3
 8011174:	68bb      	ldr	r3, [r7, #8]
 8011176:	440b      	add	r3, r1
 8011178:	3237      	adds	r2, #55	; 0x37
 801117a:	b2d2      	uxtb	r2, r2
 801117c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801117e:	68fb      	ldr	r3, [r7, #12]
 8011180:	011b      	lsls	r3, r3, #4
 8011182:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011184:	7dfb      	ldrb	r3, [r7, #23]
 8011186:	005b      	lsls	r3, r3, #1
 8011188:	3301      	adds	r3, #1
 801118a:	68ba      	ldr	r2, [r7, #8]
 801118c:	4413      	add	r3, r2
 801118e:	2200      	movs	r2, #0
 8011190:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011192:	7dfb      	ldrb	r3, [r7, #23]
 8011194:	3301      	adds	r3, #1
 8011196:	75fb      	strb	r3, [r7, #23]
 8011198:	7dfa      	ldrb	r2, [r7, #23]
 801119a:	79fb      	ldrb	r3, [r7, #7]
 801119c:	429a      	cmp	r2, r3
 801119e:	d3d3      	bcc.n	8011148 <IntToUnicode+0x18>
  }
}
 80111a0:	bf00      	nop
 80111a2:	371c      	adds	r7, #28
 80111a4:	46bd      	mov	sp, r7
 80111a6:	bc80      	pop	{r7}
 80111a8:	4770      	bx	lr
	...

080111ac <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80111ac:	b580      	push	{r7, lr}
 80111ae:	b08a      	sub	sp, #40	; 0x28
 80111b0:	af00      	add	r7, sp, #0
 80111b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80111b4:	f107 0314 	add.w	r3, r7, #20
 80111b8:	2200      	movs	r2, #0
 80111ba:	601a      	str	r2, [r3, #0]
 80111bc:	605a      	str	r2, [r3, #4]
 80111be:	609a      	str	r2, [r3, #8]
 80111c0:	60da      	str	r2, [r3, #12]
 80111c2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	681b      	ldr	r3, [r3, #0]
 80111c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80111cc:	d147      	bne.n	801125e <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80111ce:	2300      	movs	r3, #0
 80111d0:	613b      	str	r3, [r7, #16]
 80111d2:	4b25      	ldr	r3, [pc, #148]	; (8011268 <HAL_PCD_MspInit+0xbc>)
 80111d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80111d6:	4a24      	ldr	r2, [pc, #144]	; (8011268 <HAL_PCD_MspInit+0xbc>)
 80111d8:	f043 0301 	orr.w	r3, r3, #1
 80111dc:	6313      	str	r3, [r2, #48]	; 0x30
 80111de:	4b22      	ldr	r3, [pc, #136]	; (8011268 <HAL_PCD_MspInit+0xbc>)
 80111e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80111e2:	f003 0301 	and.w	r3, r3, #1
 80111e6:	613b      	str	r3, [r7, #16]
 80111e8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80111ea:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80111ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80111f0:	2302      	movs	r3, #2
 80111f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80111f4:	2300      	movs	r3, #0
 80111f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80111f8:	2303      	movs	r3, #3
 80111fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80111fc:	230a      	movs	r3, #10
 80111fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011200:	f107 0314 	add.w	r3, r7, #20
 8011204:	4619      	mov	r1, r3
 8011206:	4819      	ldr	r0, [pc, #100]	; (801126c <HAL_PCD_MspInit+0xc0>)
 8011208:	f7f2 fe3c 	bl	8003e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 801120c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011210:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011212:	2300      	movs	r3, #0
 8011214:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011216:	2300      	movs	r3, #0
 8011218:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 801121a:	f107 0314 	add.w	r3, r7, #20
 801121e:	4619      	mov	r1, r3
 8011220:	4812      	ldr	r0, [pc, #72]	; (801126c <HAL_PCD_MspInit+0xc0>)
 8011222:	f7f2 fe2f 	bl	8003e84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8011226:	4b10      	ldr	r3, [pc, #64]	; (8011268 <HAL_PCD_MspInit+0xbc>)
 8011228:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801122a:	4a0f      	ldr	r2, [pc, #60]	; (8011268 <HAL_PCD_MspInit+0xbc>)
 801122c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011230:	6353      	str	r3, [r2, #52]	; 0x34
 8011232:	2300      	movs	r3, #0
 8011234:	60fb      	str	r3, [r7, #12]
 8011236:	4b0c      	ldr	r3, [pc, #48]	; (8011268 <HAL_PCD_MspInit+0xbc>)
 8011238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801123a:	4a0b      	ldr	r2, [pc, #44]	; (8011268 <HAL_PCD_MspInit+0xbc>)
 801123c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011240:	6453      	str	r3, [r2, #68]	; 0x44
 8011242:	4b09      	ldr	r3, [pc, #36]	; (8011268 <HAL_PCD_MspInit+0xbc>)
 8011244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011246:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801124a:	60fb      	str	r3, [r7, #12]
 801124c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 801124e:	2200      	movs	r2, #0
 8011250:	2100      	movs	r1, #0
 8011252:	2043      	movs	r0, #67	; 0x43
 8011254:	f7f1 f947 	bl	80024e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8011258:	2043      	movs	r0, #67	; 0x43
 801125a:	f7f1 f960 	bl	800251e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801125e:	bf00      	nop
 8011260:	3728      	adds	r7, #40	; 0x28
 8011262:	46bd      	mov	sp, r7
 8011264:	bd80      	pop	{r7, pc}
 8011266:	bf00      	nop
 8011268:	40023800 	.word	0x40023800
 801126c:	40020000 	.word	0x40020000

08011270 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011270:	b580      	push	{r7, lr}
 8011272:	b082      	sub	sp, #8
 8011274:	af00      	add	r7, sp, #0
 8011276:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8011284:	4619      	mov	r1, r3
 8011286:	4610      	mov	r0, r2
 8011288:	f7fa f92f 	bl	800b4ea <USBD_LL_SetupStage>
}
 801128c:	bf00      	nop
 801128e:	3708      	adds	r7, #8
 8011290:	46bd      	mov	sp, r7
 8011292:	bd80      	pop	{r7, pc}

08011294 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011294:	b580      	push	{r7, lr}
 8011296:	b082      	sub	sp, #8
 8011298:	af00      	add	r7, sp, #0
 801129a:	6078      	str	r0, [r7, #4]
 801129c:	460b      	mov	r3, r1
 801129e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 80112a6:	78fa      	ldrb	r2, [r7, #3]
 80112a8:	6879      	ldr	r1, [r7, #4]
 80112aa:	4613      	mov	r3, r2
 80112ac:	00db      	lsls	r3, r3, #3
 80112ae:	1a9b      	subs	r3, r3, r2
 80112b0:	009b      	lsls	r3, r3, #2
 80112b2:	440b      	add	r3, r1
 80112b4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80112b8:	681a      	ldr	r2, [r3, #0]
 80112ba:	78fb      	ldrb	r3, [r7, #3]
 80112bc:	4619      	mov	r1, r3
 80112be:	f7fa f95f 	bl	800b580 <USBD_LL_DataOutStage>
}
 80112c2:	bf00      	nop
 80112c4:	3708      	adds	r7, #8
 80112c6:	46bd      	mov	sp, r7
 80112c8:	bd80      	pop	{r7, pc}

080112ca <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80112ca:	b580      	push	{r7, lr}
 80112cc:	b082      	sub	sp, #8
 80112ce:	af00      	add	r7, sp, #0
 80112d0:	6078      	str	r0, [r7, #4]
 80112d2:	460b      	mov	r3, r1
 80112d4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 80112dc:	78fa      	ldrb	r2, [r7, #3]
 80112de:	6879      	ldr	r1, [r7, #4]
 80112e0:	4613      	mov	r3, r2
 80112e2:	00db      	lsls	r3, r3, #3
 80112e4:	1a9b      	subs	r3, r3, r2
 80112e6:	009b      	lsls	r3, r3, #2
 80112e8:	440b      	add	r3, r1
 80112ea:	3348      	adds	r3, #72	; 0x48
 80112ec:	681a      	ldr	r2, [r3, #0]
 80112ee:	78fb      	ldrb	r3, [r7, #3]
 80112f0:	4619      	mov	r1, r3
 80112f2:	f7fa f9b6 	bl	800b662 <USBD_LL_DataInStage>
}
 80112f6:	bf00      	nop
 80112f8:	3708      	adds	r7, #8
 80112fa:	46bd      	mov	sp, r7
 80112fc:	bd80      	pop	{r7, pc}

080112fe <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80112fe:	b580      	push	{r7, lr}
 8011300:	b082      	sub	sp, #8
 8011302:	af00      	add	r7, sp, #0
 8011304:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801130c:	4618      	mov	r0, r3
 801130e:	f7fa fac6 	bl	800b89e <USBD_LL_SOF>
}
 8011312:	bf00      	nop
 8011314:	3708      	adds	r7, #8
 8011316:	46bd      	mov	sp, r7
 8011318:	bd80      	pop	{r7, pc}

0801131a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801131a:	b580      	push	{r7, lr}
 801131c:	b084      	sub	sp, #16
 801131e:	af00      	add	r7, sp, #0
 8011320:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011322:	2301      	movs	r3, #1
 8011324:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	68db      	ldr	r3, [r3, #12]
 801132a:	2b00      	cmp	r3, #0
 801132c:	d102      	bne.n	8011334 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801132e:	2300      	movs	r3, #0
 8011330:	73fb      	strb	r3, [r7, #15]
 8011332:	e008      	b.n	8011346 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	68db      	ldr	r3, [r3, #12]
 8011338:	2b02      	cmp	r3, #2
 801133a:	d102      	bne.n	8011342 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801133c:	2301      	movs	r3, #1
 801133e:	73fb      	strb	r3, [r7, #15]
 8011340:	e001      	b.n	8011346 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8011342:	f7ef fe5b 	bl	8000ffc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801134c:	7bfa      	ldrb	r2, [r7, #15]
 801134e:	4611      	mov	r1, r2
 8011350:	4618      	mov	r0, r3
 8011352:	f7fa fa6c 	bl	800b82e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801135c:	4618      	mov	r0, r3
 801135e:	f7fa fa25 	bl	800b7ac <USBD_LL_Reset>
}
 8011362:	bf00      	nop
 8011364:	3710      	adds	r7, #16
 8011366:	46bd      	mov	sp, r7
 8011368:	bd80      	pop	{r7, pc}
	...

0801136c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801136c:	b580      	push	{r7, lr}
 801136e:	b082      	sub	sp, #8
 8011370:	af00      	add	r7, sp, #0
 8011372:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801137a:	4618      	mov	r0, r3
 801137c:	f7fa fa66 	bl	800b84c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	681b      	ldr	r3, [r3, #0]
 8011384:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011388:	681b      	ldr	r3, [r3, #0]
 801138a:	687a      	ldr	r2, [r7, #4]
 801138c:	6812      	ldr	r2, [r2, #0]
 801138e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8011392:	f043 0301 	orr.w	r3, r3, #1
 8011396:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	6a1b      	ldr	r3, [r3, #32]
 801139c:	2b00      	cmp	r3, #0
 801139e:	d005      	beq.n	80113ac <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80113a0:	4b04      	ldr	r3, [pc, #16]	; (80113b4 <HAL_PCD_SuspendCallback+0x48>)
 80113a2:	691b      	ldr	r3, [r3, #16]
 80113a4:	4a03      	ldr	r2, [pc, #12]	; (80113b4 <HAL_PCD_SuspendCallback+0x48>)
 80113a6:	f043 0306 	orr.w	r3, r3, #6
 80113aa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80113ac:	bf00      	nop
 80113ae:	3708      	adds	r7, #8
 80113b0:	46bd      	mov	sp, r7
 80113b2:	bd80      	pop	{r7, pc}
 80113b4:	e000ed00 	.word	0xe000ed00

080113b8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113b8:	b580      	push	{r7, lr}
 80113ba:	b082      	sub	sp, #8
 80113bc:	af00      	add	r7, sp, #0
 80113be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80113c6:	4618      	mov	r0, r3
 80113c8:	f7fa fa54 	bl	800b874 <USBD_LL_Resume>
}
 80113cc:	bf00      	nop
 80113ce:	3708      	adds	r7, #8
 80113d0:	46bd      	mov	sp, r7
 80113d2:	bd80      	pop	{r7, pc}

080113d4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113d4:	b580      	push	{r7, lr}
 80113d6:	b082      	sub	sp, #8
 80113d8:	af00      	add	r7, sp, #0
 80113da:	6078      	str	r0, [r7, #4]
 80113dc:	460b      	mov	r3, r1
 80113de:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80113e6:	78fa      	ldrb	r2, [r7, #3]
 80113e8:	4611      	mov	r1, r2
 80113ea:	4618      	mov	r0, r3
 80113ec:	f7fa fa7d 	bl	800b8ea <USBD_LL_IsoOUTIncomplete>
}
 80113f0:	bf00      	nop
 80113f2:	3708      	adds	r7, #8
 80113f4:	46bd      	mov	sp, r7
 80113f6:	bd80      	pop	{r7, pc}

080113f8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113f8:	b580      	push	{r7, lr}
 80113fa:	b082      	sub	sp, #8
 80113fc:	af00      	add	r7, sp, #0
 80113fe:	6078      	str	r0, [r7, #4]
 8011400:	460b      	mov	r3, r1
 8011402:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801140a:	78fa      	ldrb	r2, [r7, #3]
 801140c:	4611      	mov	r1, r2
 801140e:	4618      	mov	r0, r3
 8011410:	f7fa fa5f 	bl	800b8d2 <USBD_LL_IsoINIncomplete>
}
 8011414:	bf00      	nop
 8011416:	3708      	adds	r7, #8
 8011418:	46bd      	mov	sp, r7
 801141a:	bd80      	pop	{r7, pc}

0801141c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801141c:	b580      	push	{r7, lr}
 801141e:	b082      	sub	sp, #8
 8011420:	af00      	add	r7, sp, #0
 8011422:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801142a:	4618      	mov	r0, r3
 801142c:	f7fa fa69 	bl	800b902 <USBD_LL_DevConnected>
}
 8011430:	bf00      	nop
 8011432:	3708      	adds	r7, #8
 8011434:	46bd      	mov	sp, r7
 8011436:	bd80      	pop	{r7, pc}

08011438 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011438:	b580      	push	{r7, lr}
 801143a:	b082      	sub	sp, #8
 801143c:	af00      	add	r7, sp, #0
 801143e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8011446:	4618      	mov	r0, r3
 8011448:	f7fa fa65 	bl	800b916 <USBD_LL_DevDisconnected>
}
 801144c:	bf00      	nop
 801144e:	3708      	adds	r7, #8
 8011450:	46bd      	mov	sp, r7
 8011452:	bd80      	pop	{r7, pc}

08011454 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011454:	b580      	push	{r7, lr}
 8011456:	b082      	sub	sp, #8
 8011458:	af00      	add	r7, sp, #0
 801145a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	781b      	ldrb	r3, [r3, #0]
 8011460:	2b00      	cmp	r3, #0
 8011462:	d139      	bne.n	80114d8 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8011464:	4a1f      	ldr	r2, [pc, #124]	; (80114e4 <USBD_LL_Init+0x90>)
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	4a1d      	ldr	r2, [pc, #116]	; (80114e4 <USBD_LL_Init+0x90>)
 8011470:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8011474:	4b1b      	ldr	r3, [pc, #108]	; (80114e4 <USBD_LL_Init+0x90>)
 8011476:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801147a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 801147c:	4b19      	ldr	r3, [pc, #100]	; (80114e4 <USBD_LL_Init+0x90>)
 801147e:	2204      	movs	r2, #4
 8011480:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8011482:	4b18      	ldr	r3, [pc, #96]	; (80114e4 <USBD_LL_Init+0x90>)
 8011484:	2202      	movs	r2, #2
 8011486:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011488:	4b16      	ldr	r3, [pc, #88]	; (80114e4 <USBD_LL_Init+0x90>)
 801148a:	2200      	movs	r2, #0
 801148c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801148e:	4b15      	ldr	r3, [pc, #84]	; (80114e4 <USBD_LL_Init+0x90>)
 8011490:	2202      	movs	r2, #2
 8011492:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8011494:	4b13      	ldr	r3, [pc, #76]	; (80114e4 <USBD_LL_Init+0x90>)
 8011496:	2201      	movs	r2, #1
 8011498:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801149a:	4b12      	ldr	r3, [pc, #72]	; (80114e4 <USBD_LL_Init+0x90>)
 801149c:	2200      	movs	r2, #0
 801149e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80114a0:	4b10      	ldr	r3, [pc, #64]	; (80114e4 <USBD_LL_Init+0x90>)
 80114a2:	2201      	movs	r2, #1
 80114a4:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80114a6:	4b0f      	ldr	r3, [pc, #60]	; (80114e4 <USBD_LL_Init+0x90>)
 80114a8:	2200      	movs	r2, #0
 80114aa:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80114ac:	480d      	ldr	r0, [pc, #52]	; (80114e4 <USBD_LL_Init+0x90>)
 80114ae:	f7f2 fee7 	bl	8004280 <HAL_PCD_Init>
 80114b2:	4603      	mov	r3, r0
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	d001      	beq.n	80114bc <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 80114b8:	f7ef fda0 	bl	8000ffc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80114bc:	2180      	movs	r1, #128	; 0x80
 80114be:	4809      	ldr	r0, [pc, #36]	; (80114e4 <USBD_LL_Init+0x90>)
 80114c0:	f7f4 f82a 	bl	8005518 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80114c4:	2240      	movs	r2, #64	; 0x40
 80114c6:	2100      	movs	r1, #0
 80114c8:	4806      	ldr	r0, [pc, #24]	; (80114e4 <USBD_LL_Init+0x90>)
 80114ca:	f7f3 ffdf 	bl	800548c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80114ce:	2280      	movs	r2, #128	; 0x80
 80114d0:	2101      	movs	r1, #1
 80114d2:	4804      	ldr	r0, [pc, #16]	; (80114e4 <USBD_LL_Init+0x90>)
 80114d4:	f7f3 ffda 	bl	800548c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80114d8:	2300      	movs	r3, #0
}
 80114da:	4618      	mov	r0, r3
 80114dc:	3708      	adds	r7, #8
 80114de:	46bd      	mov	sp, r7
 80114e0:	bd80      	pop	{r7, pc}
 80114e2:	bf00      	nop
 80114e4:	200077e8 	.word	0x200077e8

080114e8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80114e8:	b580      	push	{r7, lr}
 80114ea:	b084      	sub	sp, #16
 80114ec:	af00      	add	r7, sp, #0
 80114ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80114f0:	2300      	movs	r3, #0
 80114f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80114f4:	2300      	movs	r3, #0
 80114f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80114fe:	4618      	mov	r0, r3
 8011500:	f7f2 ffdb 	bl	80044ba <HAL_PCD_Start>
 8011504:	4603      	mov	r3, r0
 8011506:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011508:	7bfb      	ldrb	r3, [r7, #15]
 801150a:	4618      	mov	r0, r3
 801150c:	f000 f92e 	bl	801176c <USBD_Get_USB_Status>
 8011510:	4603      	mov	r3, r0
 8011512:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011514:	7bbb      	ldrb	r3, [r7, #14]
}
 8011516:	4618      	mov	r0, r3
 8011518:	3710      	adds	r7, #16
 801151a:	46bd      	mov	sp, r7
 801151c:	bd80      	pop	{r7, pc}

0801151e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801151e:	b580      	push	{r7, lr}
 8011520:	b084      	sub	sp, #16
 8011522:	af00      	add	r7, sp, #0
 8011524:	6078      	str	r0, [r7, #4]
 8011526:	4608      	mov	r0, r1
 8011528:	4611      	mov	r1, r2
 801152a:	461a      	mov	r2, r3
 801152c:	4603      	mov	r3, r0
 801152e:	70fb      	strb	r3, [r7, #3]
 8011530:	460b      	mov	r3, r1
 8011532:	70bb      	strb	r3, [r7, #2]
 8011534:	4613      	mov	r3, r2
 8011536:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011538:	2300      	movs	r3, #0
 801153a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801153c:	2300      	movs	r3, #0
 801153e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011546:	78bb      	ldrb	r3, [r7, #2]
 8011548:	883a      	ldrh	r2, [r7, #0]
 801154a:	78f9      	ldrb	r1, [r7, #3]
 801154c:	f7f3 fb91 	bl	8004c72 <HAL_PCD_EP_Open>
 8011550:	4603      	mov	r3, r0
 8011552:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011554:	7bfb      	ldrb	r3, [r7, #15]
 8011556:	4618      	mov	r0, r3
 8011558:	f000 f908 	bl	801176c <USBD_Get_USB_Status>
 801155c:	4603      	mov	r3, r0
 801155e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011560:	7bbb      	ldrb	r3, [r7, #14]
}
 8011562:	4618      	mov	r0, r3
 8011564:	3710      	adds	r7, #16
 8011566:	46bd      	mov	sp, r7
 8011568:	bd80      	pop	{r7, pc}

0801156a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801156a:	b580      	push	{r7, lr}
 801156c:	b084      	sub	sp, #16
 801156e:	af00      	add	r7, sp, #0
 8011570:	6078      	str	r0, [r7, #4]
 8011572:	460b      	mov	r3, r1
 8011574:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011576:	2300      	movs	r3, #0
 8011578:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801157a:	2300      	movs	r3, #0
 801157c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011584:	78fa      	ldrb	r2, [r7, #3]
 8011586:	4611      	mov	r1, r2
 8011588:	4618      	mov	r0, r3
 801158a:	f7f3 fbda 	bl	8004d42 <HAL_PCD_EP_Close>
 801158e:	4603      	mov	r3, r0
 8011590:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011592:	7bfb      	ldrb	r3, [r7, #15]
 8011594:	4618      	mov	r0, r3
 8011596:	f000 f8e9 	bl	801176c <USBD_Get_USB_Status>
 801159a:	4603      	mov	r3, r0
 801159c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801159e:	7bbb      	ldrb	r3, [r7, #14]
}
 80115a0:	4618      	mov	r0, r3
 80115a2:	3710      	adds	r7, #16
 80115a4:	46bd      	mov	sp, r7
 80115a6:	bd80      	pop	{r7, pc}

080115a8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80115a8:	b580      	push	{r7, lr}
 80115aa:	b084      	sub	sp, #16
 80115ac:	af00      	add	r7, sp, #0
 80115ae:	6078      	str	r0, [r7, #4]
 80115b0:	460b      	mov	r3, r1
 80115b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80115b4:	2300      	movs	r3, #0
 80115b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80115b8:	2300      	movs	r3, #0
 80115ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80115c2:	78fa      	ldrb	r2, [r7, #3]
 80115c4:	4611      	mov	r1, r2
 80115c6:	4618      	mov	r0, r3
 80115c8:	f7f3 fcb1 	bl	8004f2e <HAL_PCD_EP_SetStall>
 80115cc:	4603      	mov	r3, r0
 80115ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80115d0:	7bfb      	ldrb	r3, [r7, #15]
 80115d2:	4618      	mov	r0, r3
 80115d4:	f000 f8ca 	bl	801176c <USBD_Get_USB_Status>
 80115d8:	4603      	mov	r3, r0
 80115da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80115dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80115de:	4618      	mov	r0, r3
 80115e0:	3710      	adds	r7, #16
 80115e2:	46bd      	mov	sp, r7
 80115e4:	bd80      	pop	{r7, pc}

080115e6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80115e6:	b580      	push	{r7, lr}
 80115e8:	b084      	sub	sp, #16
 80115ea:	af00      	add	r7, sp, #0
 80115ec:	6078      	str	r0, [r7, #4]
 80115ee:	460b      	mov	r3, r1
 80115f0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80115f2:	2300      	movs	r3, #0
 80115f4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80115f6:	2300      	movs	r3, #0
 80115f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011600:	78fa      	ldrb	r2, [r7, #3]
 8011602:	4611      	mov	r1, r2
 8011604:	4618      	mov	r0, r3
 8011606:	f7f3 fcf6 	bl	8004ff6 <HAL_PCD_EP_ClrStall>
 801160a:	4603      	mov	r3, r0
 801160c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801160e:	7bfb      	ldrb	r3, [r7, #15]
 8011610:	4618      	mov	r0, r3
 8011612:	f000 f8ab 	bl	801176c <USBD_Get_USB_Status>
 8011616:	4603      	mov	r3, r0
 8011618:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801161a:	7bbb      	ldrb	r3, [r7, #14]
}
 801161c:	4618      	mov	r0, r3
 801161e:	3710      	adds	r7, #16
 8011620:	46bd      	mov	sp, r7
 8011622:	bd80      	pop	{r7, pc}

08011624 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011624:	b480      	push	{r7}
 8011626:	b085      	sub	sp, #20
 8011628:	af00      	add	r7, sp, #0
 801162a:	6078      	str	r0, [r7, #4]
 801162c:	460b      	mov	r3, r1
 801162e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011636:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011638:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801163c:	2b00      	cmp	r3, #0
 801163e:	da0b      	bge.n	8011658 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011640:	78fb      	ldrb	r3, [r7, #3]
 8011642:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011646:	68f9      	ldr	r1, [r7, #12]
 8011648:	4613      	mov	r3, r2
 801164a:	00db      	lsls	r3, r3, #3
 801164c:	1a9b      	subs	r3, r3, r2
 801164e:	009b      	lsls	r3, r3, #2
 8011650:	440b      	add	r3, r1
 8011652:	333e      	adds	r3, #62	; 0x3e
 8011654:	781b      	ldrb	r3, [r3, #0]
 8011656:	e00b      	b.n	8011670 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011658:	78fb      	ldrb	r3, [r7, #3]
 801165a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801165e:	68f9      	ldr	r1, [r7, #12]
 8011660:	4613      	mov	r3, r2
 8011662:	00db      	lsls	r3, r3, #3
 8011664:	1a9b      	subs	r3, r3, r2
 8011666:	009b      	lsls	r3, r3, #2
 8011668:	440b      	add	r3, r1
 801166a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801166e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011670:	4618      	mov	r0, r3
 8011672:	3714      	adds	r7, #20
 8011674:	46bd      	mov	sp, r7
 8011676:	bc80      	pop	{r7}
 8011678:	4770      	bx	lr

0801167a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801167a:	b580      	push	{r7, lr}
 801167c:	b084      	sub	sp, #16
 801167e:	af00      	add	r7, sp, #0
 8011680:	6078      	str	r0, [r7, #4]
 8011682:	460b      	mov	r3, r1
 8011684:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011686:	2300      	movs	r3, #0
 8011688:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801168a:	2300      	movs	r3, #0
 801168c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011694:	78fa      	ldrb	r2, [r7, #3]
 8011696:	4611      	mov	r1, r2
 8011698:	4618      	mov	r0, r3
 801169a:	f7f3 fac5 	bl	8004c28 <HAL_PCD_SetAddress>
 801169e:	4603      	mov	r3, r0
 80116a0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80116a2:	7bfb      	ldrb	r3, [r7, #15]
 80116a4:	4618      	mov	r0, r3
 80116a6:	f000 f861 	bl	801176c <USBD_Get_USB_Status>
 80116aa:	4603      	mov	r3, r0
 80116ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80116ae:	7bbb      	ldrb	r3, [r7, #14]
}
 80116b0:	4618      	mov	r0, r3
 80116b2:	3710      	adds	r7, #16
 80116b4:	46bd      	mov	sp, r7
 80116b6:	bd80      	pop	{r7, pc}

080116b8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80116b8:	b580      	push	{r7, lr}
 80116ba:	b086      	sub	sp, #24
 80116bc:	af00      	add	r7, sp, #0
 80116be:	60f8      	str	r0, [r7, #12]
 80116c0:	607a      	str	r2, [r7, #4]
 80116c2:	461a      	mov	r2, r3
 80116c4:	460b      	mov	r3, r1
 80116c6:	72fb      	strb	r3, [r7, #11]
 80116c8:	4613      	mov	r3, r2
 80116ca:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80116cc:	2300      	movs	r3, #0
 80116ce:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80116d0:	2300      	movs	r3, #0
 80116d2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80116da:	893b      	ldrh	r3, [r7, #8]
 80116dc:	7af9      	ldrb	r1, [r7, #11]
 80116de:	687a      	ldr	r2, [r7, #4]
 80116e0:	f7f3 fbdb 	bl	8004e9a <HAL_PCD_EP_Transmit>
 80116e4:	4603      	mov	r3, r0
 80116e6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80116e8:	7dfb      	ldrb	r3, [r7, #23]
 80116ea:	4618      	mov	r0, r3
 80116ec:	f000 f83e 	bl	801176c <USBD_Get_USB_Status>
 80116f0:	4603      	mov	r3, r0
 80116f2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80116f4:	7dbb      	ldrb	r3, [r7, #22]
}
 80116f6:	4618      	mov	r0, r3
 80116f8:	3718      	adds	r7, #24
 80116fa:	46bd      	mov	sp, r7
 80116fc:	bd80      	pop	{r7, pc}

080116fe <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80116fe:	b580      	push	{r7, lr}
 8011700:	b086      	sub	sp, #24
 8011702:	af00      	add	r7, sp, #0
 8011704:	60f8      	str	r0, [r7, #12]
 8011706:	607a      	str	r2, [r7, #4]
 8011708:	461a      	mov	r2, r3
 801170a:	460b      	mov	r3, r1
 801170c:	72fb      	strb	r3, [r7, #11]
 801170e:	4613      	mov	r3, r2
 8011710:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011712:	2300      	movs	r3, #0
 8011714:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011716:	2300      	movs	r3, #0
 8011718:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801171a:	68fb      	ldr	r3, [r7, #12]
 801171c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011720:	893b      	ldrh	r3, [r7, #8]
 8011722:	7af9      	ldrb	r1, [r7, #11]
 8011724:	687a      	ldr	r2, [r7, #4]
 8011726:	f7f3 fb56 	bl	8004dd6 <HAL_PCD_EP_Receive>
 801172a:	4603      	mov	r3, r0
 801172c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801172e:	7dfb      	ldrb	r3, [r7, #23]
 8011730:	4618      	mov	r0, r3
 8011732:	f000 f81b 	bl	801176c <USBD_Get_USB_Status>
 8011736:	4603      	mov	r3, r0
 8011738:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801173a:	7dbb      	ldrb	r3, [r7, #22]
}
 801173c:	4618      	mov	r0, r3
 801173e:	3718      	adds	r7, #24
 8011740:	46bd      	mov	sp, r7
 8011742:	bd80      	pop	{r7, pc}

08011744 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011744:	b580      	push	{r7, lr}
 8011746:	b082      	sub	sp, #8
 8011748:	af00      	add	r7, sp, #0
 801174a:	6078      	str	r0, [r7, #4]
 801174c:	460b      	mov	r3, r1
 801174e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011756:	78fa      	ldrb	r2, [r7, #3]
 8011758:	4611      	mov	r1, r2
 801175a:	4618      	mov	r0, r3
 801175c:	f7f3 fb86 	bl	8004e6c <HAL_PCD_EP_GetRxCount>
 8011760:	4603      	mov	r3, r0
}
 8011762:	4618      	mov	r0, r3
 8011764:	3708      	adds	r7, #8
 8011766:	46bd      	mov	sp, r7
 8011768:	bd80      	pop	{r7, pc}
	...

0801176c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801176c:	b480      	push	{r7}
 801176e:	b085      	sub	sp, #20
 8011770:	af00      	add	r7, sp, #0
 8011772:	4603      	mov	r3, r0
 8011774:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011776:	2300      	movs	r3, #0
 8011778:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801177a:	79fb      	ldrb	r3, [r7, #7]
 801177c:	2b03      	cmp	r3, #3
 801177e:	d817      	bhi.n	80117b0 <USBD_Get_USB_Status+0x44>
 8011780:	a201      	add	r2, pc, #4	; (adr r2, 8011788 <USBD_Get_USB_Status+0x1c>)
 8011782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011786:	bf00      	nop
 8011788:	08011799 	.word	0x08011799
 801178c:	0801179f 	.word	0x0801179f
 8011790:	080117a5 	.word	0x080117a5
 8011794:	080117ab 	.word	0x080117ab
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011798:	2300      	movs	r3, #0
 801179a:	73fb      	strb	r3, [r7, #15]
    break;
 801179c:	e00b      	b.n	80117b6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801179e:	2302      	movs	r3, #2
 80117a0:	73fb      	strb	r3, [r7, #15]
    break;
 80117a2:	e008      	b.n	80117b6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80117a4:	2301      	movs	r3, #1
 80117a6:	73fb      	strb	r3, [r7, #15]
    break;
 80117a8:	e005      	b.n	80117b6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80117aa:	2302      	movs	r3, #2
 80117ac:	73fb      	strb	r3, [r7, #15]
    break;
 80117ae:	e002      	b.n	80117b6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80117b0:	2302      	movs	r3, #2
 80117b2:	73fb      	strb	r3, [r7, #15]
    break;
 80117b4:	bf00      	nop
  }
  return usb_status;
 80117b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80117b8:	4618      	mov	r0, r3
 80117ba:	3714      	adds	r7, #20
 80117bc:	46bd      	mov	sp, r7
 80117be:	bc80      	pop	{r7}
 80117c0:	4770      	bx	lr
 80117c2:	bf00      	nop

080117c4 <atoi>:
 80117c4:	220a      	movs	r2, #10
 80117c6:	2100      	movs	r1, #0
 80117c8:	f000 b9c0 	b.w	8011b4c <strtol>

080117cc <__libc_init_array>:
 80117cc:	b570      	push	{r4, r5, r6, lr}
 80117ce:	2500      	movs	r5, #0
 80117d0:	4e0c      	ldr	r6, [pc, #48]	; (8011804 <__libc_init_array+0x38>)
 80117d2:	4c0d      	ldr	r4, [pc, #52]	; (8011808 <__libc_init_array+0x3c>)
 80117d4:	1ba4      	subs	r4, r4, r6
 80117d6:	10a4      	asrs	r4, r4, #2
 80117d8:	42a5      	cmp	r5, r4
 80117da:	d109      	bne.n	80117f0 <__libc_init_array+0x24>
 80117dc:	f001 f9aa 	bl	8012b34 <_init>
 80117e0:	2500      	movs	r5, #0
 80117e2:	4e0a      	ldr	r6, [pc, #40]	; (801180c <__libc_init_array+0x40>)
 80117e4:	4c0a      	ldr	r4, [pc, #40]	; (8011810 <__libc_init_array+0x44>)
 80117e6:	1ba4      	subs	r4, r4, r6
 80117e8:	10a4      	asrs	r4, r4, #2
 80117ea:	42a5      	cmp	r5, r4
 80117ec:	d105      	bne.n	80117fa <__libc_init_array+0x2e>
 80117ee:	bd70      	pop	{r4, r5, r6, pc}
 80117f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80117f4:	4798      	blx	r3
 80117f6:	3501      	adds	r5, #1
 80117f8:	e7ee      	b.n	80117d8 <__libc_init_array+0xc>
 80117fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80117fe:	4798      	blx	r3
 8011800:	3501      	adds	r5, #1
 8011802:	e7f2      	b.n	80117ea <__libc_init_array+0x1e>
 8011804:	08013f2c 	.word	0x08013f2c
 8011808:	08013f2c 	.word	0x08013f2c
 801180c:	08013f2c 	.word	0x08013f2c
 8011810:	08013f30 	.word	0x08013f30

08011814 <malloc>:
 8011814:	4b02      	ldr	r3, [pc, #8]	; (8011820 <malloc+0xc>)
 8011816:	4601      	mov	r1, r0
 8011818:	6818      	ldr	r0, [r3, #0]
 801181a:	f000 b879 	b.w	8011910 <_malloc_r>
 801181e:	bf00      	nop
 8011820:	20000208 	.word	0x20000208

08011824 <free>:
 8011824:	4b02      	ldr	r3, [pc, #8]	; (8011830 <free+0xc>)
 8011826:	4601      	mov	r1, r0
 8011828:	6818      	ldr	r0, [r3, #0]
 801182a:	f000 b825 	b.w	8011878 <_free_r>
 801182e:	bf00      	nop
 8011830:	20000208 	.word	0x20000208

08011834 <memcmp>:
 8011834:	b530      	push	{r4, r5, lr}
 8011836:	2400      	movs	r4, #0
 8011838:	42a2      	cmp	r2, r4
 801183a:	d101      	bne.n	8011840 <memcmp+0xc>
 801183c:	2000      	movs	r0, #0
 801183e:	e007      	b.n	8011850 <memcmp+0x1c>
 8011840:	5d03      	ldrb	r3, [r0, r4]
 8011842:	3401      	adds	r4, #1
 8011844:	190d      	adds	r5, r1, r4
 8011846:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 801184a:	42ab      	cmp	r3, r5
 801184c:	d0f4      	beq.n	8011838 <memcmp+0x4>
 801184e:	1b58      	subs	r0, r3, r5
 8011850:	bd30      	pop	{r4, r5, pc}

08011852 <memcpy>:
 8011852:	b510      	push	{r4, lr}
 8011854:	1e43      	subs	r3, r0, #1
 8011856:	440a      	add	r2, r1
 8011858:	4291      	cmp	r1, r2
 801185a:	d100      	bne.n	801185e <memcpy+0xc>
 801185c:	bd10      	pop	{r4, pc}
 801185e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011862:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011866:	e7f7      	b.n	8011858 <memcpy+0x6>

08011868 <memset>:
 8011868:	4603      	mov	r3, r0
 801186a:	4402      	add	r2, r0
 801186c:	4293      	cmp	r3, r2
 801186e:	d100      	bne.n	8011872 <memset+0xa>
 8011870:	4770      	bx	lr
 8011872:	f803 1b01 	strb.w	r1, [r3], #1
 8011876:	e7f9      	b.n	801186c <memset+0x4>

08011878 <_free_r>:
 8011878:	b538      	push	{r3, r4, r5, lr}
 801187a:	4605      	mov	r5, r0
 801187c:	2900      	cmp	r1, #0
 801187e:	d043      	beq.n	8011908 <_free_r+0x90>
 8011880:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011884:	1f0c      	subs	r4, r1, #4
 8011886:	2b00      	cmp	r3, #0
 8011888:	bfb8      	it	lt
 801188a:	18e4      	addlt	r4, r4, r3
 801188c:	f000 fa53 	bl	8011d36 <__malloc_lock>
 8011890:	4a1e      	ldr	r2, [pc, #120]	; (801190c <_free_r+0x94>)
 8011892:	6813      	ldr	r3, [r2, #0]
 8011894:	4610      	mov	r0, r2
 8011896:	b933      	cbnz	r3, 80118a6 <_free_r+0x2e>
 8011898:	6063      	str	r3, [r4, #4]
 801189a:	6014      	str	r4, [r2, #0]
 801189c:	4628      	mov	r0, r5
 801189e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80118a2:	f000 ba49 	b.w	8011d38 <__malloc_unlock>
 80118a6:	42a3      	cmp	r3, r4
 80118a8:	d90b      	bls.n	80118c2 <_free_r+0x4a>
 80118aa:	6821      	ldr	r1, [r4, #0]
 80118ac:	1862      	adds	r2, r4, r1
 80118ae:	4293      	cmp	r3, r2
 80118b0:	bf01      	itttt	eq
 80118b2:	681a      	ldreq	r2, [r3, #0]
 80118b4:	685b      	ldreq	r3, [r3, #4]
 80118b6:	1852      	addeq	r2, r2, r1
 80118b8:	6022      	streq	r2, [r4, #0]
 80118ba:	6063      	str	r3, [r4, #4]
 80118bc:	6004      	str	r4, [r0, #0]
 80118be:	e7ed      	b.n	801189c <_free_r+0x24>
 80118c0:	4613      	mov	r3, r2
 80118c2:	685a      	ldr	r2, [r3, #4]
 80118c4:	b10a      	cbz	r2, 80118ca <_free_r+0x52>
 80118c6:	42a2      	cmp	r2, r4
 80118c8:	d9fa      	bls.n	80118c0 <_free_r+0x48>
 80118ca:	6819      	ldr	r1, [r3, #0]
 80118cc:	1858      	adds	r0, r3, r1
 80118ce:	42a0      	cmp	r0, r4
 80118d0:	d10b      	bne.n	80118ea <_free_r+0x72>
 80118d2:	6820      	ldr	r0, [r4, #0]
 80118d4:	4401      	add	r1, r0
 80118d6:	1858      	adds	r0, r3, r1
 80118d8:	4282      	cmp	r2, r0
 80118da:	6019      	str	r1, [r3, #0]
 80118dc:	d1de      	bne.n	801189c <_free_r+0x24>
 80118de:	6810      	ldr	r0, [r2, #0]
 80118e0:	6852      	ldr	r2, [r2, #4]
 80118e2:	4401      	add	r1, r0
 80118e4:	6019      	str	r1, [r3, #0]
 80118e6:	605a      	str	r2, [r3, #4]
 80118e8:	e7d8      	b.n	801189c <_free_r+0x24>
 80118ea:	d902      	bls.n	80118f2 <_free_r+0x7a>
 80118ec:	230c      	movs	r3, #12
 80118ee:	602b      	str	r3, [r5, #0]
 80118f0:	e7d4      	b.n	801189c <_free_r+0x24>
 80118f2:	6820      	ldr	r0, [r4, #0]
 80118f4:	1821      	adds	r1, r4, r0
 80118f6:	428a      	cmp	r2, r1
 80118f8:	bf01      	itttt	eq
 80118fa:	6811      	ldreq	r1, [r2, #0]
 80118fc:	6852      	ldreq	r2, [r2, #4]
 80118fe:	1809      	addeq	r1, r1, r0
 8011900:	6021      	streq	r1, [r4, #0]
 8011902:	6062      	str	r2, [r4, #4]
 8011904:	605c      	str	r4, [r3, #4]
 8011906:	e7c9      	b.n	801189c <_free_r+0x24>
 8011908:	bd38      	pop	{r3, r4, r5, pc}
 801190a:	bf00      	nop
 801190c:	20000540 	.word	0x20000540

08011910 <_malloc_r>:
 8011910:	b570      	push	{r4, r5, r6, lr}
 8011912:	1ccd      	adds	r5, r1, #3
 8011914:	f025 0503 	bic.w	r5, r5, #3
 8011918:	3508      	adds	r5, #8
 801191a:	2d0c      	cmp	r5, #12
 801191c:	bf38      	it	cc
 801191e:	250c      	movcc	r5, #12
 8011920:	2d00      	cmp	r5, #0
 8011922:	4606      	mov	r6, r0
 8011924:	db01      	blt.n	801192a <_malloc_r+0x1a>
 8011926:	42a9      	cmp	r1, r5
 8011928:	d903      	bls.n	8011932 <_malloc_r+0x22>
 801192a:	230c      	movs	r3, #12
 801192c:	6033      	str	r3, [r6, #0]
 801192e:	2000      	movs	r0, #0
 8011930:	bd70      	pop	{r4, r5, r6, pc}
 8011932:	f000 fa00 	bl	8011d36 <__malloc_lock>
 8011936:	4a21      	ldr	r2, [pc, #132]	; (80119bc <_malloc_r+0xac>)
 8011938:	6814      	ldr	r4, [r2, #0]
 801193a:	4621      	mov	r1, r4
 801193c:	b991      	cbnz	r1, 8011964 <_malloc_r+0x54>
 801193e:	4c20      	ldr	r4, [pc, #128]	; (80119c0 <_malloc_r+0xb0>)
 8011940:	6823      	ldr	r3, [r4, #0]
 8011942:	b91b      	cbnz	r3, 801194c <_malloc_r+0x3c>
 8011944:	4630      	mov	r0, r6
 8011946:	f000 f855 	bl	80119f4 <_sbrk_r>
 801194a:	6020      	str	r0, [r4, #0]
 801194c:	4629      	mov	r1, r5
 801194e:	4630      	mov	r0, r6
 8011950:	f000 f850 	bl	80119f4 <_sbrk_r>
 8011954:	1c43      	adds	r3, r0, #1
 8011956:	d124      	bne.n	80119a2 <_malloc_r+0x92>
 8011958:	230c      	movs	r3, #12
 801195a:	4630      	mov	r0, r6
 801195c:	6033      	str	r3, [r6, #0]
 801195e:	f000 f9eb 	bl	8011d38 <__malloc_unlock>
 8011962:	e7e4      	b.n	801192e <_malloc_r+0x1e>
 8011964:	680b      	ldr	r3, [r1, #0]
 8011966:	1b5b      	subs	r3, r3, r5
 8011968:	d418      	bmi.n	801199c <_malloc_r+0x8c>
 801196a:	2b0b      	cmp	r3, #11
 801196c:	d90f      	bls.n	801198e <_malloc_r+0x7e>
 801196e:	600b      	str	r3, [r1, #0]
 8011970:	18cc      	adds	r4, r1, r3
 8011972:	50cd      	str	r5, [r1, r3]
 8011974:	4630      	mov	r0, r6
 8011976:	f000 f9df 	bl	8011d38 <__malloc_unlock>
 801197a:	f104 000b 	add.w	r0, r4, #11
 801197e:	1d23      	adds	r3, r4, #4
 8011980:	f020 0007 	bic.w	r0, r0, #7
 8011984:	1ac3      	subs	r3, r0, r3
 8011986:	d0d3      	beq.n	8011930 <_malloc_r+0x20>
 8011988:	425a      	negs	r2, r3
 801198a:	50e2      	str	r2, [r4, r3]
 801198c:	e7d0      	b.n	8011930 <_malloc_r+0x20>
 801198e:	684b      	ldr	r3, [r1, #4]
 8011990:	428c      	cmp	r4, r1
 8011992:	bf16      	itet	ne
 8011994:	6063      	strne	r3, [r4, #4]
 8011996:	6013      	streq	r3, [r2, #0]
 8011998:	460c      	movne	r4, r1
 801199a:	e7eb      	b.n	8011974 <_malloc_r+0x64>
 801199c:	460c      	mov	r4, r1
 801199e:	6849      	ldr	r1, [r1, #4]
 80119a0:	e7cc      	b.n	801193c <_malloc_r+0x2c>
 80119a2:	1cc4      	adds	r4, r0, #3
 80119a4:	f024 0403 	bic.w	r4, r4, #3
 80119a8:	42a0      	cmp	r0, r4
 80119aa:	d005      	beq.n	80119b8 <_malloc_r+0xa8>
 80119ac:	1a21      	subs	r1, r4, r0
 80119ae:	4630      	mov	r0, r6
 80119b0:	f000 f820 	bl	80119f4 <_sbrk_r>
 80119b4:	3001      	adds	r0, #1
 80119b6:	d0cf      	beq.n	8011958 <_malloc_r+0x48>
 80119b8:	6025      	str	r5, [r4, #0]
 80119ba:	e7db      	b.n	8011974 <_malloc_r+0x64>
 80119bc:	20000540 	.word	0x20000540
 80119c0:	20000544 	.word	0x20000544

080119c4 <iprintf>:
 80119c4:	b40f      	push	{r0, r1, r2, r3}
 80119c6:	4b0a      	ldr	r3, [pc, #40]	; (80119f0 <iprintf+0x2c>)
 80119c8:	b513      	push	{r0, r1, r4, lr}
 80119ca:	681c      	ldr	r4, [r3, #0]
 80119cc:	b124      	cbz	r4, 80119d8 <iprintf+0x14>
 80119ce:	69a3      	ldr	r3, [r4, #24]
 80119d0:	b913      	cbnz	r3, 80119d8 <iprintf+0x14>
 80119d2:	4620      	mov	r0, r4
 80119d4:	f000 f910 	bl	8011bf8 <__sinit>
 80119d8:	ab05      	add	r3, sp, #20
 80119da:	9a04      	ldr	r2, [sp, #16]
 80119dc:	68a1      	ldr	r1, [r4, #8]
 80119de:	4620      	mov	r0, r4
 80119e0:	9301      	str	r3, [sp, #4]
 80119e2:	f000 fb25 	bl	8012030 <_vfiprintf_r>
 80119e6:	b002      	add	sp, #8
 80119e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80119ec:	b004      	add	sp, #16
 80119ee:	4770      	bx	lr
 80119f0:	20000208 	.word	0x20000208

080119f4 <_sbrk_r>:
 80119f4:	b538      	push	{r3, r4, r5, lr}
 80119f6:	2300      	movs	r3, #0
 80119f8:	4c05      	ldr	r4, [pc, #20]	; (8011a10 <_sbrk_r+0x1c>)
 80119fa:	4605      	mov	r5, r0
 80119fc:	4608      	mov	r0, r1
 80119fe:	6023      	str	r3, [r4, #0]
 8011a00:	f7ef ff56 	bl	80018b0 <_sbrk>
 8011a04:	1c43      	adds	r3, r0, #1
 8011a06:	d102      	bne.n	8011a0e <_sbrk_r+0x1a>
 8011a08:	6823      	ldr	r3, [r4, #0]
 8011a0a:	b103      	cbz	r3, 8011a0e <_sbrk_r+0x1a>
 8011a0c:	602b      	str	r3, [r5, #0]
 8011a0e:	bd38      	pop	{r3, r4, r5, pc}
 8011a10:	20007be8 	.word	0x20007be8

08011a14 <siprintf>:
 8011a14:	b40e      	push	{r1, r2, r3}
 8011a16:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011a1a:	b500      	push	{lr}
 8011a1c:	b09c      	sub	sp, #112	; 0x70
 8011a1e:	ab1d      	add	r3, sp, #116	; 0x74
 8011a20:	9002      	str	r0, [sp, #8]
 8011a22:	9006      	str	r0, [sp, #24]
 8011a24:	9107      	str	r1, [sp, #28]
 8011a26:	9104      	str	r1, [sp, #16]
 8011a28:	4808      	ldr	r0, [pc, #32]	; (8011a4c <siprintf+0x38>)
 8011a2a:	4909      	ldr	r1, [pc, #36]	; (8011a50 <siprintf+0x3c>)
 8011a2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a30:	9105      	str	r1, [sp, #20]
 8011a32:	6800      	ldr	r0, [r0, #0]
 8011a34:	a902      	add	r1, sp, #8
 8011a36:	9301      	str	r3, [sp, #4]
 8011a38:	f000 f9da 	bl	8011df0 <_svfiprintf_r>
 8011a3c:	2200      	movs	r2, #0
 8011a3e:	9b02      	ldr	r3, [sp, #8]
 8011a40:	701a      	strb	r2, [r3, #0]
 8011a42:	b01c      	add	sp, #112	; 0x70
 8011a44:	f85d eb04 	ldr.w	lr, [sp], #4
 8011a48:	b003      	add	sp, #12
 8011a4a:	4770      	bx	lr
 8011a4c:	20000208 	.word	0x20000208
 8011a50:	ffff0208 	.word	0xffff0208

08011a54 <_strtol_l.isra.0>:
 8011a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011a58:	4680      	mov	r8, r0
 8011a5a:	4689      	mov	r9, r1
 8011a5c:	4692      	mov	sl, r2
 8011a5e:	461e      	mov	r6, r3
 8011a60:	460f      	mov	r7, r1
 8011a62:	463d      	mov	r5, r7
 8011a64:	9808      	ldr	r0, [sp, #32]
 8011a66:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011a6a:	f000 f94f 	bl	8011d0c <__locale_ctype_ptr_l>
 8011a6e:	4420      	add	r0, r4
 8011a70:	7843      	ldrb	r3, [r0, #1]
 8011a72:	f013 0308 	ands.w	r3, r3, #8
 8011a76:	d132      	bne.n	8011ade <_strtol_l.isra.0+0x8a>
 8011a78:	2c2d      	cmp	r4, #45	; 0x2d
 8011a7a:	d132      	bne.n	8011ae2 <_strtol_l.isra.0+0x8e>
 8011a7c:	2201      	movs	r2, #1
 8011a7e:	787c      	ldrb	r4, [r7, #1]
 8011a80:	1cbd      	adds	r5, r7, #2
 8011a82:	2e00      	cmp	r6, #0
 8011a84:	d05d      	beq.n	8011b42 <_strtol_l.isra.0+0xee>
 8011a86:	2e10      	cmp	r6, #16
 8011a88:	d109      	bne.n	8011a9e <_strtol_l.isra.0+0x4a>
 8011a8a:	2c30      	cmp	r4, #48	; 0x30
 8011a8c:	d107      	bne.n	8011a9e <_strtol_l.isra.0+0x4a>
 8011a8e:	782b      	ldrb	r3, [r5, #0]
 8011a90:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011a94:	2b58      	cmp	r3, #88	; 0x58
 8011a96:	d14f      	bne.n	8011b38 <_strtol_l.isra.0+0xe4>
 8011a98:	2610      	movs	r6, #16
 8011a9a:	786c      	ldrb	r4, [r5, #1]
 8011a9c:	3502      	adds	r5, #2
 8011a9e:	2a00      	cmp	r2, #0
 8011aa0:	bf14      	ite	ne
 8011aa2:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8011aa6:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8011aaa:	2700      	movs	r7, #0
 8011aac:	fbb1 fcf6 	udiv	ip, r1, r6
 8011ab0:	4638      	mov	r0, r7
 8011ab2:	fb06 1e1c 	mls	lr, r6, ip, r1
 8011ab6:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8011aba:	2b09      	cmp	r3, #9
 8011abc:	d817      	bhi.n	8011aee <_strtol_l.isra.0+0x9a>
 8011abe:	461c      	mov	r4, r3
 8011ac0:	42a6      	cmp	r6, r4
 8011ac2:	dd23      	ble.n	8011b0c <_strtol_l.isra.0+0xb8>
 8011ac4:	1c7b      	adds	r3, r7, #1
 8011ac6:	d007      	beq.n	8011ad8 <_strtol_l.isra.0+0x84>
 8011ac8:	4584      	cmp	ip, r0
 8011aca:	d31c      	bcc.n	8011b06 <_strtol_l.isra.0+0xb2>
 8011acc:	d101      	bne.n	8011ad2 <_strtol_l.isra.0+0x7e>
 8011ace:	45a6      	cmp	lr, r4
 8011ad0:	db19      	blt.n	8011b06 <_strtol_l.isra.0+0xb2>
 8011ad2:	2701      	movs	r7, #1
 8011ad4:	fb00 4006 	mla	r0, r0, r6, r4
 8011ad8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011adc:	e7eb      	b.n	8011ab6 <_strtol_l.isra.0+0x62>
 8011ade:	462f      	mov	r7, r5
 8011ae0:	e7bf      	b.n	8011a62 <_strtol_l.isra.0+0xe>
 8011ae2:	2c2b      	cmp	r4, #43	; 0x2b
 8011ae4:	bf04      	itt	eq
 8011ae6:	1cbd      	addeq	r5, r7, #2
 8011ae8:	787c      	ldrbeq	r4, [r7, #1]
 8011aea:	461a      	mov	r2, r3
 8011aec:	e7c9      	b.n	8011a82 <_strtol_l.isra.0+0x2e>
 8011aee:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8011af2:	2b19      	cmp	r3, #25
 8011af4:	d801      	bhi.n	8011afa <_strtol_l.isra.0+0xa6>
 8011af6:	3c37      	subs	r4, #55	; 0x37
 8011af8:	e7e2      	b.n	8011ac0 <_strtol_l.isra.0+0x6c>
 8011afa:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8011afe:	2b19      	cmp	r3, #25
 8011b00:	d804      	bhi.n	8011b0c <_strtol_l.isra.0+0xb8>
 8011b02:	3c57      	subs	r4, #87	; 0x57
 8011b04:	e7dc      	b.n	8011ac0 <_strtol_l.isra.0+0x6c>
 8011b06:	f04f 37ff 	mov.w	r7, #4294967295
 8011b0a:	e7e5      	b.n	8011ad8 <_strtol_l.isra.0+0x84>
 8011b0c:	1c7b      	adds	r3, r7, #1
 8011b0e:	d108      	bne.n	8011b22 <_strtol_l.isra.0+0xce>
 8011b10:	2322      	movs	r3, #34	; 0x22
 8011b12:	4608      	mov	r0, r1
 8011b14:	f8c8 3000 	str.w	r3, [r8]
 8011b18:	f1ba 0f00 	cmp.w	sl, #0
 8011b1c:	d107      	bne.n	8011b2e <_strtol_l.isra.0+0xda>
 8011b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b22:	b102      	cbz	r2, 8011b26 <_strtol_l.isra.0+0xd2>
 8011b24:	4240      	negs	r0, r0
 8011b26:	f1ba 0f00 	cmp.w	sl, #0
 8011b2a:	d0f8      	beq.n	8011b1e <_strtol_l.isra.0+0xca>
 8011b2c:	b10f      	cbz	r7, 8011b32 <_strtol_l.isra.0+0xde>
 8011b2e:	f105 39ff 	add.w	r9, r5, #4294967295
 8011b32:	f8ca 9000 	str.w	r9, [sl]
 8011b36:	e7f2      	b.n	8011b1e <_strtol_l.isra.0+0xca>
 8011b38:	2430      	movs	r4, #48	; 0x30
 8011b3a:	2e00      	cmp	r6, #0
 8011b3c:	d1af      	bne.n	8011a9e <_strtol_l.isra.0+0x4a>
 8011b3e:	2608      	movs	r6, #8
 8011b40:	e7ad      	b.n	8011a9e <_strtol_l.isra.0+0x4a>
 8011b42:	2c30      	cmp	r4, #48	; 0x30
 8011b44:	d0a3      	beq.n	8011a8e <_strtol_l.isra.0+0x3a>
 8011b46:	260a      	movs	r6, #10
 8011b48:	e7a9      	b.n	8011a9e <_strtol_l.isra.0+0x4a>
	...

08011b4c <strtol>:
 8011b4c:	4b08      	ldr	r3, [pc, #32]	; (8011b70 <strtol+0x24>)
 8011b4e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011b50:	681c      	ldr	r4, [r3, #0]
 8011b52:	4d08      	ldr	r5, [pc, #32]	; (8011b74 <strtol+0x28>)
 8011b54:	6a23      	ldr	r3, [r4, #32]
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	bf08      	it	eq
 8011b5a:	462b      	moveq	r3, r5
 8011b5c:	9300      	str	r3, [sp, #0]
 8011b5e:	4613      	mov	r3, r2
 8011b60:	460a      	mov	r2, r1
 8011b62:	4601      	mov	r1, r0
 8011b64:	4620      	mov	r0, r4
 8011b66:	f7ff ff75 	bl	8011a54 <_strtol_l.isra.0>
 8011b6a:	b003      	add	sp, #12
 8011b6c:	bd30      	pop	{r4, r5, pc}
 8011b6e:	bf00      	nop
 8011b70:	20000208 	.word	0x20000208
 8011b74:	2000026c 	.word	0x2000026c

08011b78 <std>:
 8011b78:	2300      	movs	r3, #0
 8011b7a:	b510      	push	{r4, lr}
 8011b7c:	4604      	mov	r4, r0
 8011b7e:	e9c0 3300 	strd	r3, r3, [r0]
 8011b82:	6083      	str	r3, [r0, #8]
 8011b84:	8181      	strh	r1, [r0, #12]
 8011b86:	6643      	str	r3, [r0, #100]	; 0x64
 8011b88:	81c2      	strh	r2, [r0, #14]
 8011b8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011b8e:	6183      	str	r3, [r0, #24]
 8011b90:	4619      	mov	r1, r3
 8011b92:	2208      	movs	r2, #8
 8011b94:	305c      	adds	r0, #92	; 0x5c
 8011b96:	f7ff fe67 	bl	8011868 <memset>
 8011b9a:	4b05      	ldr	r3, [pc, #20]	; (8011bb0 <std+0x38>)
 8011b9c:	6224      	str	r4, [r4, #32]
 8011b9e:	6263      	str	r3, [r4, #36]	; 0x24
 8011ba0:	4b04      	ldr	r3, [pc, #16]	; (8011bb4 <std+0x3c>)
 8011ba2:	62a3      	str	r3, [r4, #40]	; 0x28
 8011ba4:	4b04      	ldr	r3, [pc, #16]	; (8011bb8 <std+0x40>)
 8011ba6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011ba8:	4b04      	ldr	r3, [pc, #16]	; (8011bbc <std+0x44>)
 8011baa:	6323      	str	r3, [r4, #48]	; 0x30
 8011bac:	bd10      	pop	{r4, pc}
 8011bae:	bf00      	nop
 8011bb0:	0801256d 	.word	0x0801256d
 8011bb4:	0801258f 	.word	0x0801258f
 8011bb8:	080125c7 	.word	0x080125c7
 8011bbc:	080125eb 	.word	0x080125eb

08011bc0 <_cleanup_r>:
 8011bc0:	4901      	ldr	r1, [pc, #4]	; (8011bc8 <_cleanup_r+0x8>)
 8011bc2:	f000 b885 	b.w	8011cd0 <_fwalk_reent>
 8011bc6:	bf00      	nop
 8011bc8:	080128e1 	.word	0x080128e1

08011bcc <__sfmoreglue>:
 8011bcc:	b570      	push	{r4, r5, r6, lr}
 8011bce:	2568      	movs	r5, #104	; 0x68
 8011bd0:	1e4a      	subs	r2, r1, #1
 8011bd2:	4355      	muls	r5, r2
 8011bd4:	460e      	mov	r6, r1
 8011bd6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011bda:	f7ff fe99 	bl	8011910 <_malloc_r>
 8011bde:	4604      	mov	r4, r0
 8011be0:	b140      	cbz	r0, 8011bf4 <__sfmoreglue+0x28>
 8011be2:	2100      	movs	r1, #0
 8011be4:	e9c0 1600 	strd	r1, r6, [r0]
 8011be8:	300c      	adds	r0, #12
 8011bea:	60a0      	str	r0, [r4, #8]
 8011bec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011bf0:	f7ff fe3a 	bl	8011868 <memset>
 8011bf4:	4620      	mov	r0, r4
 8011bf6:	bd70      	pop	{r4, r5, r6, pc}

08011bf8 <__sinit>:
 8011bf8:	6983      	ldr	r3, [r0, #24]
 8011bfa:	b510      	push	{r4, lr}
 8011bfc:	4604      	mov	r4, r0
 8011bfe:	bb33      	cbnz	r3, 8011c4e <__sinit+0x56>
 8011c00:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8011c04:	6503      	str	r3, [r0, #80]	; 0x50
 8011c06:	4b12      	ldr	r3, [pc, #72]	; (8011c50 <__sinit+0x58>)
 8011c08:	4a12      	ldr	r2, [pc, #72]	; (8011c54 <__sinit+0x5c>)
 8011c0a:	681b      	ldr	r3, [r3, #0]
 8011c0c:	6282      	str	r2, [r0, #40]	; 0x28
 8011c0e:	4298      	cmp	r0, r3
 8011c10:	bf04      	itt	eq
 8011c12:	2301      	moveq	r3, #1
 8011c14:	6183      	streq	r3, [r0, #24]
 8011c16:	f000 f81f 	bl	8011c58 <__sfp>
 8011c1a:	6060      	str	r0, [r4, #4]
 8011c1c:	4620      	mov	r0, r4
 8011c1e:	f000 f81b 	bl	8011c58 <__sfp>
 8011c22:	60a0      	str	r0, [r4, #8]
 8011c24:	4620      	mov	r0, r4
 8011c26:	f000 f817 	bl	8011c58 <__sfp>
 8011c2a:	2200      	movs	r2, #0
 8011c2c:	60e0      	str	r0, [r4, #12]
 8011c2e:	2104      	movs	r1, #4
 8011c30:	6860      	ldr	r0, [r4, #4]
 8011c32:	f7ff ffa1 	bl	8011b78 <std>
 8011c36:	2201      	movs	r2, #1
 8011c38:	2109      	movs	r1, #9
 8011c3a:	68a0      	ldr	r0, [r4, #8]
 8011c3c:	f7ff ff9c 	bl	8011b78 <std>
 8011c40:	2202      	movs	r2, #2
 8011c42:	2112      	movs	r1, #18
 8011c44:	68e0      	ldr	r0, [r4, #12]
 8011c46:	f7ff ff97 	bl	8011b78 <std>
 8011c4a:	2301      	movs	r3, #1
 8011c4c:	61a3      	str	r3, [r4, #24]
 8011c4e:	bd10      	pop	{r4, pc}
 8011c50:	08013d80 	.word	0x08013d80
 8011c54:	08011bc1 	.word	0x08011bc1

08011c58 <__sfp>:
 8011c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c5a:	4b1b      	ldr	r3, [pc, #108]	; (8011cc8 <__sfp+0x70>)
 8011c5c:	4607      	mov	r7, r0
 8011c5e:	681e      	ldr	r6, [r3, #0]
 8011c60:	69b3      	ldr	r3, [r6, #24]
 8011c62:	b913      	cbnz	r3, 8011c6a <__sfp+0x12>
 8011c64:	4630      	mov	r0, r6
 8011c66:	f7ff ffc7 	bl	8011bf8 <__sinit>
 8011c6a:	3648      	adds	r6, #72	; 0x48
 8011c6c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011c70:	3b01      	subs	r3, #1
 8011c72:	d503      	bpl.n	8011c7c <__sfp+0x24>
 8011c74:	6833      	ldr	r3, [r6, #0]
 8011c76:	b133      	cbz	r3, 8011c86 <__sfp+0x2e>
 8011c78:	6836      	ldr	r6, [r6, #0]
 8011c7a:	e7f7      	b.n	8011c6c <__sfp+0x14>
 8011c7c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011c80:	b16d      	cbz	r5, 8011c9e <__sfp+0x46>
 8011c82:	3468      	adds	r4, #104	; 0x68
 8011c84:	e7f4      	b.n	8011c70 <__sfp+0x18>
 8011c86:	2104      	movs	r1, #4
 8011c88:	4638      	mov	r0, r7
 8011c8a:	f7ff ff9f 	bl	8011bcc <__sfmoreglue>
 8011c8e:	6030      	str	r0, [r6, #0]
 8011c90:	2800      	cmp	r0, #0
 8011c92:	d1f1      	bne.n	8011c78 <__sfp+0x20>
 8011c94:	230c      	movs	r3, #12
 8011c96:	4604      	mov	r4, r0
 8011c98:	603b      	str	r3, [r7, #0]
 8011c9a:	4620      	mov	r0, r4
 8011c9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011c9e:	4b0b      	ldr	r3, [pc, #44]	; (8011ccc <__sfp+0x74>)
 8011ca0:	6665      	str	r5, [r4, #100]	; 0x64
 8011ca2:	e9c4 5500 	strd	r5, r5, [r4]
 8011ca6:	60a5      	str	r5, [r4, #8]
 8011ca8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8011cac:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8011cb0:	2208      	movs	r2, #8
 8011cb2:	4629      	mov	r1, r5
 8011cb4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011cb8:	f7ff fdd6 	bl	8011868 <memset>
 8011cbc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011cc0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011cc4:	e7e9      	b.n	8011c9a <__sfp+0x42>
 8011cc6:	bf00      	nop
 8011cc8:	08013d80 	.word	0x08013d80
 8011ccc:	ffff0001 	.word	0xffff0001

08011cd0 <_fwalk_reent>:
 8011cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011cd4:	4680      	mov	r8, r0
 8011cd6:	4689      	mov	r9, r1
 8011cd8:	2600      	movs	r6, #0
 8011cda:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011cde:	b914      	cbnz	r4, 8011ce6 <_fwalk_reent+0x16>
 8011ce0:	4630      	mov	r0, r6
 8011ce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ce6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8011cea:	3f01      	subs	r7, #1
 8011cec:	d501      	bpl.n	8011cf2 <_fwalk_reent+0x22>
 8011cee:	6824      	ldr	r4, [r4, #0]
 8011cf0:	e7f5      	b.n	8011cde <_fwalk_reent+0xe>
 8011cf2:	89ab      	ldrh	r3, [r5, #12]
 8011cf4:	2b01      	cmp	r3, #1
 8011cf6:	d907      	bls.n	8011d08 <_fwalk_reent+0x38>
 8011cf8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011cfc:	3301      	adds	r3, #1
 8011cfe:	d003      	beq.n	8011d08 <_fwalk_reent+0x38>
 8011d00:	4629      	mov	r1, r5
 8011d02:	4640      	mov	r0, r8
 8011d04:	47c8      	blx	r9
 8011d06:	4306      	orrs	r6, r0
 8011d08:	3568      	adds	r5, #104	; 0x68
 8011d0a:	e7ee      	b.n	8011cea <_fwalk_reent+0x1a>

08011d0c <__locale_ctype_ptr_l>:
 8011d0c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8011d10:	4770      	bx	lr

08011d12 <__ascii_mbtowc>:
 8011d12:	b082      	sub	sp, #8
 8011d14:	b901      	cbnz	r1, 8011d18 <__ascii_mbtowc+0x6>
 8011d16:	a901      	add	r1, sp, #4
 8011d18:	b142      	cbz	r2, 8011d2c <__ascii_mbtowc+0x1a>
 8011d1a:	b14b      	cbz	r3, 8011d30 <__ascii_mbtowc+0x1e>
 8011d1c:	7813      	ldrb	r3, [r2, #0]
 8011d1e:	600b      	str	r3, [r1, #0]
 8011d20:	7812      	ldrb	r2, [r2, #0]
 8011d22:	1c10      	adds	r0, r2, #0
 8011d24:	bf18      	it	ne
 8011d26:	2001      	movne	r0, #1
 8011d28:	b002      	add	sp, #8
 8011d2a:	4770      	bx	lr
 8011d2c:	4610      	mov	r0, r2
 8011d2e:	e7fb      	b.n	8011d28 <__ascii_mbtowc+0x16>
 8011d30:	f06f 0001 	mvn.w	r0, #1
 8011d34:	e7f8      	b.n	8011d28 <__ascii_mbtowc+0x16>

08011d36 <__malloc_lock>:
 8011d36:	4770      	bx	lr

08011d38 <__malloc_unlock>:
 8011d38:	4770      	bx	lr

08011d3a <__ssputs_r>:
 8011d3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011d3e:	688e      	ldr	r6, [r1, #8]
 8011d40:	4682      	mov	sl, r0
 8011d42:	429e      	cmp	r6, r3
 8011d44:	460c      	mov	r4, r1
 8011d46:	4690      	mov	r8, r2
 8011d48:	4699      	mov	r9, r3
 8011d4a:	d837      	bhi.n	8011dbc <__ssputs_r+0x82>
 8011d4c:	898a      	ldrh	r2, [r1, #12]
 8011d4e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011d52:	d031      	beq.n	8011db8 <__ssputs_r+0x7e>
 8011d54:	2302      	movs	r3, #2
 8011d56:	6825      	ldr	r5, [r4, #0]
 8011d58:	6909      	ldr	r1, [r1, #16]
 8011d5a:	1a6f      	subs	r7, r5, r1
 8011d5c:	6965      	ldr	r5, [r4, #20]
 8011d5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011d62:	fb95 f5f3 	sdiv	r5, r5, r3
 8011d66:	f109 0301 	add.w	r3, r9, #1
 8011d6a:	443b      	add	r3, r7
 8011d6c:	429d      	cmp	r5, r3
 8011d6e:	bf38      	it	cc
 8011d70:	461d      	movcc	r5, r3
 8011d72:	0553      	lsls	r3, r2, #21
 8011d74:	d530      	bpl.n	8011dd8 <__ssputs_r+0x9e>
 8011d76:	4629      	mov	r1, r5
 8011d78:	f7ff fdca 	bl	8011910 <_malloc_r>
 8011d7c:	4606      	mov	r6, r0
 8011d7e:	b950      	cbnz	r0, 8011d96 <__ssputs_r+0x5c>
 8011d80:	230c      	movs	r3, #12
 8011d82:	f04f 30ff 	mov.w	r0, #4294967295
 8011d86:	f8ca 3000 	str.w	r3, [sl]
 8011d8a:	89a3      	ldrh	r3, [r4, #12]
 8011d8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011d90:	81a3      	strh	r3, [r4, #12]
 8011d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d96:	463a      	mov	r2, r7
 8011d98:	6921      	ldr	r1, [r4, #16]
 8011d9a:	f7ff fd5a 	bl	8011852 <memcpy>
 8011d9e:	89a3      	ldrh	r3, [r4, #12]
 8011da0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011da4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011da8:	81a3      	strh	r3, [r4, #12]
 8011daa:	6126      	str	r6, [r4, #16]
 8011dac:	443e      	add	r6, r7
 8011dae:	6026      	str	r6, [r4, #0]
 8011db0:	464e      	mov	r6, r9
 8011db2:	6165      	str	r5, [r4, #20]
 8011db4:	1bed      	subs	r5, r5, r7
 8011db6:	60a5      	str	r5, [r4, #8]
 8011db8:	454e      	cmp	r6, r9
 8011dba:	d900      	bls.n	8011dbe <__ssputs_r+0x84>
 8011dbc:	464e      	mov	r6, r9
 8011dbe:	4632      	mov	r2, r6
 8011dc0:	4641      	mov	r1, r8
 8011dc2:	6820      	ldr	r0, [r4, #0]
 8011dc4:	f000 fe3a 	bl	8012a3c <memmove>
 8011dc8:	68a3      	ldr	r3, [r4, #8]
 8011dca:	2000      	movs	r0, #0
 8011dcc:	1b9b      	subs	r3, r3, r6
 8011dce:	60a3      	str	r3, [r4, #8]
 8011dd0:	6823      	ldr	r3, [r4, #0]
 8011dd2:	441e      	add	r6, r3
 8011dd4:	6026      	str	r6, [r4, #0]
 8011dd6:	e7dc      	b.n	8011d92 <__ssputs_r+0x58>
 8011dd8:	462a      	mov	r2, r5
 8011dda:	f000 fe48 	bl	8012a6e <_realloc_r>
 8011dde:	4606      	mov	r6, r0
 8011de0:	2800      	cmp	r0, #0
 8011de2:	d1e2      	bne.n	8011daa <__ssputs_r+0x70>
 8011de4:	6921      	ldr	r1, [r4, #16]
 8011de6:	4650      	mov	r0, sl
 8011de8:	f7ff fd46 	bl	8011878 <_free_r>
 8011dec:	e7c8      	b.n	8011d80 <__ssputs_r+0x46>
	...

08011df0 <_svfiprintf_r>:
 8011df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011df4:	461d      	mov	r5, r3
 8011df6:	898b      	ldrh	r3, [r1, #12]
 8011df8:	b09d      	sub	sp, #116	; 0x74
 8011dfa:	061f      	lsls	r7, r3, #24
 8011dfc:	4680      	mov	r8, r0
 8011dfe:	460c      	mov	r4, r1
 8011e00:	4616      	mov	r6, r2
 8011e02:	d50f      	bpl.n	8011e24 <_svfiprintf_r+0x34>
 8011e04:	690b      	ldr	r3, [r1, #16]
 8011e06:	b96b      	cbnz	r3, 8011e24 <_svfiprintf_r+0x34>
 8011e08:	2140      	movs	r1, #64	; 0x40
 8011e0a:	f7ff fd81 	bl	8011910 <_malloc_r>
 8011e0e:	6020      	str	r0, [r4, #0]
 8011e10:	6120      	str	r0, [r4, #16]
 8011e12:	b928      	cbnz	r0, 8011e20 <_svfiprintf_r+0x30>
 8011e14:	230c      	movs	r3, #12
 8011e16:	f8c8 3000 	str.w	r3, [r8]
 8011e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8011e1e:	e0c8      	b.n	8011fb2 <_svfiprintf_r+0x1c2>
 8011e20:	2340      	movs	r3, #64	; 0x40
 8011e22:	6163      	str	r3, [r4, #20]
 8011e24:	2300      	movs	r3, #0
 8011e26:	9309      	str	r3, [sp, #36]	; 0x24
 8011e28:	2320      	movs	r3, #32
 8011e2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011e2e:	2330      	movs	r3, #48	; 0x30
 8011e30:	f04f 0b01 	mov.w	fp, #1
 8011e34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011e38:	9503      	str	r5, [sp, #12]
 8011e3a:	4637      	mov	r7, r6
 8011e3c:	463d      	mov	r5, r7
 8011e3e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011e42:	b10b      	cbz	r3, 8011e48 <_svfiprintf_r+0x58>
 8011e44:	2b25      	cmp	r3, #37	; 0x25
 8011e46:	d13e      	bne.n	8011ec6 <_svfiprintf_r+0xd6>
 8011e48:	ebb7 0a06 	subs.w	sl, r7, r6
 8011e4c:	d00b      	beq.n	8011e66 <_svfiprintf_r+0x76>
 8011e4e:	4653      	mov	r3, sl
 8011e50:	4632      	mov	r2, r6
 8011e52:	4621      	mov	r1, r4
 8011e54:	4640      	mov	r0, r8
 8011e56:	f7ff ff70 	bl	8011d3a <__ssputs_r>
 8011e5a:	3001      	adds	r0, #1
 8011e5c:	f000 80a4 	beq.w	8011fa8 <_svfiprintf_r+0x1b8>
 8011e60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e62:	4453      	add	r3, sl
 8011e64:	9309      	str	r3, [sp, #36]	; 0x24
 8011e66:	783b      	ldrb	r3, [r7, #0]
 8011e68:	2b00      	cmp	r3, #0
 8011e6a:	f000 809d 	beq.w	8011fa8 <_svfiprintf_r+0x1b8>
 8011e6e:	2300      	movs	r3, #0
 8011e70:	f04f 32ff 	mov.w	r2, #4294967295
 8011e74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011e78:	9304      	str	r3, [sp, #16]
 8011e7a:	9307      	str	r3, [sp, #28]
 8011e7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011e80:	931a      	str	r3, [sp, #104]	; 0x68
 8011e82:	462f      	mov	r7, r5
 8011e84:	2205      	movs	r2, #5
 8011e86:	f817 1b01 	ldrb.w	r1, [r7], #1
 8011e8a:	4850      	ldr	r0, [pc, #320]	; (8011fcc <_svfiprintf_r+0x1dc>)
 8011e8c:	f000 fdc8 	bl	8012a20 <memchr>
 8011e90:	9b04      	ldr	r3, [sp, #16]
 8011e92:	b9d0      	cbnz	r0, 8011eca <_svfiprintf_r+0xda>
 8011e94:	06d9      	lsls	r1, r3, #27
 8011e96:	bf44      	itt	mi
 8011e98:	2220      	movmi	r2, #32
 8011e9a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011e9e:	071a      	lsls	r2, r3, #28
 8011ea0:	bf44      	itt	mi
 8011ea2:	222b      	movmi	r2, #43	; 0x2b
 8011ea4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011ea8:	782a      	ldrb	r2, [r5, #0]
 8011eaa:	2a2a      	cmp	r2, #42	; 0x2a
 8011eac:	d015      	beq.n	8011eda <_svfiprintf_r+0xea>
 8011eae:	462f      	mov	r7, r5
 8011eb0:	2000      	movs	r0, #0
 8011eb2:	250a      	movs	r5, #10
 8011eb4:	9a07      	ldr	r2, [sp, #28]
 8011eb6:	4639      	mov	r1, r7
 8011eb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011ebc:	3b30      	subs	r3, #48	; 0x30
 8011ebe:	2b09      	cmp	r3, #9
 8011ec0:	d94d      	bls.n	8011f5e <_svfiprintf_r+0x16e>
 8011ec2:	b1b8      	cbz	r0, 8011ef4 <_svfiprintf_r+0x104>
 8011ec4:	e00f      	b.n	8011ee6 <_svfiprintf_r+0xf6>
 8011ec6:	462f      	mov	r7, r5
 8011ec8:	e7b8      	b.n	8011e3c <_svfiprintf_r+0x4c>
 8011eca:	4a40      	ldr	r2, [pc, #256]	; (8011fcc <_svfiprintf_r+0x1dc>)
 8011ecc:	463d      	mov	r5, r7
 8011ece:	1a80      	subs	r0, r0, r2
 8011ed0:	fa0b f000 	lsl.w	r0, fp, r0
 8011ed4:	4318      	orrs	r0, r3
 8011ed6:	9004      	str	r0, [sp, #16]
 8011ed8:	e7d3      	b.n	8011e82 <_svfiprintf_r+0x92>
 8011eda:	9a03      	ldr	r2, [sp, #12]
 8011edc:	1d11      	adds	r1, r2, #4
 8011ede:	6812      	ldr	r2, [r2, #0]
 8011ee0:	9103      	str	r1, [sp, #12]
 8011ee2:	2a00      	cmp	r2, #0
 8011ee4:	db01      	blt.n	8011eea <_svfiprintf_r+0xfa>
 8011ee6:	9207      	str	r2, [sp, #28]
 8011ee8:	e004      	b.n	8011ef4 <_svfiprintf_r+0x104>
 8011eea:	4252      	negs	r2, r2
 8011eec:	f043 0302 	orr.w	r3, r3, #2
 8011ef0:	9207      	str	r2, [sp, #28]
 8011ef2:	9304      	str	r3, [sp, #16]
 8011ef4:	783b      	ldrb	r3, [r7, #0]
 8011ef6:	2b2e      	cmp	r3, #46	; 0x2e
 8011ef8:	d10c      	bne.n	8011f14 <_svfiprintf_r+0x124>
 8011efa:	787b      	ldrb	r3, [r7, #1]
 8011efc:	2b2a      	cmp	r3, #42	; 0x2a
 8011efe:	d133      	bne.n	8011f68 <_svfiprintf_r+0x178>
 8011f00:	9b03      	ldr	r3, [sp, #12]
 8011f02:	3702      	adds	r7, #2
 8011f04:	1d1a      	adds	r2, r3, #4
 8011f06:	681b      	ldr	r3, [r3, #0]
 8011f08:	9203      	str	r2, [sp, #12]
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	bfb8      	it	lt
 8011f0e:	f04f 33ff 	movlt.w	r3, #4294967295
 8011f12:	9305      	str	r3, [sp, #20]
 8011f14:	4d2e      	ldr	r5, [pc, #184]	; (8011fd0 <_svfiprintf_r+0x1e0>)
 8011f16:	2203      	movs	r2, #3
 8011f18:	7839      	ldrb	r1, [r7, #0]
 8011f1a:	4628      	mov	r0, r5
 8011f1c:	f000 fd80 	bl	8012a20 <memchr>
 8011f20:	b138      	cbz	r0, 8011f32 <_svfiprintf_r+0x142>
 8011f22:	2340      	movs	r3, #64	; 0x40
 8011f24:	1b40      	subs	r0, r0, r5
 8011f26:	fa03 f000 	lsl.w	r0, r3, r0
 8011f2a:	9b04      	ldr	r3, [sp, #16]
 8011f2c:	3701      	adds	r7, #1
 8011f2e:	4303      	orrs	r3, r0
 8011f30:	9304      	str	r3, [sp, #16]
 8011f32:	7839      	ldrb	r1, [r7, #0]
 8011f34:	2206      	movs	r2, #6
 8011f36:	4827      	ldr	r0, [pc, #156]	; (8011fd4 <_svfiprintf_r+0x1e4>)
 8011f38:	1c7e      	adds	r6, r7, #1
 8011f3a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011f3e:	f000 fd6f 	bl	8012a20 <memchr>
 8011f42:	2800      	cmp	r0, #0
 8011f44:	d038      	beq.n	8011fb8 <_svfiprintf_r+0x1c8>
 8011f46:	4b24      	ldr	r3, [pc, #144]	; (8011fd8 <_svfiprintf_r+0x1e8>)
 8011f48:	bb13      	cbnz	r3, 8011f90 <_svfiprintf_r+0x1a0>
 8011f4a:	9b03      	ldr	r3, [sp, #12]
 8011f4c:	3307      	adds	r3, #7
 8011f4e:	f023 0307 	bic.w	r3, r3, #7
 8011f52:	3308      	adds	r3, #8
 8011f54:	9303      	str	r3, [sp, #12]
 8011f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011f58:	444b      	add	r3, r9
 8011f5a:	9309      	str	r3, [sp, #36]	; 0x24
 8011f5c:	e76d      	b.n	8011e3a <_svfiprintf_r+0x4a>
 8011f5e:	fb05 3202 	mla	r2, r5, r2, r3
 8011f62:	2001      	movs	r0, #1
 8011f64:	460f      	mov	r7, r1
 8011f66:	e7a6      	b.n	8011eb6 <_svfiprintf_r+0xc6>
 8011f68:	2300      	movs	r3, #0
 8011f6a:	250a      	movs	r5, #10
 8011f6c:	4619      	mov	r1, r3
 8011f6e:	3701      	adds	r7, #1
 8011f70:	9305      	str	r3, [sp, #20]
 8011f72:	4638      	mov	r0, r7
 8011f74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011f78:	3a30      	subs	r2, #48	; 0x30
 8011f7a:	2a09      	cmp	r2, #9
 8011f7c:	d903      	bls.n	8011f86 <_svfiprintf_r+0x196>
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d0c8      	beq.n	8011f14 <_svfiprintf_r+0x124>
 8011f82:	9105      	str	r1, [sp, #20]
 8011f84:	e7c6      	b.n	8011f14 <_svfiprintf_r+0x124>
 8011f86:	fb05 2101 	mla	r1, r5, r1, r2
 8011f8a:	2301      	movs	r3, #1
 8011f8c:	4607      	mov	r7, r0
 8011f8e:	e7f0      	b.n	8011f72 <_svfiprintf_r+0x182>
 8011f90:	ab03      	add	r3, sp, #12
 8011f92:	9300      	str	r3, [sp, #0]
 8011f94:	4622      	mov	r2, r4
 8011f96:	4b11      	ldr	r3, [pc, #68]	; (8011fdc <_svfiprintf_r+0x1ec>)
 8011f98:	a904      	add	r1, sp, #16
 8011f9a:	4640      	mov	r0, r8
 8011f9c:	f3af 8000 	nop.w
 8011fa0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011fa4:	4681      	mov	r9, r0
 8011fa6:	d1d6      	bne.n	8011f56 <_svfiprintf_r+0x166>
 8011fa8:	89a3      	ldrh	r3, [r4, #12]
 8011faa:	065b      	lsls	r3, r3, #25
 8011fac:	f53f af35 	bmi.w	8011e1a <_svfiprintf_r+0x2a>
 8011fb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011fb2:	b01d      	add	sp, #116	; 0x74
 8011fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fb8:	ab03      	add	r3, sp, #12
 8011fba:	9300      	str	r3, [sp, #0]
 8011fbc:	4622      	mov	r2, r4
 8011fbe:	4b07      	ldr	r3, [pc, #28]	; (8011fdc <_svfiprintf_r+0x1ec>)
 8011fc0:	a904      	add	r1, sp, #16
 8011fc2:	4640      	mov	r0, r8
 8011fc4:	f000 f9c0 	bl	8012348 <_printf_i>
 8011fc8:	e7ea      	b.n	8011fa0 <_svfiprintf_r+0x1b0>
 8011fca:	bf00      	nop
 8011fcc:	08013dee 	.word	0x08013dee
 8011fd0:	08013df4 	.word	0x08013df4
 8011fd4:	08013df8 	.word	0x08013df8
 8011fd8:	00000000 	.word	0x00000000
 8011fdc:	08011d3b 	.word	0x08011d3b

08011fe0 <__sfputc_r>:
 8011fe0:	6893      	ldr	r3, [r2, #8]
 8011fe2:	b410      	push	{r4}
 8011fe4:	3b01      	subs	r3, #1
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	6093      	str	r3, [r2, #8]
 8011fea:	da07      	bge.n	8011ffc <__sfputc_r+0x1c>
 8011fec:	6994      	ldr	r4, [r2, #24]
 8011fee:	42a3      	cmp	r3, r4
 8011ff0:	db01      	blt.n	8011ff6 <__sfputc_r+0x16>
 8011ff2:	290a      	cmp	r1, #10
 8011ff4:	d102      	bne.n	8011ffc <__sfputc_r+0x1c>
 8011ff6:	bc10      	pop	{r4}
 8011ff8:	f000 bafc 	b.w	80125f4 <__swbuf_r>
 8011ffc:	6813      	ldr	r3, [r2, #0]
 8011ffe:	1c58      	adds	r0, r3, #1
 8012000:	6010      	str	r0, [r2, #0]
 8012002:	7019      	strb	r1, [r3, #0]
 8012004:	4608      	mov	r0, r1
 8012006:	bc10      	pop	{r4}
 8012008:	4770      	bx	lr

0801200a <__sfputs_r>:
 801200a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801200c:	4606      	mov	r6, r0
 801200e:	460f      	mov	r7, r1
 8012010:	4614      	mov	r4, r2
 8012012:	18d5      	adds	r5, r2, r3
 8012014:	42ac      	cmp	r4, r5
 8012016:	d101      	bne.n	801201c <__sfputs_r+0x12>
 8012018:	2000      	movs	r0, #0
 801201a:	e007      	b.n	801202c <__sfputs_r+0x22>
 801201c:	463a      	mov	r2, r7
 801201e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012022:	4630      	mov	r0, r6
 8012024:	f7ff ffdc 	bl	8011fe0 <__sfputc_r>
 8012028:	1c43      	adds	r3, r0, #1
 801202a:	d1f3      	bne.n	8012014 <__sfputs_r+0xa>
 801202c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012030 <_vfiprintf_r>:
 8012030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012034:	460c      	mov	r4, r1
 8012036:	b09d      	sub	sp, #116	; 0x74
 8012038:	4617      	mov	r7, r2
 801203a:	461d      	mov	r5, r3
 801203c:	4606      	mov	r6, r0
 801203e:	b118      	cbz	r0, 8012048 <_vfiprintf_r+0x18>
 8012040:	6983      	ldr	r3, [r0, #24]
 8012042:	b90b      	cbnz	r3, 8012048 <_vfiprintf_r+0x18>
 8012044:	f7ff fdd8 	bl	8011bf8 <__sinit>
 8012048:	4b7c      	ldr	r3, [pc, #496]	; (801223c <_vfiprintf_r+0x20c>)
 801204a:	429c      	cmp	r4, r3
 801204c:	d158      	bne.n	8012100 <_vfiprintf_r+0xd0>
 801204e:	6874      	ldr	r4, [r6, #4]
 8012050:	89a3      	ldrh	r3, [r4, #12]
 8012052:	0718      	lsls	r0, r3, #28
 8012054:	d55e      	bpl.n	8012114 <_vfiprintf_r+0xe4>
 8012056:	6923      	ldr	r3, [r4, #16]
 8012058:	2b00      	cmp	r3, #0
 801205a:	d05b      	beq.n	8012114 <_vfiprintf_r+0xe4>
 801205c:	2300      	movs	r3, #0
 801205e:	9309      	str	r3, [sp, #36]	; 0x24
 8012060:	2320      	movs	r3, #32
 8012062:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012066:	2330      	movs	r3, #48	; 0x30
 8012068:	f04f 0b01 	mov.w	fp, #1
 801206c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012070:	9503      	str	r5, [sp, #12]
 8012072:	46b8      	mov	r8, r7
 8012074:	4645      	mov	r5, r8
 8012076:	f815 3b01 	ldrb.w	r3, [r5], #1
 801207a:	b10b      	cbz	r3, 8012080 <_vfiprintf_r+0x50>
 801207c:	2b25      	cmp	r3, #37	; 0x25
 801207e:	d154      	bne.n	801212a <_vfiprintf_r+0xfa>
 8012080:	ebb8 0a07 	subs.w	sl, r8, r7
 8012084:	d00b      	beq.n	801209e <_vfiprintf_r+0x6e>
 8012086:	4653      	mov	r3, sl
 8012088:	463a      	mov	r2, r7
 801208a:	4621      	mov	r1, r4
 801208c:	4630      	mov	r0, r6
 801208e:	f7ff ffbc 	bl	801200a <__sfputs_r>
 8012092:	3001      	adds	r0, #1
 8012094:	f000 80c2 	beq.w	801221c <_vfiprintf_r+0x1ec>
 8012098:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801209a:	4453      	add	r3, sl
 801209c:	9309      	str	r3, [sp, #36]	; 0x24
 801209e:	f898 3000 	ldrb.w	r3, [r8]
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	f000 80ba 	beq.w	801221c <_vfiprintf_r+0x1ec>
 80120a8:	2300      	movs	r3, #0
 80120aa:	f04f 32ff 	mov.w	r2, #4294967295
 80120ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80120b2:	9304      	str	r3, [sp, #16]
 80120b4:	9307      	str	r3, [sp, #28]
 80120b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80120ba:	931a      	str	r3, [sp, #104]	; 0x68
 80120bc:	46a8      	mov	r8, r5
 80120be:	2205      	movs	r2, #5
 80120c0:	f818 1b01 	ldrb.w	r1, [r8], #1
 80120c4:	485e      	ldr	r0, [pc, #376]	; (8012240 <_vfiprintf_r+0x210>)
 80120c6:	f000 fcab 	bl	8012a20 <memchr>
 80120ca:	9b04      	ldr	r3, [sp, #16]
 80120cc:	bb78      	cbnz	r0, 801212e <_vfiprintf_r+0xfe>
 80120ce:	06d9      	lsls	r1, r3, #27
 80120d0:	bf44      	itt	mi
 80120d2:	2220      	movmi	r2, #32
 80120d4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80120d8:	071a      	lsls	r2, r3, #28
 80120da:	bf44      	itt	mi
 80120dc:	222b      	movmi	r2, #43	; 0x2b
 80120de:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80120e2:	782a      	ldrb	r2, [r5, #0]
 80120e4:	2a2a      	cmp	r2, #42	; 0x2a
 80120e6:	d02a      	beq.n	801213e <_vfiprintf_r+0x10e>
 80120e8:	46a8      	mov	r8, r5
 80120ea:	2000      	movs	r0, #0
 80120ec:	250a      	movs	r5, #10
 80120ee:	9a07      	ldr	r2, [sp, #28]
 80120f0:	4641      	mov	r1, r8
 80120f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80120f6:	3b30      	subs	r3, #48	; 0x30
 80120f8:	2b09      	cmp	r3, #9
 80120fa:	d969      	bls.n	80121d0 <_vfiprintf_r+0x1a0>
 80120fc:	b360      	cbz	r0, 8012158 <_vfiprintf_r+0x128>
 80120fe:	e024      	b.n	801214a <_vfiprintf_r+0x11a>
 8012100:	4b50      	ldr	r3, [pc, #320]	; (8012244 <_vfiprintf_r+0x214>)
 8012102:	429c      	cmp	r4, r3
 8012104:	d101      	bne.n	801210a <_vfiprintf_r+0xda>
 8012106:	68b4      	ldr	r4, [r6, #8]
 8012108:	e7a2      	b.n	8012050 <_vfiprintf_r+0x20>
 801210a:	4b4f      	ldr	r3, [pc, #316]	; (8012248 <_vfiprintf_r+0x218>)
 801210c:	429c      	cmp	r4, r3
 801210e:	bf08      	it	eq
 8012110:	68f4      	ldreq	r4, [r6, #12]
 8012112:	e79d      	b.n	8012050 <_vfiprintf_r+0x20>
 8012114:	4621      	mov	r1, r4
 8012116:	4630      	mov	r0, r6
 8012118:	f000 fade 	bl	80126d8 <__swsetup_r>
 801211c:	2800      	cmp	r0, #0
 801211e:	d09d      	beq.n	801205c <_vfiprintf_r+0x2c>
 8012120:	f04f 30ff 	mov.w	r0, #4294967295
 8012124:	b01d      	add	sp, #116	; 0x74
 8012126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801212a:	46a8      	mov	r8, r5
 801212c:	e7a2      	b.n	8012074 <_vfiprintf_r+0x44>
 801212e:	4a44      	ldr	r2, [pc, #272]	; (8012240 <_vfiprintf_r+0x210>)
 8012130:	4645      	mov	r5, r8
 8012132:	1a80      	subs	r0, r0, r2
 8012134:	fa0b f000 	lsl.w	r0, fp, r0
 8012138:	4318      	orrs	r0, r3
 801213a:	9004      	str	r0, [sp, #16]
 801213c:	e7be      	b.n	80120bc <_vfiprintf_r+0x8c>
 801213e:	9a03      	ldr	r2, [sp, #12]
 8012140:	1d11      	adds	r1, r2, #4
 8012142:	6812      	ldr	r2, [r2, #0]
 8012144:	9103      	str	r1, [sp, #12]
 8012146:	2a00      	cmp	r2, #0
 8012148:	db01      	blt.n	801214e <_vfiprintf_r+0x11e>
 801214a:	9207      	str	r2, [sp, #28]
 801214c:	e004      	b.n	8012158 <_vfiprintf_r+0x128>
 801214e:	4252      	negs	r2, r2
 8012150:	f043 0302 	orr.w	r3, r3, #2
 8012154:	9207      	str	r2, [sp, #28]
 8012156:	9304      	str	r3, [sp, #16]
 8012158:	f898 3000 	ldrb.w	r3, [r8]
 801215c:	2b2e      	cmp	r3, #46	; 0x2e
 801215e:	d10e      	bne.n	801217e <_vfiprintf_r+0x14e>
 8012160:	f898 3001 	ldrb.w	r3, [r8, #1]
 8012164:	2b2a      	cmp	r3, #42	; 0x2a
 8012166:	d138      	bne.n	80121da <_vfiprintf_r+0x1aa>
 8012168:	9b03      	ldr	r3, [sp, #12]
 801216a:	f108 0802 	add.w	r8, r8, #2
 801216e:	1d1a      	adds	r2, r3, #4
 8012170:	681b      	ldr	r3, [r3, #0]
 8012172:	9203      	str	r2, [sp, #12]
 8012174:	2b00      	cmp	r3, #0
 8012176:	bfb8      	it	lt
 8012178:	f04f 33ff 	movlt.w	r3, #4294967295
 801217c:	9305      	str	r3, [sp, #20]
 801217e:	4d33      	ldr	r5, [pc, #204]	; (801224c <_vfiprintf_r+0x21c>)
 8012180:	2203      	movs	r2, #3
 8012182:	f898 1000 	ldrb.w	r1, [r8]
 8012186:	4628      	mov	r0, r5
 8012188:	f000 fc4a 	bl	8012a20 <memchr>
 801218c:	b140      	cbz	r0, 80121a0 <_vfiprintf_r+0x170>
 801218e:	2340      	movs	r3, #64	; 0x40
 8012190:	1b40      	subs	r0, r0, r5
 8012192:	fa03 f000 	lsl.w	r0, r3, r0
 8012196:	9b04      	ldr	r3, [sp, #16]
 8012198:	f108 0801 	add.w	r8, r8, #1
 801219c:	4303      	orrs	r3, r0
 801219e:	9304      	str	r3, [sp, #16]
 80121a0:	f898 1000 	ldrb.w	r1, [r8]
 80121a4:	2206      	movs	r2, #6
 80121a6:	482a      	ldr	r0, [pc, #168]	; (8012250 <_vfiprintf_r+0x220>)
 80121a8:	f108 0701 	add.w	r7, r8, #1
 80121ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80121b0:	f000 fc36 	bl	8012a20 <memchr>
 80121b4:	2800      	cmp	r0, #0
 80121b6:	d037      	beq.n	8012228 <_vfiprintf_r+0x1f8>
 80121b8:	4b26      	ldr	r3, [pc, #152]	; (8012254 <_vfiprintf_r+0x224>)
 80121ba:	bb1b      	cbnz	r3, 8012204 <_vfiprintf_r+0x1d4>
 80121bc:	9b03      	ldr	r3, [sp, #12]
 80121be:	3307      	adds	r3, #7
 80121c0:	f023 0307 	bic.w	r3, r3, #7
 80121c4:	3308      	adds	r3, #8
 80121c6:	9303      	str	r3, [sp, #12]
 80121c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80121ca:	444b      	add	r3, r9
 80121cc:	9309      	str	r3, [sp, #36]	; 0x24
 80121ce:	e750      	b.n	8012072 <_vfiprintf_r+0x42>
 80121d0:	fb05 3202 	mla	r2, r5, r2, r3
 80121d4:	2001      	movs	r0, #1
 80121d6:	4688      	mov	r8, r1
 80121d8:	e78a      	b.n	80120f0 <_vfiprintf_r+0xc0>
 80121da:	2300      	movs	r3, #0
 80121dc:	250a      	movs	r5, #10
 80121de:	4619      	mov	r1, r3
 80121e0:	f108 0801 	add.w	r8, r8, #1
 80121e4:	9305      	str	r3, [sp, #20]
 80121e6:	4640      	mov	r0, r8
 80121e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80121ec:	3a30      	subs	r2, #48	; 0x30
 80121ee:	2a09      	cmp	r2, #9
 80121f0:	d903      	bls.n	80121fa <_vfiprintf_r+0x1ca>
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d0c3      	beq.n	801217e <_vfiprintf_r+0x14e>
 80121f6:	9105      	str	r1, [sp, #20]
 80121f8:	e7c1      	b.n	801217e <_vfiprintf_r+0x14e>
 80121fa:	fb05 2101 	mla	r1, r5, r1, r2
 80121fe:	2301      	movs	r3, #1
 8012200:	4680      	mov	r8, r0
 8012202:	e7f0      	b.n	80121e6 <_vfiprintf_r+0x1b6>
 8012204:	ab03      	add	r3, sp, #12
 8012206:	9300      	str	r3, [sp, #0]
 8012208:	4622      	mov	r2, r4
 801220a:	4b13      	ldr	r3, [pc, #76]	; (8012258 <_vfiprintf_r+0x228>)
 801220c:	a904      	add	r1, sp, #16
 801220e:	4630      	mov	r0, r6
 8012210:	f3af 8000 	nop.w
 8012214:	f1b0 3fff 	cmp.w	r0, #4294967295
 8012218:	4681      	mov	r9, r0
 801221a:	d1d5      	bne.n	80121c8 <_vfiprintf_r+0x198>
 801221c:	89a3      	ldrh	r3, [r4, #12]
 801221e:	065b      	lsls	r3, r3, #25
 8012220:	f53f af7e 	bmi.w	8012120 <_vfiprintf_r+0xf0>
 8012224:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012226:	e77d      	b.n	8012124 <_vfiprintf_r+0xf4>
 8012228:	ab03      	add	r3, sp, #12
 801222a:	9300      	str	r3, [sp, #0]
 801222c:	4622      	mov	r2, r4
 801222e:	4b0a      	ldr	r3, [pc, #40]	; (8012258 <_vfiprintf_r+0x228>)
 8012230:	a904      	add	r1, sp, #16
 8012232:	4630      	mov	r0, r6
 8012234:	f000 f888 	bl	8012348 <_printf_i>
 8012238:	e7ec      	b.n	8012214 <_vfiprintf_r+0x1e4>
 801223a:	bf00      	nop
 801223c:	08013da4 	.word	0x08013da4
 8012240:	08013dee 	.word	0x08013dee
 8012244:	08013dc4 	.word	0x08013dc4
 8012248:	08013d84 	.word	0x08013d84
 801224c:	08013df4 	.word	0x08013df4
 8012250:	08013df8 	.word	0x08013df8
 8012254:	00000000 	.word	0x00000000
 8012258:	0801200b 	.word	0x0801200b

0801225c <_printf_common>:
 801225c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012260:	4691      	mov	r9, r2
 8012262:	461f      	mov	r7, r3
 8012264:	688a      	ldr	r2, [r1, #8]
 8012266:	690b      	ldr	r3, [r1, #16]
 8012268:	4606      	mov	r6, r0
 801226a:	4293      	cmp	r3, r2
 801226c:	bfb8      	it	lt
 801226e:	4613      	movlt	r3, r2
 8012270:	f8c9 3000 	str.w	r3, [r9]
 8012274:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012278:	460c      	mov	r4, r1
 801227a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801227e:	b112      	cbz	r2, 8012286 <_printf_common+0x2a>
 8012280:	3301      	adds	r3, #1
 8012282:	f8c9 3000 	str.w	r3, [r9]
 8012286:	6823      	ldr	r3, [r4, #0]
 8012288:	0699      	lsls	r1, r3, #26
 801228a:	bf42      	ittt	mi
 801228c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8012290:	3302      	addmi	r3, #2
 8012292:	f8c9 3000 	strmi.w	r3, [r9]
 8012296:	6825      	ldr	r5, [r4, #0]
 8012298:	f015 0506 	ands.w	r5, r5, #6
 801229c:	d107      	bne.n	80122ae <_printf_common+0x52>
 801229e:	f104 0a19 	add.w	sl, r4, #25
 80122a2:	68e3      	ldr	r3, [r4, #12]
 80122a4:	f8d9 2000 	ldr.w	r2, [r9]
 80122a8:	1a9b      	subs	r3, r3, r2
 80122aa:	42ab      	cmp	r3, r5
 80122ac:	dc29      	bgt.n	8012302 <_printf_common+0xa6>
 80122ae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80122b2:	6822      	ldr	r2, [r4, #0]
 80122b4:	3300      	adds	r3, #0
 80122b6:	bf18      	it	ne
 80122b8:	2301      	movne	r3, #1
 80122ba:	0692      	lsls	r2, r2, #26
 80122bc:	d42e      	bmi.n	801231c <_printf_common+0xc0>
 80122be:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80122c2:	4639      	mov	r1, r7
 80122c4:	4630      	mov	r0, r6
 80122c6:	47c0      	blx	r8
 80122c8:	3001      	adds	r0, #1
 80122ca:	d021      	beq.n	8012310 <_printf_common+0xb4>
 80122cc:	6823      	ldr	r3, [r4, #0]
 80122ce:	68e5      	ldr	r5, [r4, #12]
 80122d0:	f003 0306 	and.w	r3, r3, #6
 80122d4:	2b04      	cmp	r3, #4
 80122d6:	bf18      	it	ne
 80122d8:	2500      	movne	r5, #0
 80122da:	f8d9 2000 	ldr.w	r2, [r9]
 80122de:	f04f 0900 	mov.w	r9, #0
 80122e2:	bf08      	it	eq
 80122e4:	1aad      	subeq	r5, r5, r2
 80122e6:	68a3      	ldr	r3, [r4, #8]
 80122e8:	6922      	ldr	r2, [r4, #16]
 80122ea:	bf08      	it	eq
 80122ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80122f0:	4293      	cmp	r3, r2
 80122f2:	bfc4      	itt	gt
 80122f4:	1a9b      	subgt	r3, r3, r2
 80122f6:	18ed      	addgt	r5, r5, r3
 80122f8:	341a      	adds	r4, #26
 80122fa:	454d      	cmp	r5, r9
 80122fc:	d11a      	bne.n	8012334 <_printf_common+0xd8>
 80122fe:	2000      	movs	r0, #0
 8012300:	e008      	b.n	8012314 <_printf_common+0xb8>
 8012302:	2301      	movs	r3, #1
 8012304:	4652      	mov	r2, sl
 8012306:	4639      	mov	r1, r7
 8012308:	4630      	mov	r0, r6
 801230a:	47c0      	blx	r8
 801230c:	3001      	adds	r0, #1
 801230e:	d103      	bne.n	8012318 <_printf_common+0xbc>
 8012310:	f04f 30ff 	mov.w	r0, #4294967295
 8012314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012318:	3501      	adds	r5, #1
 801231a:	e7c2      	b.n	80122a2 <_printf_common+0x46>
 801231c:	2030      	movs	r0, #48	; 0x30
 801231e:	18e1      	adds	r1, r4, r3
 8012320:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012324:	1c5a      	adds	r2, r3, #1
 8012326:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801232a:	4422      	add	r2, r4
 801232c:	3302      	adds	r3, #2
 801232e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012332:	e7c4      	b.n	80122be <_printf_common+0x62>
 8012334:	2301      	movs	r3, #1
 8012336:	4622      	mov	r2, r4
 8012338:	4639      	mov	r1, r7
 801233a:	4630      	mov	r0, r6
 801233c:	47c0      	blx	r8
 801233e:	3001      	adds	r0, #1
 8012340:	d0e6      	beq.n	8012310 <_printf_common+0xb4>
 8012342:	f109 0901 	add.w	r9, r9, #1
 8012346:	e7d8      	b.n	80122fa <_printf_common+0x9e>

08012348 <_printf_i>:
 8012348:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801234c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8012350:	460c      	mov	r4, r1
 8012352:	7e09      	ldrb	r1, [r1, #24]
 8012354:	b085      	sub	sp, #20
 8012356:	296e      	cmp	r1, #110	; 0x6e
 8012358:	4617      	mov	r7, r2
 801235a:	4606      	mov	r6, r0
 801235c:	4698      	mov	r8, r3
 801235e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012360:	f000 80b3 	beq.w	80124ca <_printf_i+0x182>
 8012364:	d822      	bhi.n	80123ac <_printf_i+0x64>
 8012366:	2963      	cmp	r1, #99	; 0x63
 8012368:	d036      	beq.n	80123d8 <_printf_i+0x90>
 801236a:	d80a      	bhi.n	8012382 <_printf_i+0x3a>
 801236c:	2900      	cmp	r1, #0
 801236e:	f000 80b9 	beq.w	80124e4 <_printf_i+0x19c>
 8012372:	2958      	cmp	r1, #88	; 0x58
 8012374:	f000 8083 	beq.w	801247e <_printf_i+0x136>
 8012378:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801237c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8012380:	e032      	b.n	80123e8 <_printf_i+0xa0>
 8012382:	2964      	cmp	r1, #100	; 0x64
 8012384:	d001      	beq.n	801238a <_printf_i+0x42>
 8012386:	2969      	cmp	r1, #105	; 0x69
 8012388:	d1f6      	bne.n	8012378 <_printf_i+0x30>
 801238a:	6820      	ldr	r0, [r4, #0]
 801238c:	6813      	ldr	r3, [r2, #0]
 801238e:	0605      	lsls	r5, r0, #24
 8012390:	f103 0104 	add.w	r1, r3, #4
 8012394:	d52a      	bpl.n	80123ec <_printf_i+0xa4>
 8012396:	681b      	ldr	r3, [r3, #0]
 8012398:	6011      	str	r1, [r2, #0]
 801239a:	2b00      	cmp	r3, #0
 801239c:	da03      	bge.n	80123a6 <_printf_i+0x5e>
 801239e:	222d      	movs	r2, #45	; 0x2d
 80123a0:	425b      	negs	r3, r3
 80123a2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80123a6:	486f      	ldr	r0, [pc, #444]	; (8012564 <_printf_i+0x21c>)
 80123a8:	220a      	movs	r2, #10
 80123aa:	e039      	b.n	8012420 <_printf_i+0xd8>
 80123ac:	2973      	cmp	r1, #115	; 0x73
 80123ae:	f000 809d 	beq.w	80124ec <_printf_i+0x1a4>
 80123b2:	d808      	bhi.n	80123c6 <_printf_i+0x7e>
 80123b4:	296f      	cmp	r1, #111	; 0x6f
 80123b6:	d020      	beq.n	80123fa <_printf_i+0xb2>
 80123b8:	2970      	cmp	r1, #112	; 0x70
 80123ba:	d1dd      	bne.n	8012378 <_printf_i+0x30>
 80123bc:	6823      	ldr	r3, [r4, #0]
 80123be:	f043 0320 	orr.w	r3, r3, #32
 80123c2:	6023      	str	r3, [r4, #0]
 80123c4:	e003      	b.n	80123ce <_printf_i+0x86>
 80123c6:	2975      	cmp	r1, #117	; 0x75
 80123c8:	d017      	beq.n	80123fa <_printf_i+0xb2>
 80123ca:	2978      	cmp	r1, #120	; 0x78
 80123cc:	d1d4      	bne.n	8012378 <_printf_i+0x30>
 80123ce:	2378      	movs	r3, #120	; 0x78
 80123d0:	4865      	ldr	r0, [pc, #404]	; (8012568 <_printf_i+0x220>)
 80123d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80123d6:	e055      	b.n	8012484 <_printf_i+0x13c>
 80123d8:	6813      	ldr	r3, [r2, #0]
 80123da:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80123de:	1d19      	adds	r1, r3, #4
 80123e0:	681b      	ldr	r3, [r3, #0]
 80123e2:	6011      	str	r1, [r2, #0]
 80123e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80123e8:	2301      	movs	r3, #1
 80123ea:	e08c      	b.n	8012506 <_printf_i+0x1be>
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	f010 0f40 	tst.w	r0, #64	; 0x40
 80123f2:	6011      	str	r1, [r2, #0]
 80123f4:	bf18      	it	ne
 80123f6:	b21b      	sxthne	r3, r3
 80123f8:	e7cf      	b.n	801239a <_printf_i+0x52>
 80123fa:	6813      	ldr	r3, [r2, #0]
 80123fc:	6825      	ldr	r5, [r4, #0]
 80123fe:	1d18      	adds	r0, r3, #4
 8012400:	6010      	str	r0, [r2, #0]
 8012402:	0628      	lsls	r0, r5, #24
 8012404:	d501      	bpl.n	801240a <_printf_i+0xc2>
 8012406:	681b      	ldr	r3, [r3, #0]
 8012408:	e002      	b.n	8012410 <_printf_i+0xc8>
 801240a:	0668      	lsls	r0, r5, #25
 801240c:	d5fb      	bpl.n	8012406 <_printf_i+0xbe>
 801240e:	881b      	ldrh	r3, [r3, #0]
 8012410:	296f      	cmp	r1, #111	; 0x6f
 8012412:	bf14      	ite	ne
 8012414:	220a      	movne	r2, #10
 8012416:	2208      	moveq	r2, #8
 8012418:	4852      	ldr	r0, [pc, #328]	; (8012564 <_printf_i+0x21c>)
 801241a:	2100      	movs	r1, #0
 801241c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012420:	6865      	ldr	r5, [r4, #4]
 8012422:	2d00      	cmp	r5, #0
 8012424:	60a5      	str	r5, [r4, #8]
 8012426:	f2c0 8095 	blt.w	8012554 <_printf_i+0x20c>
 801242a:	6821      	ldr	r1, [r4, #0]
 801242c:	f021 0104 	bic.w	r1, r1, #4
 8012430:	6021      	str	r1, [r4, #0]
 8012432:	2b00      	cmp	r3, #0
 8012434:	d13d      	bne.n	80124b2 <_printf_i+0x16a>
 8012436:	2d00      	cmp	r5, #0
 8012438:	f040 808e 	bne.w	8012558 <_printf_i+0x210>
 801243c:	4665      	mov	r5, ip
 801243e:	2a08      	cmp	r2, #8
 8012440:	d10b      	bne.n	801245a <_printf_i+0x112>
 8012442:	6823      	ldr	r3, [r4, #0]
 8012444:	07db      	lsls	r3, r3, #31
 8012446:	d508      	bpl.n	801245a <_printf_i+0x112>
 8012448:	6923      	ldr	r3, [r4, #16]
 801244a:	6862      	ldr	r2, [r4, #4]
 801244c:	429a      	cmp	r2, r3
 801244e:	bfde      	ittt	le
 8012450:	2330      	movle	r3, #48	; 0x30
 8012452:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012456:	f105 35ff 	addle.w	r5, r5, #4294967295
 801245a:	ebac 0305 	sub.w	r3, ip, r5
 801245e:	6123      	str	r3, [r4, #16]
 8012460:	f8cd 8000 	str.w	r8, [sp]
 8012464:	463b      	mov	r3, r7
 8012466:	aa03      	add	r2, sp, #12
 8012468:	4621      	mov	r1, r4
 801246a:	4630      	mov	r0, r6
 801246c:	f7ff fef6 	bl	801225c <_printf_common>
 8012470:	3001      	adds	r0, #1
 8012472:	d14d      	bne.n	8012510 <_printf_i+0x1c8>
 8012474:	f04f 30ff 	mov.w	r0, #4294967295
 8012478:	b005      	add	sp, #20
 801247a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801247e:	4839      	ldr	r0, [pc, #228]	; (8012564 <_printf_i+0x21c>)
 8012480:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8012484:	6813      	ldr	r3, [r2, #0]
 8012486:	6821      	ldr	r1, [r4, #0]
 8012488:	1d1d      	adds	r5, r3, #4
 801248a:	681b      	ldr	r3, [r3, #0]
 801248c:	6015      	str	r5, [r2, #0]
 801248e:	060a      	lsls	r2, r1, #24
 8012490:	d50b      	bpl.n	80124aa <_printf_i+0x162>
 8012492:	07ca      	lsls	r2, r1, #31
 8012494:	bf44      	itt	mi
 8012496:	f041 0120 	orrmi.w	r1, r1, #32
 801249a:	6021      	strmi	r1, [r4, #0]
 801249c:	b91b      	cbnz	r3, 80124a6 <_printf_i+0x15e>
 801249e:	6822      	ldr	r2, [r4, #0]
 80124a0:	f022 0220 	bic.w	r2, r2, #32
 80124a4:	6022      	str	r2, [r4, #0]
 80124a6:	2210      	movs	r2, #16
 80124a8:	e7b7      	b.n	801241a <_printf_i+0xd2>
 80124aa:	064d      	lsls	r5, r1, #25
 80124ac:	bf48      	it	mi
 80124ae:	b29b      	uxthmi	r3, r3
 80124b0:	e7ef      	b.n	8012492 <_printf_i+0x14a>
 80124b2:	4665      	mov	r5, ip
 80124b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80124b8:	fb02 3311 	mls	r3, r2, r1, r3
 80124bc:	5cc3      	ldrb	r3, [r0, r3]
 80124be:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80124c2:	460b      	mov	r3, r1
 80124c4:	2900      	cmp	r1, #0
 80124c6:	d1f5      	bne.n	80124b4 <_printf_i+0x16c>
 80124c8:	e7b9      	b.n	801243e <_printf_i+0xf6>
 80124ca:	6813      	ldr	r3, [r2, #0]
 80124cc:	6825      	ldr	r5, [r4, #0]
 80124ce:	1d18      	adds	r0, r3, #4
 80124d0:	6961      	ldr	r1, [r4, #20]
 80124d2:	6010      	str	r0, [r2, #0]
 80124d4:	0628      	lsls	r0, r5, #24
 80124d6:	681b      	ldr	r3, [r3, #0]
 80124d8:	d501      	bpl.n	80124de <_printf_i+0x196>
 80124da:	6019      	str	r1, [r3, #0]
 80124dc:	e002      	b.n	80124e4 <_printf_i+0x19c>
 80124de:	066a      	lsls	r2, r5, #25
 80124e0:	d5fb      	bpl.n	80124da <_printf_i+0x192>
 80124e2:	8019      	strh	r1, [r3, #0]
 80124e4:	2300      	movs	r3, #0
 80124e6:	4665      	mov	r5, ip
 80124e8:	6123      	str	r3, [r4, #16]
 80124ea:	e7b9      	b.n	8012460 <_printf_i+0x118>
 80124ec:	6813      	ldr	r3, [r2, #0]
 80124ee:	1d19      	adds	r1, r3, #4
 80124f0:	6011      	str	r1, [r2, #0]
 80124f2:	681d      	ldr	r5, [r3, #0]
 80124f4:	6862      	ldr	r2, [r4, #4]
 80124f6:	2100      	movs	r1, #0
 80124f8:	4628      	mov	r0, r5
 80124fa:	f000 fa91 	bl	8012a20 <memchr>
 80124fe:	b108      	cbz	r0, 8012504 <_printf_i+0x1bc>
 8012500:	1b40      	subs	r0, r0, r5
 8012502:	6060      	str	r0, [r4, #4]
 8012504:	6863      	ldr	r3, [r4, #4]
 8012506:	6123      	str	r3, [r4, #16]
 8012508:	2300      	movs	r3, #0
 801250a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801250e:	e7a7      	b.n	8012460 <_printf_i+0x118>
 8012510:	6923      	ldr	r3, [r4, #16]
 8012512:	462a      	mov	r2, r5
 8012514:	4639      	mov	r1, r7
 8012516:	4630      	mov	r0, r6
 8012518:	47c0      	blx	r8
 801251a:	3001      	adds	r0, #1
 801251c:	d0aa      	beq.n	8012474 <_printf_i+0x12c>
 801251e:	6823      	ldr	r3, [r4, #0]
 8012520:	079b      	lsls	r3, r3, #30
 8012522:	d413      	bmi.n	801254c <_printf_i+0x204>
 8012524:	68e0      	ldr	r0, [r4, #12]
 8012526:	9b03      	ldr	r3, [sp, #12]
 8012528:	4298      	cmp	r0, r3
 801252a:	bfb8      	it	lt
 801252c:	4618      	movlt	r0, r3
 801252e:	e7a3      	b.n	8012478 <_printf_i+0x130>
 8012530:	2301      	movs	r3, #1
 8012532:	464a      	mov	r2, r9
 8012534:	4639      	mov	r1, r7
 8012536:	4630      	mov	r0, r6
 8012538:	47c0      	blx	r8
 801253a:	3001      	adds	r0, #1
 801253c:	d09a      	beq.n	8012474 <_printf_i+0x12c>
 801253e:	3501      	adds	r5, #1
 8012540:	68e3      	ldr	r3, [r4, #12]
 8012542:	9a03      	ldr	r2, [sp, #12]
 8012544:	1a9b      	subs	r3, r3, r2
 8012546:	42ab      	cmp	r3, r5
 8012548:	dcf2      	bgt.n	8012530 <_printf_i+0x1e8>
 801254a:	e7eb      	b.n	8012524 <_printf_i+0x1dc>
 801254c:	2500      	movs	r5, #0
 801254e:	f104 0919 	add.w	r9, r4, #25
 8012552:	e7f5      	b.n	8012540 <_printf_i+0x1f8>
 8012554:	2b00      	cmp	r3, #0
 8012556:	d1ac      	bne.n	80124b2 <_printf_i+0x16a>
 8012558:	7803      	ldrb	r3, [r0, #0]
 801255a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801255e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012562:	e76c      	b.n	801243e <_printf_i+0xf6>
 8012564:	08013dff 	.word	0x08013dff
 8012568:	08013e10 	.word	0x08013e10

0801256c <__sread>:
 801256c:	b510      	push	{r4, lr}
 801256e:	460c      	mov	r4, r1
 8012570:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012574:	f000 faa2 	bl	8012abc <_read_r>
 8012578:	2800      	cmp	r0, #0
 801257a:	bfab      	itete	ge
 801257c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801257e:	89a3      	ldrhlt	r3, [r4, #12]
 8012580:	181b      	addge	r3, r3, r0
 8012582:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012586:	bfac      	ite	ge
 8012588:	6563      	strge	r3, [r4, #84]	; 0x54
 801258a:	81a3      	strhlt	r3, [r4, #12]
 801258c:	bd10      	pop	{r4, pc}

0801258e <__swrite>:
 801258e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012592:	461f      	mov	r7, r3
 8012594:	898b      	ldrh	r3, [r1, #12]
 8012596:	4605      	mov	r5, r0
 8012598:	05db      	lsls	r3, r3, #23
 801259a:	460c      	mov	r4, r1
 801259c:	4616      	mov	r6, r2
 801259e:	d505      	bpl.n	80125ac <__swrite+0x1e>
 80125a0:	2302      	movs	r3, #2
 80125a2:	2200      	movs	r2, #0
 80125a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125a8:	f000 f9c4 	bl	8012934 <_lseek_r>
 80125ac:	89a3      	ldrh	r3, [r4, #12]
 80125ae:	4632      	mov	r2, r6
 80125b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80125b4:	81a3      	strh	r3, [r4, #12]
 80125b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80125ba:	463b      	mov	r3, r7
 80125bc:	4628      	mov	r0, r5
 80125be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80125c2:	f000 b877 	b.w	80126b4 <_write_r>

080125c6 <__sseek>:
 80125c6:	b510      	push	{r4, lr}
 80125c8:	460c      	mov	r4, r1
 80125ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125ce:	f000 f9b1 	bl	8012934 <_lseek_r>
 80125d2:	1c43      	adds	r3, r0, #1
 80125d4:	89a3      	ldrh	r3, [r4, #12]
 80125d6:	bf15      	itete	ne
 80125d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80125da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80125de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80125e2:	81a3      	strheq	r3, [r4, #12]
 80125e4:	bf18      	it	ne
 80125e6:	81a3      	strhne	r3, [r4, #12]
 80125e8:	bd10      	pop	{r4, pc}

080125ea <__sclose>:
 80125ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125ee:	f000 b8e1 	b.w	80127b4 <_close_r>
	...

080125f4 <__swbuf_r>:
 80125f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125f6:	460e      	mov	r6, r1
 80125f8:	4614      	mov	r4, r2
 80125fa:	4605      	mov	r5, r0
 80125fc:	b118      	cbz	r0, 8012606 <__swbuf_r+0x12>
 80125fe:	6983      	ldr	r3, [r0, #24]
 8012600:	b90b      	cbnz	r3, 8012606 <__swbuf_r+0x12>
 8012602:	f7ff faf9 	bl	8011bf8 <__sinit>
 8012606:	4b21      	ldr	r3, [pc, #132]	; (801268c <__swbuf_r+0x98>)
 8012608:	429c      	cmp	r4, r3
 801260a:	d12a      	bne.n	8012662 <__swbuf_r+0x6e>
 801260c:	686c      	ldr	r4, [r5, #4]
 801260e:	69a3      	ldr	r3, [r4, #24]
 8012610:	60a3      	str	r3, [r4, #8]
 8012612:	89a3      	ldrh	r3, [r4, #12]
 8012614:	071a      	lsls	r2, r3, #28
 8012616:	d52e      	bpl.n	8012676 <__swbuf_r+0x82>
 8012618:	6923      	ldr	r3, [r4, #16]
 801261a:	b363      	cbz	r3, 8012676 <__swbuf_r+0x82>
 801261c:	6923      	ldr	r3, [r4, #16]
 801261e:	6820      	ldr	r0, [r4, #0]
 8012620:	b2f6      	uxtb	r6, r6
 8012622:	1ac0      	subs	r0, r0, r3
 8012624:	6963      	ldr	r3, [r4, #20]
 8012626:	4637      	mov	r7, r6
 8012628:	4283      	cmp	r3, r0
 801262a:	dc04      	bgt.n	8012636 <__swbuf_r+0x42>
 801262c:	4621      	mov	r1, r4
 801262e:	4628      	mov	r0, r5
 8012630:	f000 f956 	bl	80128e0 <_fflush_r>
 8012634:	bb28      	cbnz	r0, 8012682 <__swbuf_r+0x8e>
 8012636:	68a3      	ldr	r3, [r4, #8]
 8012638:	3001      	adds	r0, #1
 801263a:	3b01      	subs	r3, #1
 801263c:	60a3      	str	r3, [r4, #8]
 801263e:	6823      	ldr	r3, [r4, #0]
 8012640:	1c5a      	adds	r2, r3, #1
 8012642:	6022      	str	r2, [r4, #0]
 8012644:	701e      	strb	r6, [r3, #0]
 8012646:	6963      	ldr	r3, [r4, #20]
 8012648:	4283      	cmp	r3, r0
 801264a:	d004      	beq.n	8012656 <__swbuf_r+0x62>
 801264c:	89a3      	ldrh	r3, [r4, #12]
 801264e:	07db      	lsls	r3, r3, #31
 8012650:	d519      	bpl.n	8012686 <__swbuf_r+0x92>
 8012652:	2e0a      	cmp	r6, #10
 8012654:	d117      	bne.n	8012686 <__swbuf_r+0x92>
 8012656:	4621      	mov	r1, r4
 8012658:	4628      	mov	r0, r5
 801265a:	f000 f941 	bl	80128e0 <_fflush_r>
 801265e:	b190      	cbz	r0, 8012686 <__swbuf_r+0x92>
 8012660:	e00f      	b.n	8012682 <__swbuf_r+0x8e>
 8012662:	4b0b      	ldr	r3, [pc, #44]	; (8012690 <__swbuf_r+0x9c>)
 8012664:	429c      	cmp	r4, r3
 8012666:	d101      	bne.n	801266c <__swbuf_r+0x78>
 8012668:	68ac      	ldr	r4, [r5, #8]
 801266a:	e7d0      	b.n	801260e <__swbuf_r+0x1a>
 801266c:	4b09      	ldr	r3, [pc, #36]	; (8012694 <__swbuf_r+0xa0>)
 801266e:	429c      	cmp	r4, r3
 8012670:	bf08      	it	eq
 8012672:	68ec      	ldreq	r4, [r5, #12]
 8012674:	e7cb      	b.n	801260e <__swbuf_r+0x1a>
 8012676:	4621      	mov	r1, r4
 8012678:	4628      	mov	r0, r5
 801267a:	f000 f82d 	bl	80126d8 <__swsetup_r>
 801267e:	2800      	cmp	r0, #0
 8012680:	d0cc      	beq.n	801261c <__swbuf_r+0x28>
 8012682:	f04f 37ff 	mov.w	r7, #4294967295
 8012686:	4638      	mov	r0, r7
 8012688:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801268a:	bf00      	nop
 801268c:	08013da4 	.word	0x08013da4
 8012690:	08013dc4 	.word	0x08013dc4
 8012694:	08013d84 	.word	0x08013d84

08012698 <__ascii_wctomb>:
 8012698:	b149      	cbz	r1, 80126ae <__ascii_wctomb+0x16>
 801269a:	2aff      	cmp	r2, #255	; 0xff
 801269c:	bf8b      	itete	hi
 801269e:	238a      	movhi	r3, #138	; 0x8a
 80126a0:	700a      	strbls	r2, [r1, #0]
 80126a2:	6003      	strhi	r3, [r0, #0]
 80126a4:	2001      	movls	r0, #1
 80126a6:	bf88      	it	hi
 80126a8:	f04f 30ff 	movhi.w	r0, #4294967295
 80126ac:	4770      	bx	lr
 80126ae:	4608      	mov	r0, r1
 80126b0:	4770      	bx	lr
	...

080126b4 <_write_r>:
 80126b4:	b538      	push	{r3, r4, r5, lr}
 80126b6:	4605      	mov	r5, r0
 80126b8:	4608      	mov	r0, r1
 80126ba:	4611      	mov	r1, r2
 80126bc:	2200      	movs	r2, #0
 80126be:	4c05      	ldr	r4, [pc, #20]	; (80126d4 <_write_r+0x20>)
 80126c0:	6022      	str	r2, [r4, #0]
 80126c2:	461a      	mov	r2, r3
 80126c4:	f7ef f8a7 	bl	8001816 <_write>
 80126c8:	1c43      	adds	r3, r0, #1
 80126ca:	d102      	bne.n	80126d2 <_write_r+0x1e>
 80126cc:	6823      	ldr	r3, [r4, #0]
 80126ce:	b103      	cbz	r3, 80126d2 <_write_r+0x1e>
 80126d0:	602b      	str	r3, [r5, #0]
 80126d2:	bd38      	pop	{r3, r4, r5, pc}
 80126d4:	20007be8 	.word	0x20007be8

080126d8 <__swsetup_r>:
 80126d8:	4b32      	ldr	r3, [pc, #200]	; (80127a4 <__swsetup_r+0xcc>)
 80126da:	b570      	push	{r4, r5, r6, lr}
 80126dc:	681d      	ldr	r5, [r3, #0]
 80126de:	4606      	mov	r6, r0
 80126e0:	460c      	mov	r4, r1
 80126e2:	b125      	cbz	r5, 80126ee <__swsetup_r+0x16>
 80126e4:	69ab      	ldr	r3, [r5, #24]
 80126e6:	b913      	cbnz	r3, 80126ee <__swsetup_r+0x16>
 80126e8:	4628      	mov	r0, r5
 80126ea:	f7ff fa85 	bl	8011bf8 <__sinit>
 80126ee:	4b2e      	ldr	r3, [pc, #184]	; (80127a8 <__swsetup_r+0xd0>)
 80126f0:	429c      	cmp	r4, r3
 80126f2:	d10f      	bne.n	8012714 <__swsetup_r+0x3c>
 80126f4:	686c      	ldr	r4, [r5, #4]
 80126f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80126fa:	b29a      	uxth	r2, r3
 80126fc:	0715      	lsls	r5, r2, #28
 80126fe:	d42c      	bmi.n	801275a <__swsetup_r+0x82>
 8012700:	06d0      	lsls	r0, r2, #27
 8012702:	d411      	bmi.n	8012728 <__swsetup_r+0x50>
 8012704:	2209      	movs	r2, #9
 8012706:	6032      	str	r2, [r6, #0]
 8012708:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801270c:	81a3      	strh	r3, [r4, #12]
 801270e:	f04f 30ff 	mov.w	r0, #4294967295
 8012712:	e03e      	b.n	8012792 <__swsetup_r+0xba>
 8012714:	4b25      	ldr	r3, [pc, #148]	; (80127ac <__swsetup_r+0xd4>)
 8012716:	429c      	cmp	r4, r3
 8012718:	d101      	bne.n	801271e <__swsetup_r+0x46>
 801271a:	68ac      	ldr	r4, [r5, #8]
 801271c:	e7eb      	b.n	80126f6 <__swsetup_r+0x1e>
 801271e:	4b24      	ldr	r3, [pc, #144]	; (80127b0 <__swsetup_r+0xd8>)
 8012720:	429c      	cmp	r4, r3
 8012722:	bf08      	it	eq
 8012724:	68ec      	ldreq	r4, [r5, #12]
 8012726:	e7e6      	b.n	80126f6 <__swsetup_r+0x1e>
 8012728:	0751      	lsls	r1, r2, #29
 801272a:	d512      	bpl.n	8012752 <__swsetup_r+0x7a>
 801272c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801272e:	b141      	cbz	r1, 8012742 <__swsetup_r+0x6a>
 8012730:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012734:	4299      	cmp	r1, r3
 8012736:	d002      	beq.n	801273e <__swsetup_r+0x66>
 8012738:	4630      	mov	r0, r6
 801273a:	f7ff f89d 	bl	8011878 <_free_r>
 801273e:	2300      	movs	r3, #0
 8012740:	6363      	str	r3, [r4, #52]	; 0x34
 8012742:	89a3      	ldrh	r3, [r4, #12]
 8012744:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012748:	81a3      	strh	r3, [r4, #12]
 801274a:	2300      	movs	r3, #0
 801274c:	6063      	str	r3, [r4, #4]
 801274e:	6923      	ldr	r3, [r4, #16]
 8012750:	6023      	str	r3, [r4, #0]
 8012752:	89a3      	ldrh	r3, [r4, #12]
 8012754:	f043 0308 	orr.w	r3, r3, #8
 8012758:	81a3      	strh	r3, [r4, #12]
 801275a:	6923      	ldr	r3, [r4, #16]
 801275c:	b94b      	cbnz	r3, 8012772 <__swsetup_r+0x9a>
 801275e:	89a3      	ldrh	r3, [r4, #12]
 8012760:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012764:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012768:	d003      	beq.n	8012772 <__swsetup_r+0x9a>
 801276a:	4621      	mov	r1, r4
 801276c:	4630      	mov	r0, r6
 801276e:	f000 f917 	bl	80129a0 <__smakebuf_r>
 8012772:	89a2      	ldrh	r2, [r4, #12]
 8012774:	f012 0301 	ands.w	r3, r2, #1
 8012778:	d00c      	beq.n	8012794 <__swsetup_r+0xbc>
 801277a:	2300      	movs	r3, #0
 801277c:	60a3      	str	r3, [r4, #8]
 801277e:	6963      	ldr	r3, [r4, #20]
 8012780:	425b      	negs	r3, r3
 8012782:	61a3      	str	r3, [r4, #24]
 8012784:	6923      	ldr	r3, [r4, #16]
 8012786:	b953      	cbnz	r3, 801279e <__swsetup_r+0xc6>
 8012788:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801278c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8012790:	d1ba      	bne.n	8012708 <__swsetup_r+0x30>
 8012792:	bd70      	pop	{r4, r5, r6, pc}
 8012794:	0792      	lsls	r2, r2, #30
 8012796:	bf58      	it	pl
 8012798:	6963      	ldrpl	r3, [r4, #20]
 801279a:	60a3      	str	r3, [r4, #8]
 801279c:	e7f2      	b.n	8012784 <__swsetup_r+0xac>
 801279e:	2000      	movs	r0, #0
 80127a0:	e7f7      	b.n	8012792 <__swsetup_r+0xba>
 80127a2:	bf00      	nop
 80127a4:	20000208 	.word	0x20000208
 80127a8:	08013da4 	.word	0x08013da4
 80127ac:	08013dc4 	.word	0x08013dc4
 80127b0:	08013d84 	.word	0x08013d84

080127b4 <_close_r>:
 80127b4:	b538      	push	{r3, r4, r5, lr}
 80127b6:	2300      	movs	r3, #0
 80127b8:	4c05      	ldr	r4, [pc, #20]	; (80127d0 <_close_r+0x1c>)
 80127ba:	4605      	mov	r5, r0
 80127bc:	4608      	mov	r0, r1
 80127be:	6023      	str	r3, [r4, #0]
 80127c0:	f7ef f845 	bl	800184e <_close>
 80127c4:	1c43      	adds	r3, r0, #1
 80127c6:	d102      	bne.n	80127ce <_close_r+0x1a>
 80127c8:	6823      	ldr	r3, [r4, #0]
 80127ca:	b103      	cbz	r3, 80127ce <_close_r+0x1a>
 80127cc:	602b      	str	r3, [r5, #0]
 80127ce:	bd38      	pop	{r3, r4, r5, pc}
 80127d0:	20007be8 	.word	0x20007be8

080127d4 <__sflush_r>:
 80127d4:	898a      	ldrh	r2, [r1, #12]
 80127d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80127da:	4605      	mov	r5, r0
 80127dc:	0710      	lsls	r0, r2, #28
 80127de:	460c      	mov	r4, r1
 80127e0:	d458      	bmi.n	8012894 <__sflush_r+0xc0>
 80127e2:	684b      	ldr	r3, [r1, #4]
 80127e4:	2b00      	cmp	r3, #0
 80127e6:	dc05      	bgt.n	80127f4 <__sflush_r+0x20>
 80127e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	dc02      	bgt.n	80127f4 <__sflush_r+0x20>
 80127ee:	2000      	movs	r0, #0
 80127f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80127f6:	2e00      	cmp	r6, #0
 80127f8:	d0f9      	beq.n	80127ee <__sflush_r+0x1a>
 80127fa:	2300      	movs	r3, #0
 80127fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012800:	682f      	ldr	r7, [r5, #0]
 8012802:	6a21      	ldr	r1, [r4, #32]
 8012804:	602b      	str	r3, [r5, #0]
 8012806:	d032      	beq.n	801286e <__sflush_r+0x9a>
 8012808:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801280a:	89a3      	ldrh	r3, [r4, #12]
 801280c:	075a      	lsls	r2, r3, #29
 801280e:	d505      	bpl.n	801281c <__sflush_r+0x48>
 8012810:	6863      	ldr	r3, [r4, #4]
 8012812:	1ac0      	subs	r0, r0, r3
 8012814:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012816:	b10b      	cbz	r3, 801281c <__sflush_r+0x48>
 8012818:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801281a:	1ac0      	subs	r0, r0, r3
 801281c:	2300      	movs	r3, #0
 801281e:	4602      	mov	r2, r0
 8012820:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012822:	6a21      	ldr	r1, [r4, #32]
 8012824:	4628      	mov	r0, r5
 8012826:	47b0      	blx	r6
 8012828:	1c43      	adds	r3, r0, #1
 801282a:	89a3      	ldrh	r3, [r4, #12]
 801282c:	d106      	bne.n	801283c <__sflush_r+0x68>
 801282e:	6829      	ldr	r1, [r5, #0]
 8012830:	291d      	cmp	r1, #29
 8012832:	d848      	bhi.n	80128c6 <__sflush_r+0xf2>
 8012834:	4a29      	ldr	r2, [pc, #164]	; (80128dc <__sflush_r+0x108>)
 8012836:	40ca      	lsrs	r2, r1
 8012838:	07d6      	lsls	r6, r2, #31
 801283a:	d544      	bpl.n	80128c6 <__sflush_r+0xf2>
 801283c:	2200      	movs	r2, #0
 801283e:	6062      	str	r2, [r4, #4]
 8012840:	6922      	ldr	r2, [r4, #16]
 8012842:	04d9      	lsls	r1, r3, #19
 8012844:	6022      	str	r2, [r4, #0]
 8012846:	d504      	bpl.n	8012852 <__sflush_r+0x7e>
 8012848:	1c42      	adds	r2, r0, #1
 801284a:	d101      	bne.n	8012850 <__sflush_r+0x7c>
 801284c:	682b      	ldr	r3, [r5, #0]
 801284e:	b903      	cbnz	r3, 8012852 <__sflush_r+0x7e>
 8012850:	6560      	str	r0, [r4, #84]	; 0x54
 8012852:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012854:	602f      	str	r7, [r5, #0]
 8012856:	2900      	cmp	r1, #0
 8012858:	d0c9      	beq.n	80127ee <__sflush_r+0x1a>
 801285a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801285e:	4299      	cmp	r1, r3
 8012860:	d002      	beq.n	8012868 <__sflush_r+0x94>
 8012862:	4628      	mov	r0, r5
 8012864:	f7ff f808 	bl	8011878 <_free_r>
 8012868:	2000      	movs	r0, #0
 801286a:	6360      	str	r0, [r4, #52]	; 0x34
 801286c:	e7c0      	b.n	80127f0 <__sflush_r+0x1c>
 801286e:	2301      	movs	r3, #1
 8012870:	4628      	mov	r0, r5
 8012872:	47b0      	blx	r6
 8012874:	1c41      	adds	r1, r0, #1
 8012876:	d1c8      	bne.n	801280a <__sflush_r+0x36>
 8012878:	682b      	ldr	r3, [r5, #0]
 801287a:	2b00      	cmp	r3, #0
 801287c:	d0c5      	beq.n	801280a <__sflush_r+0x36>
 801287e:	2b1d      	cmp	r3, #29
 8012880:	d001      	beq.n	8012886 <__sflush_r+0xb2>
 8012882:	2b16      	cmp	r3, #22
 8012884:	d101      	bne.n	801288a <__sflush_r+0xb6>
 8012886:	602f      	str	r7, [r5, #0]
 8012888:	e7b1      	b.n	80127ee <__sflush_r+0x1a>
 801288a:	89a3      	ldrh	r3, [r4, #12]
 801288c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012890:	81a3      	strh	r3, [r4, #12]
 8012892:	e7ad      	b.n	80127f0 <__sflush_r+0x1c>
 8012894:	690f      	ldr	r7, [r1, #16]
 8012896:	2f00      	cmp	r7, #0
 8012898:	d0a9      	beq.n	80127ee <__sflush_r+0x1a>
 801289a:	0793      	lsls	r3, r2, #30
 801289c:	bf18      	it	ne
 801289e:	2300      	movne	r3, #0
 80128a0:	680e      	ldr	r6, [r1, #0]
 80128a2:	bf08      	it	eq
 80128a4:	694b      	ldreq	r3, [r1, #20]
 80128a6:	eba6 0807 	sub.w	r8, r6, r7
 80128aa:	600f      	str	r7, [r1, #0]
 80128ac:	608b      	str	r3, [r1, #8]
 80128ae:	f1b8 0f00 	cmp.w	r8, #0
 80128b2:	dd9c      	ble.n	80127ee <__sflush_r+0x1a>
 80128b4:	4643      	mov	r3, r8
 80128b6:	463a      	mov	r2, r7
 80128b8:	6a21      	ldr	r1, [r4, #32]
 80128ba:	4628      	mov	r0, r5
 80128bc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80128be:	47b0      	blx	r6
 80128c0:	2800      	cmp	r0, #0
 80128c2:	dc06      	bgt.n	80128d2 <__sflush_r+0xfe>
 80128c4:	89a3      	ldrh	r3, [r4, #12]
 80128c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80128ca:	81a3      	strh	r3, [r4, #12]
 80128cc:	f04f 30ff 	mov.w	r0, #4294967295
 80128d0:	e78e      	b.n	80127f0 <__sflush_r+0x1c>
 80128d2:	4407      	add	r7, r0
 80128d4:	eba8 0800 	sub.w	r8, r8, r0
 80128d8:	e7e9      	b.n	80128ae <__sflush_r+0xda>
 80128da:	bf00      	nop
 80128dc:	20400001 	.word	0x20400001

080128e0 <_fflush_r>:
 80128e0:	b538      	push	{r3, r4, r5, lr}
 80128e2:	690b      	ldr	r3, [r1, #16]
 80128e4:	4605      	mov	r5, r0
 80128e6:	460c      	mov	r4, r1
 80128e8:	b1db      	cbz	r3, 8012922 <_fflush_r+0x42>
 80128ea:	b118      	cbz	r0, 80128f4 <_fflush_r+0x14>
 80128ec:	6983      	ldr	r3, [r0, #24]
 80128ee:	b90b      	cbnz	r3, 80128f4 <_fflush_r+0x14>
 80128f0:	f7ff f982 	bl	8011bf8 <__sinit>
 80128f4:	4b0c      	ldr	r3, [pc, #48]	; (8012928 <_fflush_r+0x48>)
 80128f6:	429c      	cmp	r4, r3
 80128f8:	d109      	bne.n	801290e <_fflush_r+0x2e>
 80128fa:	686c      	ldr	r4, [r5, #4]
 80128fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012900:	b17b      	cbz	r3, 8012922 <_fflush_r+0x42>
 8012902:	4621      	mov	r1, r4
 8012904:	4628      	mov	r0, r5
 8012906:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801290a:	f7ff bf63 	b.w	80127d4 <__sflush_r>
 801290e:	4b07      	ldr	r3, [pc, #28]	; (801292c <_fflush_r+0x4c>)
 8012910:	429c      	cmp	r4, r3
 8012912:	d101      	bne.n	8012918 <_fflush_r+0x38>
 8012914:	68ac      	ldr	r4, [r5, #8]
 8012916:	e7f1      	b.n	80128fc <_fflush_r+0x1c>
 8012918:	4b05      	ldr	r3, [pc, #20]	; (8012930 <_fflush_r+0x50>)
 801291a:	429c      	cmp	r4, r3
 801291c:	bf08      	it	eq
 801291e:	68ec      	ldreq	r4, [r5, #12]
 8012920:	e7ec      	b.n	80128fc <_fflush_r+0x1c>
 8012922:	2000      	movs	r0, #0
 8012924:	bd38      	pop	{r3, r4, r5, pc}
 8012926:	bf00      	nop
 8012928:	08013da4 	.word	0x08013da4
 801292c:	08013dc4 	.word	0x08013dc4
 8012930:	08013d84 	.word	0x08013d84

08012934 <_lseek_r>:
 8012934:	b538      	push	{r3, r4, r5, lr}
 8012936:	4605      	mov	r5, r0
 8012938:	4608      	mov	r0, r1
 801293a:	4611      	mov	r1, r2
 801293c:	2200      	movs	r2, #0
 801293e:	4c05      	ldr	r4, [pc, #20]	; (8012954 <_lseek_r+0x20>)
 8012940:	6022      	str	r2, [r4, #0]
 8012942:	461a      	mov	r2, r3
 8012944:	f7ee ffa7 	bl	8001896 <_lseek>
 8012948:	1c43      	adds	r3, r0, #1
 801294a:	d102      	bne.n	8012952 <_lseek_r+0x1e>
 801294c:	6823      	ldr	r3, [r4, #0]
 801294e:	b103      	cbz	r3, 8012952 <_lseek_r+0x1e>
 8012950:	602b      	str	r3, [r5, #0]
 8012952:	bd38      	pop	{r3, r4, r5, pc}
 8012954:	20007be8 	.word	0x20007be8

08012958 <__swhatbuf_r>:
 8012958:	b570      	push	{r4, r5, r6, lr}
 801295a:	460e      	mov	r6, r1
 801295c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012960:	b096      	sub	sp, #88	; 0x58
 8012962:	2900      	cmp	r1, #0
 8012964:	4614      	mov	r4, r2
 8012966:	461d      	mov	r5, r3
 8012968:	da07      	bge.n	801297a <__swhatbuf_r+0x22>
 801296a:	2300      	movs	r3, #0
 801296c:	602b      	str	r3, [r5, #0]
 801296e:	89b3      	ldrh	r3, [r6, #12]
 8012970:	061a      	lsls	r2, r3, #24
 8012972:	d410      	bmi.n	8012996 <__swhatbuf_r+0x3e>
 8012974:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012978:	e00e      	b.n	8012998 <__swhatbuf_r+0x40>
 801297a:	466a      	mov	r2, sp
 801297c:	f000 f8b0 	bl	8012ae0 <_fstat_r>
 8012980:	2800      	cmp	r0, #0
 8012982:	dbf2      	blt.n	801296a <__swhatbuf_r+0x12>
 8012984:	9a01      	ldr	r2, [sp, #4]
 8012986:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801298a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801298e:	425a      	negs	r2, r3
 8012990:	415a      	adcs	r2, r3
 8012992:	602a      	str	r2, [r5, #0]
 8012994:	e7ee      	b.n	8012974 <__swhatbuf_r+0x1c>
 8012996:	2340      	movs	r3, #64	; 0x40
 8012998:	2000      	movs	r0, #0
 801299a:	6023      	str	r3, [r4, #0]
 801299c:	b016      	add	sp, #88	; 0x58
 801299e:	bd70      	pop	{r4, r5, r6, pc}

080129a0 <__smakebuf_r>:
 80129a0:	898b      	ldrh	r3, [r1, #12]
 80129a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80129a4:	079d      	lsls	r5, r3, #30
 80129a6:	4606      	mov	r6, r0
 80129a8:	460c      	mov	r4, r1
 80129aa:	d507      	bpl.n	80129bc <__smakebuf_r+0x1c>
 80129ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80129b0:	6023      	str	r3, [r4, #0]
 80129b2:	6123      	str	r3, [r4, #16]
 80129b4:	2301      	movs	r3, #1
 80129b6:	6163      	str	r3, [r4, #20]
 80129b8:	b002      	add	sp, #8
 80129ba:	bd70      	pop	{r4, r5, r6, pc}
 80129bc:	ab01      	add	r3, sp, #4
 80129be:	466a      	mov	r2, sp
 80129c0:	f7ff ffca 	bl	8012958 <__swhatbuf_r>
 80129c4:	9900      	ldr	r1, [sp, #0]
 80129c6:	4605      	mov	r5, r0
 80129c8:	4630      	mov	r0, r6
 80129ca:	f7fe ffa1 	bl	8011910 <_malloc_r>
 80129ce:	b948      	cbnz	r0, 80129e4 <__smakebuf_r+0x44>
 80129d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80129d4:	059a      	lsls	r2, r3, #22
 80129d6:	d4ef      	bmi.n	80129b8 <__smakebuf_r+0x18>
 80129d8:	f023 0303 	bic.w	r3, r3, #3
 80129dc:	f043 0302 	orr.w	r3, r3, #2
 80129e0:	81a3      	strh	r3, [r4, #12]
 80129e2:	e7e3      	b.n	80129ac <__smakebuf_r+0xc>
 80129e4:	4b0d      	ldr	r3, [pc, #52]	; (8012a1c <__smakebuf_r+0x7c>)
 80129e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80129e8:	89a3      	ldrh	r3, [r4, #12]
 80129ea:	6020      	str	r0, [r4, #0]
 80129ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80129f0:	81a3      	strh	r3, [r4, #12]
 80129f2:	9b00      	ldr	r3, [sp, #0]
 80129f4:	6120      	str	r0, [r4, #16]
 80129f6:	6163      	str	r3, [r4, #20]
 80129f8:	9b01      	ldr	r3, [sp, #4]
 80129fa:	b15b      	cbz	r3, 8012a14 <__smakebuf_r+0x74>
 80129fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012a00:	4630      	mov	r0, r6
 8012a02:	f000 f87f 	bl	8012b04 <_isatty_r>
 8012a06:	b128      	cbz	r0, 8012a14 <__smakebuf_r+0x74>
 8012a08:	89a3      	ldrh	r3, [r4, #12]
 8012a0a:	f023 0303 	bic.w	r3, r3, #3
 8012a0e:	f043 0301 	orr.w	r3, r3, #1
 8012a12:	81a3      	strh	r3, [r4, #12]
 8012a14:	89a3      	ldrh	r3, [r4, #12]
 8012a16:	431d      	orrs	r5, r3
 8012a18:	81a5      	strh	r5, [r4, #12]
 8012a1a:	e7cd      	b.n	80129b8 <__smakebuf_r+0x18>
 8012a1c:	08011bc1 	.word	0x08011bc1

08012a20 <memchr>:
 8012a20:	b510      	push	{r4, lr}
 8012a22:	b2c9      	uxtb	r1, r1
 8012a24:	4402      	add	r2, r0
 8012a26:	4290      	cmp	r0, r2
 8012a28:	4603      	mov	r3, r0
 8012a2a:	d101      	bne.n	8012a30 <memchr+0x10>
 8012a2c:	2300      	movs	r3, #0
 8012a2e:	e003      	b.n	8012a38 <memchr+0x18>
 8012a30:	781c      	ldrb	r4, [r3, #0]
 8012a32:	3001      	adds	r0, #1
 8012a34:	428c      	cmp	r4, r1
 8012a36:	d1f6      	bne.n	8012a26 <memchr+0x6>
 8012a38:	4618      	mov	r0, r3
 8012a3a:	bd10      	pop	{r4, pc}

08012a3c <memmove>:
 8012a3c:	4288      	cmp	r0, r1
 8012a3e:	b510      	push	{r4, lr}
 8012a40:	eb01 0302 	add.w	r3, r1, r2
 8012a44:	d807      	bhi.n	8012a56 <memmove+0x1a>
 8012a46:	1e42      	subs	r2, r0, #1
 8012a48:	4299      	cmp	r1, r3
 8012a4a:	d00a      	beq.n	8012a62 <memmove+0x26>
 8012a4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012a50:	f802 4f01 	strb.w	r4, [r2, #1]!
 8012a54:	e7f8      	b.n	8012a48 <memmove+0xc>
 8012a56:	4283      	cmp	r3, r0
 8012a58:	d9f5      	bls.n	8012a46 <memmove+0xa>
 8012a5a:	1881      	adds	r1, r0, r2
 8012a5c:	1ad2      	subs	r2, r2, r3
 8012a5e:	42d3      	cmn	r3, r2
 8012a60:	d100      	bne.n	8012a64 <memmove+0x28>
 8012a62:	bd10      	pop	{r4, pc}
 8012a64:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012a68:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8012a6c:	e7f7      	b.n	8012a5e <memmove+0x22>

08012a6e <_realloc_r>:
 8012a6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a70:	4607      	mov	r7, r0
 8012a72:	4614      	mov	r4, r2
 8012a74:	460e      	mov	r6, r1
 8012a76:	b921      	cbnz	r1, 8012a82 <_realloc_r+0x14>
 8012a78:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012a7c:	4611      	mov	r1, r2
 8012a7e:	f7fe bf47 	b.w	8011910 <_malloc_r>
 8012a82:	b922      	cbnz	r2, 8012a8e <_realloc_r+0x20>
 8012a84:	f7fe fef8 	bl	8011878 <_free_r>
 8012a88:	4625      	mov	r5, r4
 8012a8a:	4628      	mov	r0, r5
 8012a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012a8e:	f000 f849 	bl	8012b24 <_malloc_usable_size_r>
 8012a92:	42a0      	cmp	r0, r4
 8012a94:	d20f      	bcs.n	8012ab6 <_realloc_r+0x48>
 8012a96:	4621      	mov	r1, r4
 8012a98:	4638      	mov	r0, r7
 8012a9a:	f7fe ff39 	bl	8011910 <_malloc_r>
 8012a9e:	4605      	mov	r5, r0
 8012aa0:	2800      	cmp	r0, #0
 8012aa2:	d0f2      	beq.n	8012a8a <_realloc_r+0x1c>
 8012aa4:	4631      	mov	r1, r6
 8012aa6:	4622      	mov	r2, r4
 8012aa8:	f7fe fed3 	bl	8011852 <memcpy>
 8012aac:	4631      	mov	r1, r6
 8012aae:	4638      	mov	r0, r7
 8012ab0:	f7fe fee2 	bl	8011878 <_free_r>
 8012ab4:	e7e9      	b.n	8012a8a <_realloc_r+0x1c>
 8012ab6:	4635      	mov	r5, r6
 8012ab8:	e7e7      	b.n	8012a8a <_realloc_r+0x1c>
	...

08012abc <_read_r>:
 8012abc:	b538      	push	{r3, r4, r5, lr}
 8012abe:	4605      	mov	r5, r0
 8012ac0:	4608      	mov	r0, r1
 8012ac2:	4611      	mov	r1, r2
 8012ac4:	2200      	movs	r2, #0
 8012ac6:	4c05      	ldr	r4, [pc, #20]	; (8012adc <_read_r+0x20>)
 8012ac8:	6022      	str	r2, [r4, #0]
 8012aca:	461a      	mov	r2, r3
 8012acc:	f7ee fe86 	bl	80017dc <_read>
 8012ad0:	1c43      	adds	r3, r0, #1
 8012ad2:	d102      	bne.n	8012ada <_read_r+0x1e>
 8012ad4:	6823      	ldr	r3, [r4, #0]
 8012ad6:	b103      	cbz	r3, 8012ada <_read_r+0x1e>
 8012ad8:	602b      	str	r3, [r5, #0]
 8012ada:	bd38      	pop	{r3, r4, r5, pc}
 8012adc:	20007be8 	.word	0x20007be8

08012ae0 <_fstat_r>:
 8012ae0:	b538      	push	{r3, r4, r5, lr}
 8012ae2:	2300      	movs	r3, #0
 8012ae4:	4c06      	ldr	r4, [pc, #24]	; (8012b00 <_fstat_r+0x20>)
 8012ae6:	4605      	mov	r5, r0
 8012ae8:	4608      	mov	r0, r1
 8012aea:	4611      	mov	r1, r2
 8012aec:	6023      	str	r3, [r4, #0]
 8012aee:	f7ee feb9 	bl	8001864 <_fstat>
 8012af2:	1c43      	adds	r3, r0, #1
 8012af4:	d102      	bne.n	8012afc <_fstat_r+0x1c>
 8012af6:	6823      	ldr	r3, [r4, #0]
 8012af8:	b103      	cbz	r3, 8012afc <_fstat_r+0x1c>
 8012afa:	602b      	str	r3, [r5, #0]
 8012afc:	bd38      	pop	{r3, r4, r5, pc}
 8012afe:	bf00      	nop
 8012b00:	20007be8 	.word	0x20007be8

08012b04 <_isatty_r>:
 8012b04:	b538      	push	{r3, r4, r5, lr}
 8012b06:	2300      	movs	r3, #0
 8012b08:	4c05      	ldr	r4, [pc, #20]	; (8012b20 <_isatty_r+0x1c>)
 8012b0a:	4605      	mov	r5, r0
 8012b0c:	4608      	mov	r0, r1
 8012b0e:	6023      	str	r3, [r4, #0]
 8012b10:	f7ee feb7 	bl	8001882 <_isatty>
 8012b14:	1c43      	adds	r3, r0, #1
 8012b16:	d102      	bne.n	8012b1e <_isatty_r+0x1a>
 8012b18:	6823      	ldr	r3, [r4, #0]
 8012b1a:	b103      	cbz	r3, 8012b1e <_isatty_r+0x1a>
 8012b1c:	602b      	str	r3, [r5, #0]
 8012b1e:	bd38      	pop	{r3, r4, r5, pc}
 8012b20:	20007be8 	.word	0x20007be8

08012b24 <_malloc_usable_size_r>:
 8012b24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012b28:	1f18      	subs	r0, r3, #4
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	bfbc      	itt	lt
 8012b2e:	580b      	ldrlt	r3, [r1, r0]
 8012b30:	18c0      	addlt	r0, r0, r3
 8012b32:	4770      	bx	lr

08012b34 <_init>:
 8012b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b36:	bf00      	nop
 8012b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012b3a:	bc08      	pop	{r3}
 8012b3c:	469e      	mov	lr, r3
 8012b3e:	4770      	bx	lr

08012b40 <_fini>:
 8012b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b42:	bf00      	nop
 8012b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012b46:	bc08      	pop	{r3}
 8012b48:	469e      	mov	lr, r3
 8012b4a:	4770      	bx	lr
