{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 13:25:19 2024 " "Info: Processing started: Sat Apr 27 13:25:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "START_STOP_NEW:inst3\|inst24~latch " "Warning: Node \"START_STOP_NEW:inst3\|inst24~latch\" is a latch" {  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1448 -720 -552 -1432 "CP" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1400 -720 -552 -1384 "START" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR6 " "Info: Assuming node \"uIR6\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR4 " "Info: Assuming node \"uIR4\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR5 " "Info: Assuming node \"uIR5\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "START_STOP_NEW:inst3\|inst24~latch " "Info: Detected ripple clock \"START_STOP_NEW:inst3\|inst24~latch\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst3\|inst24~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst9 " "Info: Detected gated clock \"register_4x:inst8\|inst9\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "38_decoder:inst11\|inst11~105 " "Info: Detected gated clock \"38_decoder:inst11\|inst11~105\" as buffer" {  } { { "38_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "38_decoder:inst11\|inst11~105" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst7 " "Info: Detected gated clock \"register_4x:inst8\|inst7\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst8 " "Info: Detected gated clock \"register_4x:inst8\|inst8\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5~28 " "Info: Detected gated clock \"register_4x:inst8\|inst5~28\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5 " "Info: Detected gated clock \"register_4x:inst8\|inst5\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "START_STOP_NEW:inst3\|inst24~_emulated " "Info: Detected ripple clock \"START_STOP_NEW:inst3\|inst24~_emulated\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst3\|inst24~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "START_STOP_NEW:inst3\|inst24~head_lut " "Info: Detected gated clock \"START_STOP_NEW:inst3\|inst24~head_lut\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst3\|inst24~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "START_STOP_NEW:inst3\|inst31 " "Info: Detected gated clock \"START_STOP_NEW:inst3\|inst31\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst3\|inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 69.92 MHz 14.303 ns Internal " "Info: Clock \"CP\" has Internal fmax of 69.92 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst\" (period= 14.303 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.230 ns + Longest register register " "Info: + Longest register to register delay is 9.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X25_Y13_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.206 ns) 0.945 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X26_Y13_N10 1 " "Info: 2: + IC(0.739 ns) + CELL(0.206 ns) = 0.945 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 1.521 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X26_Y13_N0 1 " "Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.521 ns; Loc. = LCCOMB_X26_Y13_N0; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.093 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X26_Y13_N12 2 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 2.093 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.673 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 5 COMB LCCOMB_X26_Y13_N24 3 " "Info: 5: + IC(0.374 ns) + CELL(0.206 ns) = 2.673 ns; Loc. = LCCOMB_X26_Y13_N24; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.646 ns) 3.720 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X26_Y13_N4 2 " "Info: 6: + IC(0.401 ns) + CELL(0.646 ns) = 3.720 ns; Loc. = LCCOMB_X26_Y13_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 4.473 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X26_Y13_N14 4 " "Info: 7: + IC(0.383 ns) + CELL(0.370 ns) = 4.473 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.616 ns) 5.473 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X26_Y13_N18 3 " "Info: 8: + IC(0.384 ns) + CELL(0.616 ns) = 5.473 ns; Loc. = LCCOMB_X26_Y13_N18; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 6.067 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X26_Y13_N30 1 " "Info: 9: + IC(0.388 ns) + CELL(0.206 ns) = 6.067 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.206 ns) 7.325 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X30_Y13_N2 8 " "Info: 10: + IC(1.052 ns) + CELL(0.206 ns) = 7.325 ns; Loc. = LCCOMB_X30_Y13_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.460 ns) 9.230 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 11 REG LCFF_X25_Y13_N23 2 " "Info: 11: + IC(1.445 ns) + CELL(0.460 ns) = 9.230 ns; Loc. = LCFF_X25_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.328 ns ( 36.06 % ) " "Info: Total cell delay = 3.328 ns ( 36.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.902 ns ( 63.94 % ) " "Info: Total interconnect delay = 5.902 ns ( 63.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.230 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.230 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.739ns 0.370ns 0.366ns 0.374ns 0.401ns 0.383ns 0.384ns 0.388ns 1.052ns 1.445ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.646ns 0.370ns 0.616ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.809 ns - Smallest " "Info: - Smallest clock skew is -4.809 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 7.442 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 7.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1448 -720 -552 -1432 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.206 ns) 2.694 ns START_STOP_NEW:inst3\|inst31 2 COMB LCCOMB_X29_Y12_N26 9 " "Info: 2: + IC(1.338 ns) + CELL(0.206 ns) = 2.694 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { CP START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 3.281 ns register_4x:inst8\|inst5 3 COMB LCCOMB_X29_Y12_N6 1 " "Info: 3: + IC(0.381 ns) + CELL(0.206 ns) = 3.281 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.000 ns) 5.870 ns register_4x:inst8\|inst5~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(2.589 ns) + CELL(0.000 ns) = 5.870 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 7.442 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 5 REG LCFF_X25_Y13_N23 2 " "Info: 5: + IC(0.906 ns) + CELL(0.666 ns) = 7.442 ns; Loc. = LCFF_X25_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.228 ns ( 29.94 % ) " "Info: Total cell delay = 2.228 ns ( 29.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.214 ns ( 70.06 % ) " "Info: Total interconnect delay = 5.214 ns ( 70.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.442 ns" { CP START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.442 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.338ns 0.381ns 2.589ns 0.906ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 12.251 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 12.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1448 -720 -552 -1432 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.206 ns) 2.694 ns START_STOP_NEW:inst3\|inst31 2 COMB LCCOMB_X29_Y12_N26 9 " "Info: 2: + IC(1.338 ns) + CELL(0.206 ns) = 2.694 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { CP START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.651 ns) 4.069 ns inst16 3 COMB LCCOMB_X29_Y12_N12 8 " "Info: 3: + IC(0.724 ns) + CELL(0.651 ns) = 4.069 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.970 ns) 5.663 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X28_Y12_N11 18 " "Info: 4: + IC(0.624 ns) + CELL(0.970 ns) = 5.663 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.651 ns) 7.157 ns register_4x:inst8\|inst5~28 5 COMB LCCOMB_X29_Y12_N4 1 " "Info: 5: + IC(0.843 ns) + CELL(0.651 ns) = 7.157 ns; Loc. = LCCOMB_X29_Y12_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.577 ns) 8.090 ns register_4x:inst8\|inst5 6 COMB LCCOMB_X29_Y12_N6 1 " "Info: 6: + IC(0.356 ns) + CELL(0.577 ns) = 8.090 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.000 ns) 10.679 ns register_4x:inst8\|inst5~clkctrl 7 COMB CLKCTRL_G2 8 " "Info: 7: + IC(2.589 ns) + CELL(0.000 ns) = 10.679 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 12.251 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 8 REG LCFF_X25_Y13_N17 2 " "Info: 8: + IC(0.906 ns) + CELL(0.666 ns) = 12.251 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.871 ns ( 39.76 % ) " "Info: Total cell delay = 4.871 ns ( 39.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.380 ns ( 60.24 % ) " "Info: Total interconnect delay = 7.380 ns ( 60.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.251 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.251 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.338ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 1.150ns 0.206ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.442 ns" { CP START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.442 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.338ns 0.381ns 2.589ns 0.906ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.251 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.251 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.338ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 1.150ns 0.206ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.230 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.230 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.739ns 0.370ns 0.366ns 0.374ns 0.401ns 0.383ns 0.384ns 0.388ns 1.052ns 1.445ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.646ns 0.370ns 0.616ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.442 ns" { CP START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.442 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.338ns 0.381ns 2.589ns 0.906ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.251 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.251 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.338ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 1.150ns 0.206ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 69.92 MHz 14.303 ns Internal " "Info: Clock \"START\" has Internal fmax of 69.92 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst\" (period= 14.303 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.230 ns + Longest register register " "Info: + Longest register to register delay is 9.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X25_Y13_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.206 ns) 0.945 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X26_Y13_N10 1 " "Info: 2: + IC(0.739 ns) + CELL(0.206 ns) = 0.945 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 1.521 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X26_Y13_N0 1 " "Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.521 ns; Loc. = LCCOMB_X26_Y13_N0; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.093 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X26_Y13_N12 2 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 2.093 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.673 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 5 COMB LCCOMB_X26_Y13_N24 3 " "Info: 5: + IC(0.374 ns) + CELL(0.206 ns) = 2.673 ns; Loc. = LCCOMB_X26_Y13_N24; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.646 ns) 3.720 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X26_Y13_N4 2 " "Info: 6: + IC(0.401 ns) + CELL(0.646 ns) = 3.720 ns; Loc. = LCCOMB_X26_Y13_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 4.473 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X26_Y13_N14 4 " "Info: 7: + IC(0.383 ns) + CELL(0.370 ns) = 4.473 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.616 ns) 5.473 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X26_Y13_N18 3 " "Info: 8: + IC(0.384 ns) + CELL(0.616 ns) = 5.473 ns; Loc. = LCCOMB_X26_Y13_N18; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 6.067 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X26_Y13_N30 1 " "Info: 9: + IC(0.388 ns) + CELL(0.206 ns) = 6.067 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.206 ns) 7.325 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X30_Y13_N2 8 " "Info: 10: + IC(1.052 ns) + CELL(0.206 ns) = 7.325 ns; Loc. = LCCOMB_X30_Y13_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.460 ns) 9.230 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 11 REG LCFF_X25_Y13_N23 2 " "Info: 11: + IC(1.445 ns) + CELL(0.460 ns) = 9.230 ns; Loc. = LCFF_X25_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.328 ns ( 36.06 % ) " "Info: Total cell delay = 3.328 ns ( 36.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.902 ns ( 63.94 % ) " "Info: Total interconnect delay = 5.902 ns ( 63.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.230 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.230 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.739ns 0.370ns 0.366ns 0.374ns 0.401ns 0.383ns 0.384ns 0.388ns 1.052ns 1.445ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.646ns 0.370ns 0.616ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.809 ns - Smallest " "Info: - Smallest clock skew is -4.809 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 8.857 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 8.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1400 -720 -552 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.206 ns) 2.689 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y11_N10 1 " "Info: 2: + IC(1.333 ns) + CELL(0.206 ns) = 2.689 ns; Loc. = LCCOMB_X30_Y11_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { START START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.319 ns) 4.109 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X29_Y12_N26 9 " "Info: 3: + IC(1.101 ns) + CELL(0.319 ns) = 4.109 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 4.696 ns register_4x:inst8\|inst5 4 COMB LCCOMB_X29_Y12_N6 1 " "Info: 4: + IC(0.381 ns) + CELL(0.206 ns) = 4.696 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.000 ns) 7.285 ns register_4x:inst8\|inst5~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(2.589 ns) + CELL(0.000 ns) = 7.285 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 8.857 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 6 REG LCFF_X25_Y13_N23 2 " "Info: 6: + IC(0.906 ns) + CELL(0.666 ns) = 8.857 ns; Loc. = LCFF_X25_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.547 ns ( 28.76 % ) " "Info: Total cell delay = 2.547 ns ( 28.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.310 ns ( 71.24 % ) " "Info: Total interconnect delay = 6.310 ns ( 71.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.857 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.857 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.333ns 1.101ns 0.381ns 2.589ns 0.906ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 13.666 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 13.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1400 -720 -552 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.206 ns) 2.689 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y11_N10 1 " "Info: 2: + IC(1.333 ns) + CELL(0.206 ns) = 2.689 ns; Loc. = LCCOMB_X30_Y11_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { START START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.319 ns) 4.109 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X29_Y12_N26 9 " "Info: 3: + IC(1.101 ns) + CELL(0.319 ns) = 4.109 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.651 ns) 5.484 ns inst16 4 COMB LCCOMB_X29_Y12_N12 8 " "Info: 4: + IC(0.724 ns) + CELL(0.651 ns) = 5.484 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.970 ns) 7.078 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 5 REG LCFF_X28_Y12_N11 18 " "Info: 5: + IC(0.624 ns) + CELL(0.970 ns) = 7.078 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.651 ns) 8.572 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X29_Y12_N4 1 " "Info: 6: + IC(0.843 ns) + CELL(0.651 ns) = 8.572 ns; Loc. = LCCOMB_X29_Y12_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.577 ns) 9.505 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X29_Y12_N6 1 " "Info: 7: + IC(0.356 ns) + CELL(0.577 ns) = 9.505 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.000 ns) 12.094 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G2 8 " "Info: 8: + IC(2.589 ns) + CELL(0.000 ns) = 12.094 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 13.666 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 9 REG LCFF_X25_Y13_N17 2 " "Info: 9: + IC(0.906 ns) + CELL(0.666 ns) = 13.666 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.190 ns ( 37.98 % ) " "Info: Total cell delay = 5.190 ns ( 37.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.476 ns ( 62.02 % ) " "Info: Total interconnect delay = 8.476 ns ( 62.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.666 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.666 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.333ns 1.101ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.857 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.857 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.333ns 1.101ns 0.381ns 2.589ns 0.906ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.666 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.666 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.333ns 1.101ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.230 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.230 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.739ns 0.370ns 0.366ns 0.374ns 0.401ns 0.383ns 0.384ns 0.388ns 1.052ns 1.445ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.646ns 0.370ns 0.616ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.857 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.857 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.333ns 1.101ns 0.381ns 2.589ns 0.906ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.666 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.666 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.333ns 1.101ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 69.92 MHz 14.303 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 69.92 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst\" (period= 14.303 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.230 ns + Longest register register " "Info: + Longest register to register delay is 9.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X25_Y13_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.206 ns) 0.945 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X26_Y13_N10 1 " "Info: 2: + IC(0.739 ns) + CELL(0.206 ns) = 0.945 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 1.521 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X26_Y13_N0 1 " "Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.521 ns; Loc. = LCCOMB_X26_Y13_N0; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.093 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X26_Y13_N12 2 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 2.093 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.673 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 5 COMB LCCOMB_X26_Y13_N24 3 " "Info: 5: + IC(0.374 ns) + CELL(0.206 ns) = 2.673 ns; Loc. = LCCOMB_X26_Y13_N24; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.646 ns) 3.720 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X26_Y13_N4 2 " "Info: 6: + IC(0.401 ns) + CELL(0.646 ns) = 3.720 ns; Loc. = LCCOMB_X26_Y13_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 4.473 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X26_Y13_N14 4 " "Info: 7: + IC(0.383 ns) + CELL(0.370 ns) = 4.473 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.616 ns) 5.473 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X26_Y13_N18 3 " "Info: 8: + IC(0.384 ns) + CELL(0.616 ns) = 5.473 ns; Loc. = LCCOMB_X26_Y13_N18; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 6.067 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X26_Y13_N30 1 " "Info: 9: + IC(0.388 ns) + CELL(0.206 ns) = 6.067 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.206 ns) 7.325 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X30_Y13_N2 8 " "Info: 10: + IC(1.052 ns) + CELL(0.206 ns) = 7.325 ns; Loc. = LCCOMB_X30_Y13_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.460 ns) 9.230 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 11 REG LCFF_X25_Y13_N23 2 " "Info: 11: + IC(1.445 ns) + CELL(0.460 ns) = 9.230 ns; Loc. = LCFF_X25_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.328 ns ( 36.06 % ) " "Info: Total cell delay = 3.328 ns ( 36.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.902 ns ( 63.94 % ) " "Info: Total interconnect delay = 5.902 ns ( 63.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.230 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.230 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.739ns 0.370ns 0.366ns 0.374ns 0.401ns 0.383ns 0.384ns 0.388ns 1.052ns 1.445ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.646ns 0.370ns 0.616ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.809 ns - Smallest " "Info: - Smallest clock skew is -4.809 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 10.427 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 10.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.885 ns) + CELL(0.370 ns) 4.259 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y11_N10 1 " "Info: 2: + IC(2.885 ns) + CELL(0.370 ns) = 4.259 ns; Loc. = LCCOMB_X30_Y11_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.255 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.319 ns) 5.679 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X29_Y12_N26 9 " "Info: 3: + IC(1.101 ns) + CELL(0.319 ns) = 5.679 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 6.266 ns register_4x:inst8\|inst5 4 COMB LCCOMB_X29_Y12_N6 1 " "Info: 4: + IC(0.381 ns) + CELL(0.206 ns) = 6.266 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.000 ns) 8.855 ns register_4x:inst8\|inst5~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(2.589 ns) + CELL(0.000 ns) = 8.855 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 10.427 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 6 REG LCFF_X25_Y13_N23 2 " "Info: 6: + IC(0.906 ns) + CELL(0.666 ns) = 10.427 ns; Loc. = LCFF_X25_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.565 ns ( 24.60 % ) " "Info: Total cell delay = 2.565 ns ( 24.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.862 ns ( 75.40 % ) " "Info: Total interconnect delay = 7.862 ns ( 75.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.427 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.427 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.885ns 1.101ns 0.381ns 2.589ns 0.906ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 15.236 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 15.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.885 ns) + CELL(0.370 ns) 4.259 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y11_N10 1 " "Info: 2: + IC(2.885 ns) + CELL(0.370 ns) = 4.259 ns; Loc. = LCCOMB_X30_Y11_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.255 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.319 ns) 5.679 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X29_Y12_N26 9 " "Info: 3: + IC(1.101 ns) + CELL(0.319 ns) = 5.679 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.651 ns) 7.054 ns inst16 4 COMB LCCOMB_X29_Y12_N12 8 " "Info: 4: + IC(0.724 ns) + CELL(0.651 ns) = 7.054 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.970 ns) 8.648 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 5 REG LCFF_X28_Y12_N11 18 " "Info: 5: + IC(0.624 ns) + CELL(0.970 ns) = 8.648 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.651 ns) 10.142 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X29_Y12_N4 1 " "Info: 6: + IC(0.843 ns) + CELL(0.651 ns) = 10.142 ns; Loc. = LCCOMB_X29_Y12_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.577 ns) 11.075 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X29_Y12_N6 1 " "Info: 7: + IC(0.356 ns) + CELL(0.577 ns) = 11.075 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.000 ns) 13.664 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G2 8 " "Info: 8: + IC(2.589 ns) + CELL(0.000 ns) = 13.664 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 15.236 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 9 REG LCFF_X25_Y13_N17 2 " "Info: 9: + IC(0.906 ns) + CELL(0.666 ns) = 15.236 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.208 ns ( 34.18 % ) " "Info: Total cell delay = 5.208 ns ( 34.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.028 ns ( 65.82 % ) " "Info: Total interconnect delay = 10.028 ns ( 65.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.236 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.236 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.885ns 1.101ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.427 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.427 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.885ns 1.101ns 0.381ns 2.589ns 0.906ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.236 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.236 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.885ns 1.101ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.230 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.230 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.739ns 0.370ns 0.366ns 0.374ns 0.401ns 0.383ns 0.384ns 0.388ns 1.052ns 1.445ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.646ns 0.370ns 0.616ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.427 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.427 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.885ns 1.101ns 0.381ns 2.589ns 0.906ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.236 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.236 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.885ns 1.101ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR6 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 72.16 MHz 13.859 ns Internal " "Info: Clock \"uIR6\" has Internal fmax of 72.16 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst\" (period= 13.859 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.940 ns + Longest register register " "Info: + Longest register to register delay is 8.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X25_Y13_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.206 ns) 0.945 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X26_Y13_N10 1 " "Info: 2: + IC(0.739 ns) + CELL(0.206 ns) = 0.945 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 1.521 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X26_Y13_N0 1 " "Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.521 ns; Loc. = LCCOMB_X26_Y13_N0; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.093 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X26_Y13_N12 2 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 2.093 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.673 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 5 COMB LCCOMB_X26_Y13_N24 3 " "Info: 5: + IC(0.374 ns) + CELL(0.206 ns) = 2.673 ns; Loc. = LCCOMB_X26_Y13_N24; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.646 ns) 3.720 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X26_Y13_N4 2 " "Info: 6: + IC(0.401 ns) + CELL(0.646 ns) = 3.720 ns; Loc. = LCCOMB_X26_Y13_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 4.473 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X26_Y13_N14 4 " "Info: 7: + IC(0.383 ns) + CELL(0.370 ns) = 4.473 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.616 ns) 5.473 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X26_Y13_N18 3 " "Info: 8: + IC(0.384 ns) + CELL(0.616 ns) = 5.473 ns; Loc. = LCCOMB_X26_Y13_N18; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 6.067 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X26_Y13_N30 1 " "Info: 9: + IC(0.388 ns) + CELL(0.206 ns) = 6.067 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.206 ns) 7.325 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X30_Y13_N2 8 " "Info: 10: + IC(1.052 ns) + CELL(0.206 ns) = 7.325 ns; Loc. = LCCOMB_X30_Y13_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.460 ns) 8.940 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 11 REG LCFF_X29_Y12_N1 1 " "Info: 11: + IC(1.155 ns) + CELL(0.460 ns) = 8.940 ns; Loc. = LCFF_X29_Y12_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.328 ns ( 37.23 % ) " "Info: Total cell delay = 3.328 ns ( 37.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.612 ns ( 62.77 % ) " "Info: Total interconnect delay = 5.612 ns ( 62.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.940 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.940 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.739ns 0.370ns 0.366ns 0.374ns 0.401ns 0.383ns 0.384ns 0.388ns 1.052ns 1.155ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.646ns 0.370ns 0.616ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.655 ns - Smallest " "Info: - Smallest clock skew is -4.655 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 7.005 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR6\" to destination register is 7.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.129 ns) + CELL(0.499 ns) 3.622 ns register_4x:inst8\|inst7 2 COMB LCCOMB_X29_Y12_N22 1 " "Info: 2: + IC(2.129 ns) + CELL(0.499 ns) = 3.622 ns; Loc. = LCCOMB_X29_Y12_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { uIR6 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.000 ns) 5.433 ns register_4x:inst8\|inst7~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.811 ns) + CELL(0.000 ns) = 5.433 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 7.005 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X29_Y12_N1 1 " "Info: 4: + IC(0.906 ns) + CELL(0.666 ns) = 7.005 ns; Loc. = LCFF_X29_Y12_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.159 ns ( 30.82 % ) " "Info: Total cell delay = 2.159 ns ( 30.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.846 ns ( 69.18 % ) " "Info: Total interconnect delay = 4.846 ns ( 69.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.005 ns" { uIR6 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.005 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.129ns 1.811ns 0.906ns } { 0.000ns 0.994ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 11.660 ns - Longest register " "Info: - Longest clock path from clock \"uIR6\" to source register is 11.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.114 ns) + CELL(0.370 ns) 3.478 ns inst16 2 COMB LCCOMB_X29_Y12_N12 8 " "Info: 2: + IC(2.114 ns) + CELL(0.370 ns) = 3.478 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.970 ns) 5.072 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X28_Y12_N11 18 " "Info: 3: + IC(0.624 ns) + CELL(0.970 ns) = 5.072 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.651 ns) 6.566 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X29_Y12_N4 1 " "Info: 4: + IC(0.843 ns) + CELL(0.651 ns) = 6.566 ns; Loc. = LCCOMB_X29_Y12_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.577 ns) 7.499 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X29_Y12_N6 1 " "Info: 5: + IC(0.356 ns) + CELL(0.577 ns) = 7.499 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.000 ns) 10.088 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G2 8 " "Info: 6: + IC(2.589 ns) + CELL(0.000 ns) = 10.088 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 11.660 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X25_Y13_N17 2 " "Info: 7: + IC(0.906 ns) + CELL(0.666 ns) = 11.660 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.228 ns ( 36.26 % ) " "Info: Total cell delay = 4.228 ns ( 36.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.432 ns ( 63.74 % ) " "Info: Total interconnect delay = 7.432 ns ( 63.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.660 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.660 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.114ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.005 ns" { uIR6 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.005 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.129ns 1.811ns 0.906ns } { 0.000ns 0.994ns 0.499ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.660 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.660 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.114ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.940 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.940 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.739ns 0.370ns 0.366ns 0.374ns 0.401ns 0.383ns 0.384ns 0.388ns 1.052ns 1.155ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.646ns 0.370ns 0.616ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.005 ns" { uIR6 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.005 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.129ns 1.811ns 0.906ns } { 0.000ns 0.994ns 0.499ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.660 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.660 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.114ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR4 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 75.45 MHz 13.253 ns Internal " "Info: Clock \"uIR4\" has Internal fmax of 75.45 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst\" (period= 13.253 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.940 ns + Longest register register " "Info: + Longest register to register delay is 8.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X25_Y13_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.206 ns) 0.945 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X26_Y13_N10 1 " "Info: 2: + IC(0.739 ns) + CELL(0.206 ns) = 0.945 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 1.521 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X26_Y13_N0 1 " "Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.521 ns; Loc. = LCCOMB_X26_Y13_N0; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.093 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X26_Y13_N12 2 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 2.093 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.673 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 5 COMB LCCOMB_X26_Y13_N24 3 " "Info: 5: + IC(0.374 ns) + CELL(0.206 ns) = 2.673 ns; Loc. = LCCOMB_X26_Y13_N24; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.646 ns) 3.720 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X26_Y13_N4 2 " "Info: 6: + IC(0.401 ns) + CELL(0.646 ns) = 3.720 ns; Loc. = LCCOMB_X26_Y13_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 4.473 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X26_Y13_N14 4 " "Info: 7: + IC(0.383 ns) + CELL(0.370 ns) = 4.473 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.616 ns) 5.473 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X26_Y13_N18 3 " "Info: 8: + IC(0.384 ns) + CELL(0.616 ns) = 5.473 ns; Loc. = LCCOMB_X26_Y13_N18; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 6.067 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X26_Y13_N30 1 " "Info: 9: + IC(0.388 ns) + CELL(0.206 ns) = 6.067 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.206 ns) 7.325 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X30_Y13_N2 8 " "Info: 10: + IC(1.052 ns) + CELL(0.206 ns) = 7.325 ns; Loc. = LCCOMB_X30_Y13_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.460 ns) 8.940 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 11 REG LCFF_X29_Y12_N1 1 " "Info: 11: + IC(1.155 ns) + CELL(0.460 ns) = 8.940 ns; Loc. = LCFF_X29_Y12_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.328 ns ( 37.23 % ) " "Info: Total cell delay = 3.328 ns ( 37.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.612 ns ( 62.77 % ) " "Info: Total interconnect delay = 5.612 ns ( 62.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.940 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.940 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.739ns 0.370ns 0.366ns 0.374ns 0.401ns 0.383ns 0.384ns 0.388ns 1.052ns 1.155ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.646ns 0.370ns 0.616ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.049 ns - Smallest " "Info: - Smallest clock skew is -4.049 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 7.625 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR4\" to destination register is 7.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.305 ns) + CELL(0.202 ns) 3.491 ns 38_decoder:inst11\|inst11~105 2 COMB LCCOMB_X29_Y12_N24 3 " "Info: 2: + IC(2.305 ns) + CELL(0.202 ns) = 3.491 ns; Loc. = LCCOMB_X29_Y12_N24; Fanout = 3; COMB Node = '38_decoder:inst11\|inst11~105'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { uIR4 38_decoder:inst11|inst11~105 } "NODE_NAME" } } { "38_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.370 ns) 4.242 ns register_4x:inst8\|inst7 3 COMB LCCOMB_X29_Y12_N22 1 " "Info: 3: + IC(0.381 ns) + CELL(0.370 ns) = 4.242 ns; Loc. = LCCOMB_X29_Y12_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { 38_decoder:inst11|inst11~105 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.000 ns) 6.053 ns register_4x:inst8\|inst7~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(1.811 ns) + CELL(0.000 ns) = 6.053 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 7.625 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 5 REG LCFF_X29_Y12_N1 1 " "Info: 5: + IC(0.906 ns) + CELL(0.666 ns) = 7.625 ns; Loc. = LCFF_X29_Y12_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.222 ns ( 29.14 % ) " "Info: Total cell delay = 2.222 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.403 ns ( 70.86 % ) " "Info: Total interconnect delay = 5.403 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.625 ns" { uIR4 38_decoder:inst11|inst11~105 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.625 ns" { uIR4 {} uIR4~combout {} 38_decoder:inst11|inst11~105 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.305ns 0.381ns 1.811ns 0.906ns } { 0.000ns 0.984ns 0.202ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 11.674 ns - Longest register " "Info: - Longest clock path from clock \"uIR4\" to source register is 11.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.306 ns) + CELL(0.202 ns) 3.492 ns inst16 2 COMB LCCOMB_X29_Y12_N12 8 " "Info: 2: + IC(2.306 ns) + CELL(0.202 ns) = 3.492 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.970 ns) 5.086 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X28_Y12_N11 18 " "Info: 3: + IC(0.624 ns) + CELL(0.970 ns) = 5.086 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.651 ns) 6.580 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X29_Y12_N4 1 " "Info: 4: + IC(0.843 ns) + CELL(0.651 ns) = 6.580 ns; Loc. = LCCOMB_X29_Y12_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.577 ns) 7.513 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X29_Y12_N6 1 " "Info: 5: + IC(0.356 ns) + CELL(0.577 ns) = 7.513 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.000 ns) 10.102 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G2 8 " "Info: 6: + IC(2.589 ns) + CELL(0.000 ns) = 10.102 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 11.674 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X25_Y13_N17 2 " "Info: 7: + IC(0.906 ns) + CELL(0.666 ns) = 11.674 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.050 ns ( 34.69 % ) " "Info: Total cell delay = 4.050 ns ( 34.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.624 ns ( 65.31 % ) " "Info: Total interconnect delay = 7.624 ns ( 65.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.674 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.674 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.306ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.625 ns" { uIR4 38_decoder:inst11|inst11~105 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.625 ns" { uIR4 {} uIR4~combout {} 38_decoder:inst11|inst11~105 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.305ns 0.381ns 1.811ns 0.906ns } { 0.000ns 0.984ns 0.202ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.674 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.674 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.306ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.940 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.940 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.739ns 0.370ns 0.366ns 0.374ns 0.401ns 0.383ns 0.384ns 0.388ns 1.052ns 1.155ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.646ns 0.370ns 0.616ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.625 ns" { uIR4 38_decoder:inst11|inst11~105 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.625 ns" { uIR4 {} uIR4~combout {} 38_decoder:inst11|inst11~105 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.305ns 0.381ns 1.811ns 0.906ns } { 0.000ns 0.984ns 0.202ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.674 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.674 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.306ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR5 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 74.51 MHz 13.421 ns Internal " "Info: Clock \"uIR5\" has Internal fmax of 74.51 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst\" (period= 13.421 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.940 ns + Longest register register " "Info: + Longest register to register delay is 8.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X25_Y13_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.206 ns) 0.945 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X26_Y13_N10 1 " "Info: 2: + IC(0.739 ns) + CELL(0.206 ns) = 0.945 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 1.521 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X26_Y13_N0 1 " "Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.521 ns; Loc. = LCCOMB_X26_Y13_N0; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.093 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X26_Y13_N12 2 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 2.093 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.673 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 5 COMB LCCOMB_X26_Y13_N24 3 " "Info: 5: + IC(0.374 ns) + CELL(0.206 ns) = 2.673 ns; Loc. = LCCOMB_X26_Y13_N24; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.646 ns) 3.720 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X26_Y13_N4 2 " "Info: 6: + IC(0.401 ns) + CELL(0.646 ns) = 3.720 ns; Loc. = LCCOMB_X26_Y13_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 4.473 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X26_Y13_N14 4 " "Info: 7: + IC(0.383 ns) + CELL(0.370 ns) = 4.473 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.616 ns) 5.473 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X26_Y13_N18 3 " "Info: 8: + IC(0.384 ns) + CELL(0.616 ns) = 5.473 ns; Loc. = LCCOMB_X26_Y13_N18; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 6.067 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X26_Y13_N30 1 " "Info: 9: + IC(0.388 ns) + CELL(0.206 ns) = 6.067 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.206 ns) 7.325 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X30_Y13_N2 8 " "Info: 10: + IC(1.052 ns) + CELL(0.206 ns) = 7.325 ns; Loc. = LCCOMB_X30_Y13_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.460 ns) 8.940 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 11 REG LCFF_X29_Y12_N1 1 " "Info: 11: + IC(1.155 ns) + CELL(0.460 ns) = 8.940 ns; Loc. = LCFF_X29_Y12_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.328 ns ( 37.23 % ) " "Info: Total cell delay = 3.328 ns ( 37.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.612 ns ( 62.77 % ) " "Info: Total interconnect delay = 5.612 ns ( 62.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.940 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.940 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.739ns 0.370ns 0.366ns 0.374ns 0.401ns 0.383ns 0.384ns 0.388ns 1.052ns 1.155ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.646ns 0.370ns 0.616ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.217 ns - Smallest " "Info: - Smallest clock skew is -4.217 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 7.437 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR5\" to destination register is 7.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.370 ns) 3.303 ns 38_decoder:inst11\|inst11~105 2 COMB LCCOMB_X29_Y12_N24 3 " "Info: 2: + IC(1.949 ns) + CELL(0.370 ns) = 3.303 ns; Loc. = LCCOMB_X29_Y12_N24; Fanout = 3; COMB Node = '38_decoder:inst11\|inst11~105'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { uIR5 38_decoder:inst11|inst11~105 } "NODE_NAME" } } { "38_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.370 ns) 4.054 ns register_4x:inst8\|inst7 3 COMB LCCOMB_X29_Y12_N22 1 " "Info: 3: + IC(0.381 ns) + CELL(0.370 ns) = 4.054 ns; Loc. = LCCOMB_X29_Y12_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { 38_decoder:inst11|inst11~105 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.000 ns) 5.865 ns register_4x:inst8\|inst7~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(1.811 ns) + CELL(0.000 ns) = 5.865 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 7.437 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 5 REG LCFF_X29_Y12_N1 1 " "Info: 5: + IC(0.906 ns) + CELL(0.666 ns) = 7.437 ns; Loc. = LCFF_X29_Y12_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.390 ns ( 32.14 % ) " "Info: Total cell delay = 2.390 ns ( 32.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.047 ns ( 67.86 % ) " "Info: Total interconnect delay = 5.047 ns ( 67.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.437 ns" { uIR5 38_decoder:inst11|inst11~105 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.437 ns" { uIR5 {} uIR5~combout {} 38_decoder:inst11|inst11~105 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.949ns 0.381ns 1.811ns 0.906ns } { 0.000ns 0.984ns 0.370ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 11.654 ns - Longest register " "Info: - Longest clock path from clock \"uIR5\" to source register is 11.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.544 ns) 3.472 ns inst16 2 COMB LCCOMB_X29_Y12_N12 8 " "Info: 2: + IC(1.944 ns) + CELL(0.544 ns) = 3.472 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.970 ns) 5.066 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X28_Y12_N11 18 " "Info: 3: + IC(0.624 ns) + CELL(0.970 ns) = 5.066 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.651 ns) 6.560 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X29_Y12_N4 1 " "Info: 4: + IC(0.843 ns) + CELL(0.651 ns) = 6.560 ns; Loc. = LCCOMB_X29_Y12_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.577 ns) 7.493 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X29_Y12_N6 1 " "Info: 5: + IC(0.356 ns) + CELL(0.577 ns) = 7.493 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.000 ns) 10.082 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G2 8 " "Info: 6: + IC(2.589 ns) + CELL(0.000 ns) = 10.082 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 11.654 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X25_Y13_N17 2 " "Info: 7: + IC(0.906 ns) + CELL(0.666 ns) = 11.654 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.392 ns ( 37.69 % ) " "Info: Total cell delay = 4.392 ns ( 37.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.262 ns ( 62.31 % ) " "Info: Total interconnect delay = 7.262 ns ( 62.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.654 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.654 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.944ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 0.984ns 0.544ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.437 ns" { uIR5 38_decoder:inst11|inst11~105 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.437 ns" { uIR5 {} uIR5~combout {} 38_decoder:inst11|inst11~105 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.949ns 0.381ns 1.811ns 0.906ns } { 0.000ns 0.984ns 0.370ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.654 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.654 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.944ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 0.984ns 0.544ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.940 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.940 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.739ns 0.370ns 0.366ns 0.374ns 0.401ns 0.383ns 0.384ns 0.388ns 1.052ns 1.155ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.646ns 0.370ns 0.616ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.437 ns" { uIR5 38_decoder:inst11|inst11~105 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.437 ns" { uIR5 {} uIR5~combout {} 38_decoder:inst11|inst11~105 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.949ns 0.381ns 1.811ns 0.906ns } { 0.000ns 0.984ns 0.370ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.654 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.654 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.944ns 0.624ns 0.843ns 0.356ns 2.589ns 0.906ns } { 0.000ns 0.984ns 0.544ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 CP 1.664 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1\" for clock \"CP\" (Hold time is 1.664 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.900 ns + Largest " "Info: + Largest clock skew is 6.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 12.259 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 12.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1448 -720 -552 -1432 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.206 ns) 2.694 ns START_STOP_NEW:inst3\|inst31 2 COMB LCCOMB_X29_Y12_N26 9 " "Info: 2: + IC(1.338 ns) + CELL(0.206 ns) = 2.694 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { CP START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.651 ns) 4.069 ns inst16 3 COMB LCCOMB_X29_Y12_N12 8 " "Info: 3: + IC(0.724 ns) + CELL(0.651 ns) = 4.069 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.970 ns) 5.663 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X28_Y12_N11 18 " "Info: 4: + IC(0.624 ns) + CELL(0.970 ns) = 5.663 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.651 ns) 7.157 ns register_4x:inst8\|inst5~28 5 COMB LCCOMB_X29_Y12_N4 1 " "Info: 5: + IC(0.843 ns) + CELL(0.651 ns) = 7.157 ns; Loc. = LCCOMB_X29_Y12_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.577 ns) 8.090 ns register_4x:inst8\|inst5 6 COMB LCCOMB_X29_Y12_N6 1 " "Info: 6: + IC(0.356 ns) + CELL(0.577 ns) = 8.090 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.000 ns) 10.679 ns register_4x:inst8\|inst5~clkctrl 7 COMB CLKCTRL_G2 8 " "Info: 7: + IC(2.589 ns) + CELL(0.000 ns) = 10.679 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 12.259 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 8 REG LCFF_X29_Y13_N3 2 " "Info: 8: + IC(0.914 ns) + CELL(0.666 ns) = 12.259 ns; Loc. = LCFF_X29_Y13_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.871 ns ( 39.73 % ) " "Info: Total cell delay = 4.871 ns ( 39.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.388 ns ( 60.27 % ) " "Info: Total interconnect delay = 7.388 ns ( 60.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.259 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.259 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.338ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 1.150ns 0.206ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 5.359 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 5.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1448 -720 -552 -1432 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.206 ns) 2.694 ns START_STOP_NEW:inst3\|inst31 2 COMB LCCOMB_X29_Y12_N26 9 " "Info: 2: + IC(1.338 ns) + CELL(0.206 ns) = 2.694 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { CP START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.651 ns) 4.069 ns inst16 3 COMB LCCOMB_X29_Y12_N12 8 " "Info: 3: + IC(0.724 ns) + CELL(0.651 ns) = 4.069 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.666 ns) 5.359 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X28_Y12_N11 18 " "Info: 4: + IC(0.624 ns) + CELL(0.666 ns) = 5.359 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.673 ns ( 49.88 % ) " "Info: Total cell delay = 2.673 ns ( 49.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.686 ns ( 50.12 % ) " "Info: Total interconnect delay = 2.686 ns ( 50.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.359 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.338ns 0.724ns 0.624ns } { 0.000ns 1.150ns 0.206ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.259 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.259 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.338ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 1.150ns 0.206ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.359 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.338ns 0.724ns 0.624ns } { 0.000ns 1.150ns 0.206ns 0.651ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.238 ns - Shortest register register " "Info: - Shortest register to register delay is 5.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X28_Y12_N11 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.615 ns) 1.833 ns mux2-8:B_sclector\|inst8~129 2 COMB LCCOMB_X29_Y13_N24 1 " "Info: 2: + IC(1.218 ns) + CELL(0.615 ns) = 1.833 ns; Loc. = LCCOMB_X29_Y13_N24; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst8~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 240 408 472 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.206 ns) 2.711 ns mux2-8:B_sclector\|inst8~130 3 COMB LCCOMB_X30_Y13_N28 2 " "Info: 3: + IC(0.672 ns) + CELL(0.206 ns) = 2.711 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst8~130'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 240 408 472 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.295 ns ALU_parallel_8b:inst4\|74181:inst1\|45~119 4 COMB LCCOMB_X30_Y13_N24 2 " "Info: 4: + IC(0.378 ns) + CELL(0.206 ns) = 3.295 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|45~119'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 4.053 ns ALU_parallel_8b:inst4\|74181:inst1\|82~171 5 COMB LCCOMB_X30_Y13_N26 8 " "Info: 5: + IC(0.388 ns) + CELL(0.370 ns) = 4.053 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~171'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.460 ns) 5.238 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 6 REG LCFF_X29_Y13_N3 2 " "Info: 6: + IC(0.725 ns) + CELL(0.460 ns) = 5.238 ns; Loc. = LCFF_X29_Y13_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 35.45 % ) " "Info: Total cell delay = 1.857 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.381 ns ( 64.55 % ) " "Info: Total interconnect delay = 3.381 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst8~129 {} mux2-8:B_sclector|inst8~130 {} ALU_parallel_8b:inst4|74181:inst1|45~119 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 1.218ns 0.672ns 0.378ns 0.388ns 0.725ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.259 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.259 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.338ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 1.150ns 0.206ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.359 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.338ns 0.724ns 0.624ns } { 0.000ns 1.150ns 0.206ns 0.651ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst8~129 {} mux2-8:B_sclector|inst8~130 {} ALU_parallel_8b:inst4|74181:inst1|45~119 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 1.218ns 0.672ns 0.378ns 0.388ns 0.725ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 START 1.664 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1\" for clock \"START\" (Hold time is 1.664 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.900 ns + Largest " "Info: + Largest clock skew is 6.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 13.674 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 13.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1400 -720 -552 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.206 ns) 2.689 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y11_N10 1 " "Info: 2: + IC(1.333 ns) + CELL(0.206 ns) = 2.689 ns; Loc. = LCCOMB_X30_Y11_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { START START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.319 ns) 4.109 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X29_Y12_N26 9 " "Info: 3: + IC(1.101 ns) + CELL(0.319 ns) = 4.109 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.651 ns) 5.484 ns inst16 4 COMB LCCOMB_X29_Y12_N12 8 " "Info: 4: + IC(0.724 ns) + CELL(0.651 ns) = 5.484 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.970 ns) 7.078 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 5 REG LCFF_X28_Y12_N11 18 " "Info: 5: + IC(0.624 ns) + CELL(0.970 ns) = 7.078 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.651 ns) 8.572 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X29_Y12_N4 1 " "Info: 6: + IC(0.843 ns) + CELL(0.651 ns) = 8.572 ns; Loc. = LCCOMB_X29_Y12_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.577 ns) 9.505 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X29_Y12_N6 1 " "Info: 7: + IC(0.356 ns) + CELL(0.577 ns) = 9.505 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.000 ns) 12.094 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G2 8 " "Info: 8: + IC(2.589 ns) + CELL(0.000 ns) = 12.094 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 13.674 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 9 REG LCFF_X29_Y13_N3 2 " "Info: 9: + IC(0.914 ns) + CELL(0.666 ns) = 13.674 ns; Loc. = LCFF_X29_Y13_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.190 ns ( 37.96 % ) " "Info: Total cell delay = 5.190 ns ( 37.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.484 ns ( 62.04 % ) " "Info: Total interconnect delay = 8.484 ns ( 62.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.674 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.674 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.333ns 1.101ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 6.774 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 6.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1400 -720 -552 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.206 ns) 2.689 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y11_N10 1 " "Info: 2: + IC(1.333 ns) + CELL(0.206 ns) = 2.689 ns; Loc. = LCCOMB_X30_Y11_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { START START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.319 ns) 4.109 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X29_Y12_N26 9 " "Info: 3: + IC(1.101 ns) + CELL(0.319 ns) = 4.109 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.651 ns) 5.484 ns inst16 4 COMB LCCOMB_X29_Y12_N12 8 " "Info: 4: + IC(0.724 ns) + CELL(0.651 ns) = 5.484 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.666 ns) 6.774 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 5 REG LCFF_X28_Y12_N11 18 " "Info: 5: + IC(0.624 ns) + CELL(0.666 ns) = 6.774 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.992 ns ( 44.17 % ) " "Info: Total cell delay = 2.992 ns ( 44.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.782 ns ( 55.83 % ) " "Info: Total interconnect delay = 3.782 ns ( 55.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.774 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.774 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.333ns 1.101ns 0.724ns 0.624ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.674 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.674 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.333ns 1.101ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.774 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.774 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.333ns 1.101ns 0.724ns 0.624ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.651ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.238 ns - Shortest register register " "Info: - Shortest register to register delay is 5.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X28_Y12_N11 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.615 ns) 1.833 ns mux2-8:B_sclector\|inst8~129 2 COMB LCCOMB_X29_Y13_N24 1 " "Info: 2: + IC(1.218 ns) + CELL(0.615 ns) = 1.833 ns; Loc. = LCCOMB_X29_Y13_N24; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst8~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 240 408 472 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.206 ns) 2.711 ns mux2-8:B_sclector\|inst8~130 3 COMB LCCOMB_X30_Y13_N28 2 " "Info: 3: + IC(0.672 ns) + CELL(0.206 ns) = 2.711 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst8~130'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 240 408 472 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.295 ns ALU_parallel_8b:inst4\|74181:inst1\|45~119 4 COMB LCCOMB_X30_Y13_N24 2 " "Info: 4: + IC(0.378 ns) + CELL(0.206 ns) = 3.295 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|45~119'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 4.053 ns ALU_parallel_8b:inst4\|74181:inst1\|82~171 5 COMB LCCOMB_X30_Y13_N26 8 " "Info: 5: + IC(0.388 ns) + CELL(0.370 ns) = 4.053 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~171'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.460 ns) 5.238 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 6 REG LCFF_X29_Y13_N3 2 " "Info: 6: + IC(0.725 ns) + CELL(0.460 ns) = 5.238 ns; Loc. = LCFF_X29_Y13_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 35.45 % ) " "Info: Total cell delay = 1.857 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.381 ns ( 64.55 % ) " "Info: Total interconnect delay = 3.381 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst8~129 {} mux2-8:B_sclector|inst8~130 {} ALU_parallel_8b:inst4|74181:inst1|45~119 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 1.218ns 0.672ns 0.378ns 0.388ns 0.725ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.674 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.674 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.333ns 1.101ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.774 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.774 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.333ns 1.101ns 0.724ns 0.624ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.651ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst8~129 {} mux2-8:B_sclector|inst8~130 {} ALU_parallel_8b:inst4|74181:inst1|45~119 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 1.218ns 0.672ns 0.378ns 0.388ns 0.725ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 CLR 1.664 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1\" for clock \"CLR\" (Hold time is 1.664 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.900 ns + Largest " "Info: + Largest clock skew is 6.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 15.244 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 15.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.885 ns) + CELL(0.370 ns) 4.259 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y11_N10 1 " "Info: 2: + IC(2.885 ns) + CELL(0.370 ns) = 4.259 ns; Loc. = LCCOMB_X30_Y11_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.255 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.319 ns) 5.679 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X29_Y12_N26 9 " "Info: 3: + IC(1.101 ns) + CELL(0.319 ns) = 5.679 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.651 ns) 7.054 ns inst16 4 COMB LCCOMB_X29_Y12_N12 8 " "Info: 4: + IC(0.724 ns) + CELL(0.651 ns) = 7.054 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.970 ns) 8.648 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 5 REG LCFF_X28_Y12_N11 18 " "Info: 5: + IC(0.624 ns) + CELL(0.970 ns) = 8.648 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.651 ns) 10.142 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X29_Y12_N4 1 " "Info: 6: + IC(0.843 ns) + CELL(0.651 ns) = 10.142 ns; Loc. = LCCOMB_X29_Y12_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.577 ns) 11.075 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X29_Y12_N6 1 " "Info: 7: + IC(0.356 ns) + CELL(0.577 ns) = 11.075 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.000 ns) 13.664 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G2 8 " "Info: 8: + IC(2.589 ns) + CELL(0.000 ns) = 13.664 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 15.244 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 9 REG LCFF_X29_Y13_N3 2 " "Info: 9: + IC(0.914 ns) + CELL(0.666 ns) = 15.244 ns; Loc. = LCFF_X29_Y13_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.208 ns ( 34.16 % ) " "Info: Total cell delay = 5.208 ns ( 34.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.036 ns ( 65.84 % ) " "Info: Total interconnect delay = 10.036 ns ( 65.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.244 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.244 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.885ns 1.101ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 8.344 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 8.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.885 ns) + CELL(0.370 ns) 4.259 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y11_N10 1 " "Info: 2: + IC(2.885 ns) + CELL(0.370 ns) = 4.259 ns; Loc. = LCCOMB_X30_Y11_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.255 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.319 ns) 5.679 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X29_Y12_N26 9 " "Info: 3: + IC(1.101 ns) + CELL(0.319 ns) = 5.679 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.651 ns) 7.054 ns inst16 4 COMB LCCOMB_X29_Y12_N12 8 " "Info: 4: + IC(0.724 ns) + CELL(0.651 ns) = 7.054 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.666 ns) 8.344 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 5 REG LCFF_X28_Y12_N11 18 " "Info: 5: + IC(0.624 ns) + CELL(0.666 ns) = 8.344 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.010 ns ( 36.07 % ) " "Info: Total cell delay = 3.010 ns ( 36.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.334 ns ( 63.93 % ) " "Info: Total interconnect delay = 5.334 ns ( 63.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.344 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.344 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.885ns 1.101ns 0.724ns 0.624ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.244 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.244 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.885ns 1.101ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.344 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.344 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.885ns 1.101ns 0.724ns 0.624ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.651ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.238 ns - Shortest register register " "Info: - Shortest register to register delay is 5.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X28_Y12_N11 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.615 ns) 1.833 ns mux2-8:B_sclector\|inst8~129 2 COMB LCCOMB_X29_Y13_N24 1 " "Info: 2: + IC(1.218 ns) + CELL(0.615 ns) = 1.833 ns; Loc. = LCCOMB_X29_Y13_N24; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst8~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 240 408 472 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.206 ns) 2.711 ns mux2-8:B_sclector\|inst8~130 3 COMB LCCOMB_X30_Y13_N28 2 " "Info: 3: + IC(0.672 ns) + CELL(0.206 ns) = 2.711 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst8~130'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 240 408 472 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.295 ns ALU_parallel_8b:inst4\|74181:inst1\|45~119 4 COMB LCCOMB_X30_Y13_N24 2 " "Info: 4: + IC(0.378 ns) + CELL(0.206 ns) = 3.295 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|45~119'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 4.053 ns ALU_parallel_8b:inst4\|74181:inst1\|82~171 5 COMB LCCOMB_X30_Y13_N26 8 " "Info: 5: + IC(0.388 ns) + CELL(0.370 ns) = 4.053 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~171'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.460 ns) 5.238 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 6 REG LCFF_X29_Y13_N3 2 " "Info: 6: + IC(0.725 ns) + CELL(0.460 ns) = 5.238 ns; Loc. = LCFF_X29_Y13_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 35.45 % ) " "Info: Total cell delay = 1.857 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.381 ns ( 64.55 % ) " "Info: Total interconnect delay = 3.381 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst8~129 {} mux2-8:B_sclector|inst8~130 {} ALU_parallel_8b:inst4|74181:inst1|45~119 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 1.218ns 0.672ns 0.378ns 0.388ns 0.725ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.244 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.244 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.885ns 1.101ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.344 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.344 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.885ns 1.101ns 0.724ns 0.624ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.651ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst8~129 {} mux2-8:B_sclector|inst8~130 {} ALU_parallel_8b:inst4|74181:inst1|45~119 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 1.218ns 0.672ns 0.378ns 0.388ns 0.725ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR6 29 " "Warning: Circuit may not operate. Detected 29 non-operational path(s) clocked by clock \"uIR6\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 uIR6 1.664 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1\" for clock \"uIR6\" (Hold time is 1.664 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.900 ns + Largest " "Info: + Largest clock skew is 6.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 11.668 ns + Longest register " "Info: + Longest clock path from clock \"uIR6\" to destination register is 11.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.114 ns) + CELL(0.370 ns) 3.478 ns inst16 2 COMB LCCOMB_X29_Y12_N12 8 " "Info: 2: + IC(2.114 ns) + CELL(0.370 ns) = 3.478 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.970 ns) 5.072 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X28_Y12_N11 18 " "Info: 3: + IC(0.624 ns) + CELL(0.970 ns) = 5.072 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.651 ns) 6.566 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X29_Y12_N4 1 " "Info: 4: + IC(0.843 ns) + CELL(0.651 ns) = 6.566 ns; Loc. = LCCOMB_X29_Y12_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.577 ns) 7.499 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X29_Y12_N6 1 " "Info: 5: + IC(0.356 ns) + CELL(0.577 ns) = 7.499 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.000 ns) 10.088 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G2 8 " "Info: 6: + IC(2.589 ns) + CELL(0.000 ns) = 10.088 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 11.668 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 7 REG LCFF_X29_Y13_N3 2 " "Info: 7: + IC(0.914 ns) + CELL(0.666 ns) = 11.668 ns; Loc. = LCFF_X29_Y13_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.228 ns ( 36.24 % ) " "Info: Total cell delay = 4.228 ns ( 36.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.440 ns ( 63.76 % ) " "Info: Total interconnect delay = 7.440 ns ( 63.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.668 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.668 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.114ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 4.768 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR6\" to source register is 4.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.114 ns) + CELL(0.370 ns) 3.478 ns inst16 2 COMB LCCOMB_X29_Y12_N12 8 " "Info: 2: + IC(2.114 ns) + CELL(0.370 ns) = 3.478 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.666 ns) 4.768 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X28_Y12_N11 18 " "Info: 3: + IC(0.624 ns) + CELL(0.666 ns) = 4.768 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 42.58 % ) " "Info: Total cell delay = 2.030 ns ( 42.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.738 ns ( 57.42 % ) " "Info: Total interconnect delay = 2.738 ns ( 57.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.768 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.768 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.114ns 0.624ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.668 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.668 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.114ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.768 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.768 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.114ns 0.624ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.238 ns - Shortest register register " "Info: - Shortest register to register delay is 5.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X28_Y12_N11 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.615 ns) 1.833 ns mux2-8:B_sclector\|inst8~129 2 COMB LCCOMB_X29_Y13_N24 1 " "Info: 2: + IC(1.218 ns) + CELL(0.615 ns) = 1.833 ns; Loc. = LCCOMB_X29_Y13_N24; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst8~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 240 408 472 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.206 ns) 2.711 ns mux2-8:B_sclector\|inst8~130 3 COMB LCCOMB_X30_Y13_N28 2 " "Info: 3: + IC(0.672 ns) + CELL(0.206 ns) = 2.711 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst8~130'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 240 408 472 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.295 ns ALU_parallel_8b:inst4\|74181:inst1\|45~119 4 COMB LCCOMB_X30_Y13_N24 2 " "Info: 4: + IC(0.378 ns) + CELL(0.206 ns) = 3.295 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|45~119'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 4.053 ns ALU_parallel_8b:inst4\|74181:inst1\|82~171 5 COMB LCCOMB_X30_Y13_N26 8 " "Info: 5: + IC(0.388 ns) + CELL(0.370 ns) = 4.053 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~171'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.460 ns) 5.238 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 6 REG LCFF_X29_Y13_N3 2 " "Info: 6: + IC(0.725 ns) + CELL(0.460 ns) = 5.238 ns; Loc. = LCFF_X29_Y13_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 35.45 % ) " "Info: Total cell delay = 1.857 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.381 ns ( 64.55 % ) " "Info: Total interconnect delay = 3.381 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst8~129 {} mux2-8:B_sclector|inst8~130 {} ALU_parallel_8b:inst4|74181:inst1|45~119 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 1.218ns 0.672ns 0.378ns 0.388ns 0.725ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.668 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.668 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.114ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.768 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.768 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.114ns 0.624ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst8~129 {} mux2-8:B_sclector|inst8~130 {} ALU_parallel_8b:inst4|74181:inst1|45~119 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 1.218ns 0.672ns 0.378ns 0.388ns 0.725ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR4 20 " "Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock \"uIR4\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 uIR4 1.664 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1\" for clock \"uIR4\" (Hold time is 1.664 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.900 ns + Largest " "Info: + Largest clock skew is 6.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 11.682 ns + Longest register " "Info: + Longest clock path from clock \"uIR4\" to destination register is 11.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.306 ns) + CELL(0.202 ns) 3.492 ns inst16 2 COMB LCCOMB_X29_Y12_N12 8 " "Info: 2: + IC(2.306 ns) + CELL(0.202 ns) = 3.492 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.970 ns) 5.086 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X28_Y12_N11 18 " "Info: 3: + IC(0.624 ns) + CELL(0.970 ns) = 5.086 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.651 ns) 6.580 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X29_Y12_N4 1 " "Info: 4: + IC(0.843 ns) + CELL(0.651 ns) = 6.580 ns; Loc. = LCCOMB_X29_Y12_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.577 ns) 7.513 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X29_Y12_N6 1 " "Info: 5: + IC(0.356 ns) + CELL(0.577 ns) = 7.513 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.000 ns) 10.102 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G2 8 " "Info: 6: + IC(2.589 ns) + CELL(0.000 ns) = 10.102 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 11.682 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 7 REG LCFF_X29_Y13_N3 2 " "Info: 7: + IC(0.914 ns) + CELL(0.666 ns) = 11.682 ns; Loc. = LCFF_X29_Y13_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.050 ns ( 34.67 % ) " "Info: Total cell delay = 4.050 ns ( 34.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.632 ns ( 65.33 % ) " "Info: Total interconnect delay = 7.632 ns ( 65.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.682 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.682 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.306ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 4.782 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR4\" to source register is 4.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.306 ns) + CELL(0.202 ns) 3.492 ns inst16 2 COMB LCCOMB_X29_Y12_N12 8 " "Info: 2: + IC(2.306 ns) + CELL(0.202 ns) = 3.492 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.666 ns) 4.782 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X28_Y12_N11 18 " "Info: 3: + IC(0.624 ns) + CELL(0.666 ns) = 4.782 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.852 ns ( 38.73 % ) " "Info: Total cell delay = 1.852 ns ( 38.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.930 ns ( 61.27 % ) " "Info: Total interconnect delay = 2.930 ns ( 61.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.782 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.782 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.306ns 0.624ns } { 0.000ns 0.984ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.682 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.682 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.306ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.782 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.782 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.306ns 0.624ns } { 0.000ns 0.984ns 0.202ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.238 ns - Shortest register register " "Info: - Shortest register to register delay is 5.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X28_Y12_N11 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.615 ns) 1.833 ns mux2-8:B_sclector\|inst8~129 2 COMB LCCOMB_X29_Y13_N24 1 " "Info: 2: + IC(1.218 ns) + CELL(0.615 ns) = 1.833 ns; Loc. = LCCOMB_X29_Y13_N24; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst8~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 240 408 472 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.206 ns) 2.711 ns mux2-8:B_sclector\|inst8~130 3 COMB LCCOMB_X30_Y13_N28 2 " "Info: 3: + IC(0.672 ns) + CELL(0.206 ns) = 2.711 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst8~130'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 240 408 472 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.295 ns ALU_parallel_8b:inst4\|74181:inst1\|45~119 4 COMB LCCOMB_X30_Y13_N24 2 " "Info: 4: + IC(0.378 ns) + CELL(0.206 ns) = 3.295 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|45~119'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 4.053 ns ALU_parallel_8b:inst4\|74181:inst1\|82~171 5 COMB LCCOMB_X30_Y13_N26 8 " "Info: 5: + IC(0.388 ns) + CELL(0.370 ns) = 4.053 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~171'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.460 ns) 5.238 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 6 REG LCFF_X29_Y13_N3 2 " "Info: 6: + IC(0.725 ns) + CELL(0.460 ns) = 5.238 ns; Loc. = LCFF_X29_Y13_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 35.45 % ) " "Info: Total cell delay = 1.857 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.381 ns ( 64.55 % ) " "Info: Total interconnect delay = 3.381 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst8~129 {} mux2-8:B_sclector|inst8~130 {} ALU_parallel_8b:inst4|74181:inst1|45~119 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 1.218ns 0.672ns 0.378ns 0.388ns 0.725ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.682 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.682 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.306ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.782 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.782 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.306ns 0.624ns } { 0.000ns 0.984ns 0.202ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst8~129 {} mux2-8:B_sclector|inst8~130 {} ALU_parallel_8b:inst4|74181:inst1|45~119 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 1.218ns 0.672ns 0.378ns 0.388ns 0.725ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR5 20 " "Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock \"uIR5\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 uIR5 1.664 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1\" for clock \"uIR5\" (Hold time is 1.664 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.900 ns + Largest " "Info: + Largest clock skew is 6.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 11.662 ns + Longest register " "Info: + Longest clock path from clock \"uIR5\" to destination register is 11.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.544 ns) 3.472 ns inst16 2 COMB LCCOMB_X29_Y12_N12 8 " "Info: 2: + IC(1.944 ns) + CELL(0.544 ns) = 3.472 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.970 ns) 5.066 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X28_Y12_N11 18 " "Info: 3: + IC(0.624 ns) + CELL(0.970 ns) = 5.066 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.651 ns) 6.560 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X29_Y12_N4 1 " "Info: 4: + IC(0.843 ns) + CELL(0.651 ns) = 6.560 ns; Loc. = LCCOMB_X29_Y12_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.577 ns) 7.493 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X29_Y12_N6 1 " "Info: 5: + IC(0.356 ns) + CELL(0.577 ns) = 7.493 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.000 ns) 10.082 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G2 8 " "Info: 6: + IC(2.589 ns) + CELL(0.000 ns) = 10.082 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 11.662 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 7 REG LCFF_X29_Y13_N3 2 " "Info: 7: + IC(0.914 ns) + CELL(0.666 ns) = 11.662 ns; Loc. = LCFF_X29_Y13_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.392 ns ( 37.66 % ) " "Info: Total cell delay = 4.392 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.270 ns ( 62.34 % ) " "Info: Total interconnect delay = 7.270 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.662 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.662 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.944ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 0.984ns 0.544ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 4.762 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR5\" to source register is 4.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.544 ns) 3.472 ns inst16 2 COMB LCCOMB_X29_Y12_N12 8 " "Info: 2: + IC(1.944 ns) + CELL(0.544 ns) = 3.472 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.666 ns) 4.762 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X28_Y12_N11 18 " "Info: 3: + IC(0.624 ns) + CELL(0.666 ns) = 4.762 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.194 ns ( 46.07 % ) " "Info: Total cell delay = 2.194 ns ( 46.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.568 ns ( 53.93 % ) " "Info: Total interconnect delay = 2.568 ns ( 53.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.762 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.762 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.944ns 0.624ns } { 0.000ns 0.984ns 0.544ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.662 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.662 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.944ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 0.984ns 0.544ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.762 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.762 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.944ns 0.624ns } { 0.000ns 0.984ns 0.544ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.238 ns - Shortest register register " "Info: - Shortest register to register delay is 5.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X28_Y12_N11 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.615 ns) 1.833 ns mux2-8:B_sclector\|inst8~129 2 COMB LCCOMB_X29_Y13_N24 1 " "Info: 2: + IC(1.218 ns) + CELL(0.615 ns) = 1.833 ns; Loc. = LCCOMB_X29_Y13_N24; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst8~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 240 408 472 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.206 ns) 2.711 ns mux2-8:B_sclector\|inst8~130 3 COMB LCCOMB_X30_Y13_N28 2 " "Info: 3: + IC(0.672 ns) + CELL(0.206 ns) = 2.711 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst8~130'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 240 408 472 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.295 ns ALU_parallel_8b:inst4\|74181:inst1\|45~119 4 COMB LCCOMB_X30_Y13_N24 2 " "Info: 4: + IC(0.378 ns) + CELL(0.206 ns) = 3.295 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|45~119'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 4.053 ns ALU_parallel_8b:inst4\|74181:inst1\|82~171 5 COMB LCCOMB_X30_Y13_N26 8 " "Info: 5: + IC(0.388 ns) + CELL(0.370 ns) = 4.053 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~171'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.460 ns) 5.238 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 6 REG LCFF_X29_Y13_N3 2 " "Info: 6: + IC(0.725 ns) + CELL(0.460 ns) = 5.238 ns; Loc. = LCFF_X29_Y13_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 35.45 % ) " "Info: Total cell delay = 1.857 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.381 ns ( 64.55 % ) " "Info: Total interconnect delay = 3.381 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst8~129 {} mux2-8:B_sclector|inst8~130 {} ALU_parallel_8b:inst4|74181:inst1|45~119 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 1.218ns 0.672ns 0.378ns 0.388ns 0.725ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.662 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.662 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.944ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 0.984ns 0.544ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.762 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.762 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.944ns 0.624ns } { 0.000ns 0.984ns 0.544ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst8~129 mux2-8:B_sclector|inst8~130 ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.238 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst8~129 {} mux2-8:B_sclector|inst8~130 {} ALU_parallel_8b:inst4|74181:inst1|45~119 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 1.218ns 0.672ns 0.378ns 0.388ns 0.725ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst A_PC uIR6 9.139 ns register " "Info: tsu for register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst\" (data pin = \"A_PC\", clock pin = \"uIR6\") is 9.139 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.184 ns + Longest pin register " "Info: + Longest pin to register delay is 16.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns A_PC 1 PIN PIN_108 8 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 8; PIN Node = 'A_PC'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_PC } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -288 -88 80 -272 "A_PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.956 ns) + CELL(0.651 ns) 8.612 ns ALU_parallel_8b:inst4\|74181:inst\|43~118 2 COMB LCCOMB_X25_Y13_N18 2 " "Info: 2: + IC(6.956 ns) + CELL(0.651 ns) = 8.612 ns; Loc. = LCCOMB_X25_Y13_N18; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~118'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.607 ns" { A_PC ALU_parallel_8b:inst4|74181:inst|43~118 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.624 ns) 9.917 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 3 COMB LCCOMB_X26_Y13_N24 3 " "Info: 3: + IC(0.681 ns) + CELL(0.624 ns) = 9.917 ns; Loc. = LCCOMB_X26_Y13_N24; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { ALU_parallel_8b:inst4|74181:inst|43~118 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.646 ns) 10.964 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 4 COMB LCCOMB_X26_Y13_N4 2 " "Info: 4: + IC(0.401 ns) + CELL(0.646 ns) = 10.964 ns; Loc. = LCCOMB_X26_Y13_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 11.717 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 5 COMB LCCOMB_X26_Y13_N14 4 " "Info: 5: + IC(0.383 ns) + CELL(0.370 ns) = 11.717 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.616 ns) 12.717 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 6 COMB LCCOMB_X26_Y13_N18 3 " "Info: 6: + IC(0.384 ns) + CELL(0.616 ns) = 12.717 ns; Loc. = LCCOMB_X26_Y13_N18; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 13.311 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 7 COMB LCCOMB_X26_Y13_N30 1 " "Info: 7: + IC(0.388 ns) + CELL(0.206 ns) = 13.311 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.206 ns) 14.569 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 8 COMB LCCOMB_X30_Y13_N2 8 " "Info: 8: + IC(1.052 ns) + CELL(0.206 ns) = 14.569 ns; Loc. = LCCOMB_X30_Y13_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.460 ns) 16.184 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 9 REG LCFF_X29_Y12_N1 1 " "Info: 9: + IC(1.155 ns) + CELL(0.460 ns) = 16.184 ns; Loc. = LCFF_X29_Y12_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.784 ns ( 29.56 % ) " "Info: Total cell delay = 4.784 ns ( 29.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.400 ns ( 70.44 % ) " "Info: Total interconnect delay = 11.400 ns ( 70.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.184 ns" { A_PC ALU_parallel_8b:inst4|74181:inst|43~118 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.184 ns" { A_PC {} A_PC~combout {} ALU_parallel_8b:inst4|74181:inst|43~118 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 6.956ns 0.681ns 0.401ns 0.383ns 0.384ns 0.388ns 1.052ns 1.155ns } { 0.000ns 1.005ns 0.651ns 0.624ns 0.646ns 0.370ns 0.616ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 7.005 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR6\" to destination register is 7.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.129 ns) + CELL(0.499 ns) 3.622 ns register_4x:inst8\|inst7 2 COMB LCCOMB_X29_Y12_N22 1 " "Info: 2: + IC(2.129 ns) + CELL(0.499 ns) = 3.622 ns; Loc. = LCCOMB_X29_Y12_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { uIR6 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.000 ns) 5.433 ns register_4x:inst8\|inst7~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.811 ns) + CELL(0.000 ns) = 5.433 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 7.005 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X29_Y12_N1 1 " "Info: 4: + IC(0.906 ns) + CELL(0.666 ns) = 7.005 ns; Loc. = LCFF_X29_Y12_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.159 ns ( 30.82 % ) " "Info: Total cell delay = 2.159 ns ( 30.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.846 ns ( 69.18 % ) " "Info: Total interconnect delay = 4.846 ns ( 69.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.005 ns" { uIR6 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.005 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.129ns 1.811ns 0.906ns } { 0.000ns 0.994ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.184 ns" { A_PC ALU_parallel_8b:inst4|74181:inst|43~118 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.184 ns" { A_PC {} A_PC~combout {} ALU_parallel_8b:inst4|74181:inst|43~118 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 6.956ns 0.681ns 0.401ns 0.383ns 0.384ns 0.388ns 1.052ns 1.155ns } { 0.000ns 1.005ns 0.651ns 0.624ns 0.646ns 0.370ns 0.616ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.005 ns" { uIR6 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.005 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.129ns 1.811ns 0.906ns } { 0.000ns 0.994ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLR A7 register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst 19.162 ns register " "Info: tco from clock \"CLR\" to destination pin \"A7\" through register \"register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst\" is 19.162 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 13.114 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to source register is 13.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.885 ns) + CELL(0.370 ns) 4.259 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y11_N10 1 " "Info: 2: + IC(2.885 ns) + CELL(0.370 ns) = 4.259 ns; Loc. = LCCOMB_X30_Y11_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.255 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.319 ns) 5.679 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X29_Y12_N26 9 " "Info: 3: + IC(1.101 ns) + CELL(0.319 ns) = 5.679 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.206 ns) 8.032 ns inst17 4 COMB LCCOMB_X29_Y12_N28 1 " "Info: 4: + IC(2.147 ns) + CELL(0.206 ns) = 8.032 ns; Loc. = LCCOMB_X29_Y12_N28; Fanout = 1; COMB Node = 'inst17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { START_STOP_NEW:inst3|inst31 inst17 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.510 ns) + CELL(0.000 ns) 11.542 ns inst17~clkctrl 5 COMB CLKCTRL_G4 8 " "Info: 5: + IC(3.510 ns) + CELL(0.000 ns) = 11.542 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst17~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.510 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 13.114 ns register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst 6 REG LCFF_X29_Y12_N17 1 " "Info: 6: + IC(0.906 ns) + CELL(0.666 ns) = 13.114 ns; Loc. = LCFF_X29_Y12_N17; Fanout = 1; REG Node = 'register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { inst17~clkctrl register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.565 ns ( 19.56 % ) " "Info: Total cell delay = 2.565 ns ( 19.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.549 ns ( 80.44 % ) " "Info: Total interconnect delay = 10.549 ns ( 80.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.114 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst17 inst17~clkctrl register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.114 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst17 {} inst17~clkctrl {} register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.885ns 1.101ns 2.147ns 3.510ns 0.906ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.744 ns + Longest register pin " "Info: + Longest register to pin delay is 5.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst 1 REG LCFF_X29_Y12_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y12_N17; Fanout = 1; REG Node = 'register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.478 ns) + CELL(3.266 ns) 5.744 ns A7 2 PIN PIN_179 0 " "Info: 2: + IC(2.478 ns) + CELL(3.266 ns) = 5.744 ns; Loc. = PIN_179; Fanout = 0; PIN Node = 'A7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.744 ns" { register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst A7 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -528 2392 2408 -352 "A7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.266 ns ( 56.86 % ) " "Info: Total cell delay = 3.266 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.478 ns ( 43.14 % ) " "Info: Total interconnect delay = 2.478 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.744 ns" { register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst A7 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.744 ns" { register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst {} A7 {} } { 0.000ns 2.478ns } { 0.000ns 3.266ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.114 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst17 inst17~clkctrl register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.114 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst17 {} inst17~clkctrl {} register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.885ns 1.101ns 2.147ns 3.510ns 0.906ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.744 ns" { register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst A7 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.744 ns" { register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst {} A7 {} } { 0.000ns 2.478ns } { 0.000ns 3.266ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "WE RD_OUT 13.893 ns Longest " "Info: Longest tpd from source pin \"WE\" to destination pin \"RD_OUT\" is 13.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns WE 1 PIN PIN_104 2 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 2; PIN Node = 'WE'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1120 -1096 -928 -1104 "WE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.470 ns) + CELL(0.505 ns) 7.969 ns 24_decoder:inst2\|inst5 2 COMB LCCOMB_X25_Y1_N16 1 " "Info: 2: + IC(6.470 ns) + CELL(0.505 ns) = 7.969 ns; Loc. = LCCOMB_X25_Y1_N16; Fanout = 1; COMB Node = '24_decoder:inst2\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.975 ns" { WE 24_decoder:inst2|inst5 } "NODE_NAME" } } { "24_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/24_decoder.bdf" { { 232 544 608 280 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.628 ns) + CELL(3.296 ns) 13.893 ns RD_OUT 3 PIN PIN_63 0 " "Info: 3: + IC(2.628 ns) + CELL(3.296 ns) = 13.893 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'RD_OUT'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.924 ns" { 24_decoder:inst2|inst5 RD_OUT } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1120 -720 -544 -1104 "RD_OUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.795 ns ( 34.51 % ) " "Info: Total cell delay = 4.795 ns ( 34.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.098 ns ( 65.49 % ) " "Info: Total interconnect delay = 9.098 ns ( 65.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.893 ns" { WE 24_decoder:inst2|inst5 RD_OUT } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.893 ns" { WE {} WE~combout {} 24_decoder:inst2|inst5 {} RD_OUT {} } { 0.000ns 0.000ns 6.470ns 2.628ns } { 0.000ns 0.994ns 0.505ns 3.296ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 S0 CLR 5.713 ns register " "Info: th for register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1\" (data pin = \"S0\", clock pin = \"CLR\") is 5.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 15.244 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 15.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.885 ns) + CELL(0.370 ns) 4.259 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y11_N10 1 " "Info: 2: + IC(2.885 ns) + CELL(0.370 ns) = 4.259 ns; Loc. = LCCOMB_X30_Y11_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.255 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.319 ns) 5.679 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X29_Y12_N26 9 " "Info: 3: + IC(1.101 ns) + CELL(0.319 ns) = 5.679 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.651 ns) 7.054 ns inst16 4 COMB LCCOMB_X29_Y12_N12 8 " "Info: 4: + IC(0.724 ns) + CELL(0.651 ns) = 7.054 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.970 ns) 8.648 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 5 REG LCFF_X28_Y12_N11 18 " "Info: 5: + IC(0.624 ns) + CELL(0.970 ns) = 8.648 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.651 ns) 10.142 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X29_Y12_N4 1 " "Info: 6: + IC(0.843 ns) + CELL(0.651 ns) = 10.142 ns; Loc. = LCCOMB_X29_Y12_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.577 ns) 11.075 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X29_Y12_N6 1 " "Info: 7: + IC(0.356 ns) + CELL(0.577 ns) = 11.075 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.000 ns) 13.664 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G2 8 " "Info: 8: + IC(2.589 ns) + CELL(0.000 ns) = 13.664 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 15.244 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 9 REG LCFF_X29_Y13_N3 2 " "Info: 9: + IC(0.914 ns) + CELL(0.666 ns) = 15.244 ns; Loc. = LCFF_X29_Y13_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.208 ns ( 34.16 % ) " "Info: Total cell delay = 5.208 ns ( 34.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.036 ns ( 65.84 % ) " "Info: Total interconnect delay = 10.036 ns ( 65.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.244 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.244 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.885ns 1.101ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.837 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns S0 1 PIN PIN_116 8 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_116; Fanout = 8; PIN Node = 'S0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -776 408 576 -760 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.533 ns) + CELL(0.366 ns) 7.894 ns ALU_parallel_8b:inst4\|74181:inst1\|45~119 2 COMB LCCOMB_X30_Y13_N24 2 " "Info: 2: + IC(6.533 ns) + CELL(0.366 ns) = 7.894 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|45~119'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.899 ns" { S0 ALU_parallel_8b:inst4|74181:inst1|45~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 8.652 ns ALU_parallel_8b:inst4\|74181:inst1\|82~171 3 COMB LCCOMB_X30_Y13_N26 8 " "Info: 3: + IC(0.388 ns) + CELL(0.370 ns) = 8.652 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~171'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.460 ns) 9.837 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 4 REG LCFF_X29_Y13_N3 2 " "Info: 4: + IC(0.725 ns) + CELL(0.460 ns) = 9.837 ns; Loc. = LCFF_X29_Y13_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 22.27 % ) " "Info: Total cell delay = 2.191 ns ( 22.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.646 ns ( 77.73 % ) " "Info: Total interconnect delay = 7.646 ns ( 77.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.837 ns" { S0 ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.837 ns" { S0 {} S0~combout {} ALU_parallel_8b:inst4|74181:inst1|45~119 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 6.533ns 0.388ns 0.725ns } { 0.000ns 0.995ns 0.366ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.244 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.244 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.885ns 1.101ns 0.724ns 0.624ns 0.843ns 0.356ns 2.589ns 0.914ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.651ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.837 ns" { S0 ALU_parallel_8b:inst4|74181:inst1|45~119 ALU_parallel_8b:inst4|74181:inst1|82~171 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.837 ns" { S0 {} S0~combout {} ALU_parallel_8b:inst4|74181:inst1|45~119 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 6.533ns 0.388ns 0.725ns } { 0.000ns 0.995ns 0.366ns 0.370ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 13:25:19 2024 " "Info: Processing ended: Sat Apr 27 13:25:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
