opl3_fpga
=========
Reverse engineered RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer. Project is currently in progress. Follow the progress in http://forums.submarine.org.uk/phpBB/viewtopic.php?f=9&t=58132

The top level is targeted to the Digilent ZYBO board. The interface to the CPU is AXI4-Lite and the interface to the DAC is I2S.

Tools used are Modelsim, Vivado, Octave (for sample analysis), and SVEditor (for SystemVerilog file editing).
