Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
<<<<<<< HEAD
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Tue Feb 18 16:44:51 2020
| Host         : WIN-0JR3P7S3KIR running 64-bit major release  (build 9200)
=======
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 18 20:09:32 2020
| Host         : ALYSSAUNGERER running 64-bit major release  (build 9200)
>>>>>>> e3476fac0acbb45e280e0c5af85b50753f28473f
| Command      : report_control_sets -verbose -file vga_display_control_sets_placed.rpt
| Design       : vga_display
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
<<<<<<< HEAD
| Unused register locations in slices containing registers |    26 |
=======
| Unused register locations in slices containing registers |    45 |
>>>>>>> e3476fac0acbb45e280e0c5af85b50753f28473f
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
<<<<<<< HEAD
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     6 |
=======
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
>>>>>>> e3476fac0acbb45e280e0c5af85b50753f28473f
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
<<<<<<< HEAD
| >= 16              |     2 |
=======
| >= 16              |     1 |
>>>>>>> e3476fac0acbb45e280e0c5af85b50753f28473f
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
<<<<<<< HEAD
| No           | No                    | No                     |              25 |            9 |
| No           | No                    | Yes                    |              44 |           14 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
=======
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            5 |
>>>>>>> e3476fac0acbb45e280e0c5af85b50753f28473f
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

<<<<<<< HEAD
+-------------------+---------------+------------------------------+------------------+----------------+
|    Clock Signal   | Enable Signal |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------+---------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG    |               |                              |                1 |              1 |
|  dd/next_state__0 |               |                              |                2 |              6 |
|  dl/next_state__0 |               |                              |                2 |              6 |
|  dr/E[0]          |               | reset_IBUF                   |                2 |              6 |
|  dr/next_state__0 |               |                              |                2 |              6 |
|  du/E[0]          |               | reset_IBUF                   |                2 |              6 |
|  du/next_state__0 |               |                              |                2 |              6 |
|  clk_IBUF_BUFG    |               | clk3/period_count[0]_i_1_n_0 |                6 |             21 |
|  clk_1k_BUFG      |               | reset_IBUF                   |               14 |             44 |
+-------------------+---------------+------------------------------+------------------+----------------+
=======
+-----------------------+---------------+------------------------------+------------------+----------------+
|      Clock Signal     | Enable Signal |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------+---------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG        |               |                              |                1 |              1 |
|  clk2/clk_out_reg_0   |               |                              |                1 |              1 |
|  clk2/clk_out_reg_0   |               | display/HS0                  |                1 |              1 |
|  clk2/clk_out_reg_0   |               | display/VS_i_1_n_0           |                1 |              1 |
|  y_pos__0             |               | reset_IBUF                   |                2 |              6 |
|  x_pos_reg[9]_i_2_n_0 |               | reset_IBUF                   |                2 |              6 |
|  clk2/clk_out_reg_0   |               | display/hcounter[10]_i_1_n_0 |                5 |             11 |
|  clk2/clk_out_reg_0   | display/eqOp  | display/vcounter[10]_i_1_n_0 |                5 |             11 |
|  clk_IBUF_BUFG        |               | clk2/period_count[0]_i_1_n_0 |                6 |             21 |
+-----------------------+---------------+------------------------------+------------------+----------------+
>>>>>>> e3476fac0acbb45e280e0c5af85b50753f28473f


