// Seed: 3968211863
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  assign module_1.id_3 = 0;
  wire id_4;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1,
    input  logic id_2,
    input  uwire id_3
);
  assign id_1 = id_2;
  always
  fork
    id_1 <= 1'b0;
    id_1 = 1;
  join_none
  assign id_1 = id_2 == id_3;
  wor id_5, id_6, id_7;
  wire id_8;
  wire id_9;
  tri id_10, id_11, id_12;
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_5
  );
  assign id_12 = -1;
  assign id_5  = -1;
  wire id_14;
endmodule
