<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='743' type='bool llvm::ScheduleDAGTopologicalSort::IsReachable(const llvm::SUnit * SU, const llvm::SUnit * TargetSU)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='742'>/// Checks if \p SU is reachable from \p TargetSU.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='273' u='c' c='_ZN4llvm17ScheduleDAGInstrs11IsReachableEPNS_5SUnitES2_'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='947' u='c' c='_ZN4llvm17SwingSchedulerDAG17changeDependencesEv'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1422' u='c' c='_ZN4llvm17SwingSchedulerDAG17CopyToPhiMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='707' u='c' c='_ZN4llvm26ScheduleDAGTopologicalSort15WillCreateCycleEPNS_5SUnitES2_'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='711' u='c' c='_ZN4llvm26ScheduleDAGTopologicalSort15WillCreateCycleEPNS_5SUnitES2_'/>
<def f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='724' ll='740' type='bool llvm::ScheduleDAGTopologicalSort::IsReachable(const llvm::SUnit * SU, const llvm::SUnit * TargetSU)'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1201' u='c' c='_ZN4llvm17ScheduleDAGInstrs10canAddEdgeEPNS_5SUnitES2_'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1208' u='c' c='_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='213' u='c' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList11IsReachableEPKN4llvm5SUnitES4_'/>
