Rectnet: instantiated net with 18 neurons and 34 edges
,,,,,,,,,,,.......................Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:38:48 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(41): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 41
Warning (10229): Verilog HDL Expression warning at top.v(59): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 59
Warning (10229): Verilog HDL Expression warning at top.v(82): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 82
Warning (10229): Verilog HDL Expression warning at top.v(98): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 98
Warning (10229): Verilog HDL Expression warning at top.v(121): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 121
Warning (10229): Verilog HDL Expression warning at top.v(137): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 137
Warning (10229): Verilog HDL Expression warning at top.v(167): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 167
Warning (10229): Verilog HDL Expression warning at top.v(190): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 190
Warning (10229): Verilog HDL Expression warning at top.v(206): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 206
Warning (10229): Verilog HDL Expression warning at top.v(222): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 222
Warning (10229): Verilog HDL Expression warning at top.v(259): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 259
Warning (10229): Verilog HDL Expression warning at top.v(289): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 289
Warning (10229): Verilog HDL Expression warning at top.v(305): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 305
Warning (10229): Verilog HDL Expression warning at top.v(335): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 335
Warning (10229): Verilog HDL Expression warning at top.v(351): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 351
Warning (10229): Verilog HDL Expression warning at top.v(367): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 367
Warning (10229): Verilog HDL Expression warning at top.v(390): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 390
Warning (10229): Verilog HDL Expression warning at top.v(420): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 420
Warning (10229): Verilog HDL Expression warning at top.v(436): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 436
Warning (10259): Verilog HDL error at top.v(522): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 522
Warning (10229): Verilog HDL Expression warning at top.v(545): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 545
Warning (10259): Verilog HDL error at top.v(549): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 549
Warning (10259): Verilog HDL error at top.v(550): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 550
Warning (10259): Verilog HDL error at top.v(561): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 561
Warning (10229): Verilog HDL Expression warning at top.v(584): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 584
Warning (10259): Verilog HDL error at top.v(588): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 588
Warning (10259): Verilog HDL error at top.v(589): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 589
Warning (10259): Verilog HDL error at top.v(600): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 600
Warning (10229): Verilog HDL Expression warning at top.v(617): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 617
Warning (10259): Verilog HDL error at top.v(621): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 621
Warning (10259): Verilog HDL error at top.v(622): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 622
Warning (10229): Verilog HDL Expression warning at top.v(656): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 656
Warning (10259): Verilog HDL error at top.v(660): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 660
Warning (10259): Verilog HDL error at top.v(661): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 661
Warning (10259): Verilog HDL error at top.v(673): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 673
Warning (10229): Verilog HDL Expression warning at top.v(689): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 689
Warning (10259): Verilog HDL error at top.v(693): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 693
Warning (10259): Verilog HDL error at top.v(694): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 694
Warning (10229): Verilog HDL Expression warning at top.v(734): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 734
Warning (10259): Verilog HDL error at top.v(738): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 738
Warning (10259): Verilog HDL error at top.v(739): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 739
Warning (10259): Verilog HDL error at top.v(751): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 751
Warning (10229): Verilog HDL Expression warning at top.v(773): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 773
Warning (10259): Verilog HDL error at top.v(777): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 777
Warning (10259): Verilog HDL error at top.v(778): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 778
Warning (10259): Verilog HDL error at top.v(790): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 790
Warning (10229): Verilog HDL Expression warning at top.v(806): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 806
Warning (10259): Verilog HDL error at top.v(810): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 810
Warning (10259): Verilog HDL error at top.v(811): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 811
Warning (10259): Verilog HDL error at top.v(822): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 822
Warning (10229): Verilog HDL Expression warning at top.v(839): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 839
Warning (10259): Verilog HDL error at top.v(843): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 843
Warning (10259): Verilog HDL error at top.v(844): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 844
Warning (10259): Verilog HDL error at top.v(858): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 858
Warning (10259): Verilog HDL error at top.v(859): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 859
Warning (10229): Verilog HDL Expression warning at top.v(890): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 890
Warning (10259): Verilog HDL error at top.v(894): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 894
Warning (10259): Verilog HDL error at top.v(895): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 895
Warning (10259): Verilog HDL error at top.v(908): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 908
Warning (10229): Verilog HDL Expression warning at top.v(935): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 935
Warning (10259): Verilog HDL error at top.v(939): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 939
Warning (10259): Verilog HDL error at top.v(940): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 940
Warning (10259): Verilog HDL error at top.v(952): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 952
Warning (10229): Verilog HDL Expression warning at top.v(968): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 968
Warning (10259): Verilog HDL error at top.v(972): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 972
Warning (10259): Verilog HDL error at top.v(973): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 973
Warning (10259): Verilog HDL error at top.v(984): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 984
Warning (10229): Verilog HDL Expression warning at top.v(1013): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1013
Warning (10259): Verilog HDL error at top.v(1017): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1017
Warning (10259): Verilog HDL error at top.v(1018): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1018
Warning (10259): Verilog HDL error at top.v(1029): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1029
Warning (10229): Verilog HDL Expression warning at top.v(1046): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1046
Warning (10259): Verilog HDL error at top.v(1050): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1050
Warning (10259): Verilog HDL error at top.v(1051): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1051
Warning (10259): Verilog HDL error at top.v(1062): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1062
Warning (10229): Verilog HDL Expression warning at top.v(1079): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1079
Warning (10259): Verilog HDL error at top.v(1083): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1083
Warning (10259): Verilog HDL error at top.v(1084): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1084
Warning (10259): Verilog HDL error at top.v(1095): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1095
Warning (10259): Verilog HDL error at top.v(1097): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1097
Warning (10229): Verilog HDL Expression warning at top.v(1118): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1118
Warning (10259): Verilog HDL error at top.v(1122): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1122
Warning (10259): Verilog HDL error at top.v(1123): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1123
Warning (10259): Verilog HDL error at top.v(1136): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1136
Warning (10259): Verilog HDL error at top.v(1137): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1137
Warning (10229): Verilog HDL Expression warning at top.v(1163): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1163
Warning (10259): Verilog HDL error at top.v(1167): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1167
Warning (10259): Verilog HDL error at top.v(1168): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1168
Warning (10229): Verilog HDL Expression warning at top.v(1196): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1196
Warning (10259): Verilog HDL error at top.v(1200): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1200
Warning (10259): Verilog HDL error at top.v(1201): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1201
Warning (10229): Verilog HDL Expression warning at top.v(1253): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1253
Warning (10229): Verilog HDL Expression warning at top.v(1254): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1254
Warning (10229): Verilog HDL Expression warning at top.v(1255): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1255
Warning (10229): Verilog HDL Expression warning at top.v(1256): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1256
Warning (10229): Verilog HDL Expression warning at top.v(1257): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1257
Warning (10229): Verilog HDL Expression warning at top.v(1258): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1258
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(481): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 481
Warning (10230): Verilog HDL assignment warning at top.v(525): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 525
Warning (10230): Verilog HDL assignment warning at top.v(539): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 539
Warning (10230): Verilog HDL assignment warning at top.v(564): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 564
Warning (10230): Verilog HDL assignment warning at top.v(578): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 578
Warning (10230): Verilog HDL assignment warning at top.v(602): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 602
Warning (10230): Verilog HDL assignment warning at top.v(611): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 611
Warning (10230): Verilog HDL assignment warning at top.v(636): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 636
Warning (10230): Verilog HDL assignment warning at top.v(650): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 650
Warning (10230): Verilog HDL assignment warning at top.v(674): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 674
Warning (10230): Verilog HDL assignment warning at top.v(683): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 683
Warning (10230): Verilog HDL assignment warning at top.v(709): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 709
Warning (10230): Verilog HDL assignment warning at top.v(728): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 728
Warning (10230): Verilog HDL assignment warning at top.v(753): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 753
Warning (10230): Verilog HDL assignment warning at top.v(767): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 767
Warning (10230): Verilog HDL assignment warning at top.v(791): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 791
Warning (10230): Verilog HDL assignment warning at top.v(800): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 800
Warning (10230): Verilog HDL assignment warning at top.v(824): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 824
Warning (10230): Verilog HDL assignment warning at top.v(833): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 833
Warning (10230): Verilog HDL assignment warning at top.v(860): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 860
Warning (10230): Verilog HDL assignment warning at top.v(884): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 884
Warning (10230): Verilog HDL assignment warning at top.v(910): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 910
Warning (10230): Verilog HDL assignment warning at top.v(929): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 929
Warning (10230): Verilog HDL assignment warning at top.v(952): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 952
Warning (10230): Verilog HDL assignment warning at top.v(953): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 953
Warning (10230): Verilog HDL assignment warning at top.v(962): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 962
Warning (10230): Verilog HDL assignment warning at top.v(988): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 988
Warning (10230): Verilog HDL assignment warning at top.v(1007): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1007
Warning (10230): Verilog HDL assignment warning at top.v(1031): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1031
Warning (10230): Verilog HDL assignment warning at top.v(1040): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1040
Warning (10230): Verilog HDL assignment warning at top.v(1064): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1064
Warning (10230): Verilog HDL assignment warning at top.v(1073): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1073
Warning (10230): Verilog HDL assignment warning at top.v(1098): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1098
Warning (10230): Verilog HDL assignment warning at top.v(1112): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1112
Warning (10230): Verilog HDL assignment warning at top.v(1138): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1138
Warning (10230): Verilog HDL assignment warning at top.v(1157): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1157
Warning (10230): Verilog HDL assignment warning at top.v(1181): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1181
Warning (10230): Verilog HDL assignment warning at top.v(1190): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1190
Warning (10230): Verilog HDL assignment warning at top.v(1273): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 1273
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 805 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 686 logic cells
    Info (21062): Implemented 52 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 199 warnings
    Info: Peak virtual memory: 1232 megabytes
    Info: Processing ended: Tue Apr 25 19:39:44 2017
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:02:03
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:40:02 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 216 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 176 registers into blocks of type DSP block
    Extra Info (176220): Created 80 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:22
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:10
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:17
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y23 to location X32_Y33
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:09
Info (11888): Total time spent on timing analysis during the Fitter is 2.40 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:42
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1942 megabytes
    Info: Processing ended: Tue Apr 25 19:42:37 2017
    Info: Elapsed time: 00:02:35
    Info: Total CPU time (on all processors): 00:03:21
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:42:53 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1138 megabytes
    Info: Processing ended: Tue Apr 25 19:43:14 2017
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:21
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:43:31 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.606
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.606            -561.510 clk50 
Info (332146): Worst-case hold slack is 0.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.378               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -581.997 clk50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.410
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.410            -508.582 clk50 
Info (332146): Worst-case hold slack is 0.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.345               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -568.226 clk50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.109            -145.777 clk50 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -430.719 clk50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.831
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.831             -88.971 clk50 
Info (332146): Worst-case hold slack is 0.163
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.163               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -452.793 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1335 megabytes
    Info: Processing ended: Tue Apr 25 19:44:20 2017
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:00:49
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:44:36 2017
Info: Command: quartus_cpf -c top.sof top.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 397 megabytes
    Info: Processing ended: Tue Apr 25 19:44:39 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
!!OK!!
