#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Aug 30 21:24:26 2022
# Process ID: 10292
# Current directory: D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1
# Command line: vivado.exe -log system_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl
# Log file: D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/system_top.vds
# Journal file: D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2017.4/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 420.055 ; gain = 141.383
Command: synth_design -top system_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 522.293 ; gain = 100.496
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_top' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'system' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:707]
INFO: [Synth 8-638] synthesizing module 'system_axi_dma_0_0' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_dma_0_0' (1#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'system_axi_dma_0_0' requires 64 connections, but only 61 given [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:997]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_0' (2#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_smc_0' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_smc_0' (3#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_uartlite_0_0' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_uartlite_0_0' (4#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axis_data_fifo_0_0' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axis_data_fifo_0_0' (5#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'system_axis_data_fifo_0_0' requires 17 connections, but only 15 given [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:1173]
INFO: [Synth 8-638] synthesizing module 'system_axis_switch_0_0' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_axis_switch_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axis_switch_0_0' (6#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_axis_switch_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_switch_0' of module 'system_axis_switch_0_0' requires 14 connections, but only 13 given [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:1189]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (7#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 113 connections, but only 105 given [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:1203]
INFO: [Synth 8-638] synthesizing module 'system_ps7_0_axi_periph_1' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:1442]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1H7AUOX' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1H7AUOX' (8#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_4Y7TYO' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_4Y7TYO' (9#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_FKL2TE' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_FKL2TE' (10#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_11SE3QO' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:401]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (11#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_11SE3QO' (12#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:401]
INFO: [Synth 8-638] synthesizing module 'system_xbar_1' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_1' (13#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'm_axi_wstrb' does not match port width (12) of module 'system_xbar_1' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:2101]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_1' requires 40 connections, but only 38 given [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:2083]
INFO: [Synth 8-256] done synthesizing module 'system_ps7_0_axi_periph_1' (14#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:1442]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps7_0_50M_0' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps7_0_50M_0' (15#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'system_rst_ps7_0_50M_0' requires 10 connections, but only 7 given [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:1408]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps7_0_100M_1_0' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps7_0_100M_1_0' (16#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M_1' of module 'system_rst_ps7_0_100M_1_0' requires 10 connections, but only 6 given [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:1416]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:1423]
INFO: [Synth 8-638] synthesizing module 'system_system_ila_0_0' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_system_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_system_ila_0_0' (17#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_system_ila_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:1431]
INFO: [Synth 8-638] synthesizing module 'system_system_ila_1_0' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_system_ila_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_system_ila_1_0' (18#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_system_ila_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_xlconcat_0_0' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlconcat_0_0' (19#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_data_fifo_0'. This will prevent further optimization [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:1173]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_1'. This will prevent further optimization [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:1431]
INFO: [Synth 8-256] done synthesizing module 'system' (20#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/synth/system.v:707]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (21#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'pl_top' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:23]
	Parameter BUF bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:60]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:107]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:109]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:111]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:130]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:131]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:202]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:203]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:204]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (22#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/imports/new/uart_rx.v:29]
	Parameter CLK_FRE bound to: 100 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 868 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (23#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/imports/new/uart_rx.v:29]
INFO: [Synth 8-638] synthesizing module 'rxdata_distmem' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/rxdata_distmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rxdata_distmem' (24#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/rxdata_distmem_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_0' [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/axis_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_0' (25#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/realtime/axis_data_fifo_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_data_fifo_0_inst'. This will prevent further optimization [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:206]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart_rx_inst'. This will prevent further optimization [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:117]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rxdata_distmem'. This will prevent further optimization [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:134]
WARNING: [Synth 8-3848] Net uart_rx_out in module/entity pl_top does not have driver. [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:27]
INFO: [Synth 8-256] done synthesizing module 'pl_top' (26#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/pl_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_top' (27#1) [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design pl_top has unconnected port uart_rx_out
WARNING: [Synth 8-3331] design s00_couplers_imp_11SE3QO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_11SE3QO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_FKL2TE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_FKL2TE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_FKL2TE has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_FKL2TE has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_4Y7TYO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_4Y7TYO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_4Y7TYO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_4Y7TYO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1H7AUOX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1H7AUOX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1H7AUOX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1H7AUOX has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 575.148 ; gain = 153.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 575.148 ; gain = 153.352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc] for cell 'system_wrapper/system_i/processing_system7_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc] for cell 'system_wrapper/system_i/processing_system7_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp18/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_wrapper/system_i/axi_uartlite_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp18/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_wrapper/system_i/axi_uartlite_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp19/system_rst_ps7_0_50M_0_in_context.xdc] for cell 'system_wrapper/system_i/rst_ps7_0_100M'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp19/system_rst_ps7_0_50M_0_in_context.xdc] for cell 'system_wrapper/system_i/rst_ps7_0_100M'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp20/system_axi_gpio_0_0_in_context.xdc] for cell 'system_wrapper/system_i/axi_gpio_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp20/system_axi_gpio_0_0_in_context.xdc] for cell 'system_wrapper/system_i/axi_gpio_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp21/system_axi_dma_0_0_in_context.xdc] for cell 'system_wrapper/system_i/axi_dma_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp21/system_axi_dma_0_0_in_context.xdc] for cell 'system_wrapper/system_i/axi_dma_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp22/system_axi_smc_0_in_context.xdc] for cell 'system_wrapper/system_i/axi_smc'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp22/system_axi_smc_0_in_context.xdc] for cell 'system_wrapper/system_i/axi_smc'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp23/system_axis_data_fifo_0_0_in_context.xdc] for cell 'system_wrapper/system_i/axis_data_fifo_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp23/system_axis_data_fifo_0_0_in_context.xdc] for cell 'system_wrapper/system_i/axis_data_fifo_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp24/system_rst_ps7_0_50M_0_in_context.xdc] for cell 'system_wrapper/system_i/rst_ps7_0_100M_1'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp24/system_rst_ps7_0_50M_0_in_context.xdc] for cell 'system_wrapper/system_i/rst_ps7_0_100M_1'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp25/system_xbar_1_in_context.xdc] for cell 'system_wrapper/system_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp25/system_xbar_1_in_context.xdc] for cell 'system_wrapper/system_i/ps7_0_axi_periph/xbar'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp26/system_system_ila_0_0_in_context.xdc] for cell 'system_wrapper/system_i/system_ila_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp26/system_system_ila_0_0_in_context.xdc] for cell 'system_wrapper/system_i/system_ila_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp27/system_system_ila_1_0_in_context.xdc] for cell 'system_wrapper/system_i/system_ila_1'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp27/system_system_ila_1_0_in_context.xdc] for cell 'system_wrapper/system_i/system_ila_1'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp28/system_xlconcat_0_0_in_context.xdc] for cell 'system_wrapper/system_i/xlconcat_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp28/system_xlconcat_0_0_in_context.xdc] for cell 'system_wrapper/system_i/xlconcat_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp29/system_axis_switch_0_0_in_context.xdc] for cell 'system_wrapper/system_i/axis_switch_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp29/system_axis_switch_0_0_in_context.xdc] for cell 'system_wrapper/system_i/axis_switch_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp30/system_auto_pc_0_in_context.xdc] for cell 'system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp30/system_auto_pc_0_in_context.xdc] for cell 'system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp31/rxdata_distmem_in_context.xdc] for cell 'pl_top/rxdata_distmem'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp31/rxdata_distmem_in_context.xdc] for cell 'pl_top/rxdata_distmem'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp32/clk_wiz_0_in_context.xdc] for cell 'pl_top/pll'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp32/clk_wiz_0_in_context.xdc] for cell 'pl_top/pll'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp33/axis_data_fifo_0_in_context.xdc] for cell 'pl_top/axis_data_fifo_0_inst'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp33/axis_data_fifo_0_in_context.xdc] for cell 'pl_top/axis_data_fifo_0_inst'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/constrs_1/new/cstr.xdc]
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/constrs_1/new/cstr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.srcs/constrs_1/new/cstr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 921.301 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'pl_top/axis_data_fifo_0_inst' at clock pin 's_axis_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pl_top/rxdata_distmem' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'system_wrapper/system_i/axis_data_fifo_0' at clock pin 'm_axis_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'system_wrapper/system_i/axis_switch_0' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 921.301 ; gain = 499.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 921.301 ; gain = 499.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp17/system_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp32/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/.Xil/Vivado-10292-DESKTOP-C3MDEKS/dcp32/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for pl_top/axis_data_fifo_0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top/pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top/rxdata_distmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper/system_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper/system_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper/system_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper/system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper/system_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper/system_i/axis_switch_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper/system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper/system_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper/system_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper/system_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper/system_i/rst_ps7_0_100M_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper/system_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper/system_i/system_ila_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper/system_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 921.301 ; gain = 499.504
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pl_top'
INFO: [Synth 8-5546] ROM "recv_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             0000
                 iSTATE0 |                               01 |                             0001
                 iSTATE1 |                               10 |                             0010
                 iSTATE2 |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pl_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 921.301 ; gain = 499.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module pl_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recv_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design pl_top has unconnected port uart_rx_out
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_ps7_0_axi_periph_1 has unconnected port M02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 921.301 ; gain = 499.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_wrapper/system_i/processing_system7_0/FCLK_CLK0' to pin 'system_wrapper/system_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pl_top/pll/clk_out1' to pin 'pl_top/pll/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 921.301 ; gain = 499.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 933.293 ; gain = 511.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 935.574 ; gain = 513.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 935.574 ; gain = 513.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 935.574 ; gain = 513.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 935.574 ; gain = 513.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 935.574 ; gain = 513.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 935.574 ; gain = 513.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 935.574 ; gain = 513.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |clk_wiz_0                     |         1|
|2     |rxdata_distmem                |         1|
|3     |axis_data_fifo_0              |         1|
|4     |system_xbar_1                 |         1|
|5     |system_auto_pc_0              |         1|
|6     |system_axi_dma_0_0            |         1|
|7     |system_axi_gpio_0_0           |         1|
|8     |system_axi_smc_0              |         1|
|9     |system_axi_uartlite_0_0       |         1|
|10    |system_axis_data_fifo_0_0     |         1|
|11    |system_axis_switch_0_0        |         1|
|12    |system_processing_system7_0_0 |         1|
|13    |system_rst_ps7_0_50M_0        |         1|
|14    |system_rst_ps7_0_100M_1_0     |         1|
|15    |system_system_ila_0_0         |         1|
|16    |system_system_ila_1_0         |         1|
|17    |system_xlconcat_0_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |axis_data_fifo_0              |     1|
|2     |clk_wiz_0                     |     1|
|3     |rxdata_distmem                |     1|
|4     |system_auto_pc_0              |     1|
|5     |system_axi_dma_0_0            |     1|
|6     |system_axi_gpio_0_0           |     1|
|7     |system_axi_smc_0              |     1|
|8     |system_axi_uartlite_0_0       |     1|
|9     |system_axis_data_fifo_0_0     |     1|
|10    |system_axis_switch_0_0        |     1|
|11    |system_processing_system7_0_0 |     1|
|12    |system_rst_ps7_0_100M_1_0     |     1|
|13    |system_rst_ps7_0_50M_0        |     1|
|14    |system_system_ila_0_0         |     1|
|15    |system_system_ila_1_0         |     1|
|16    |system_xbar_1                 |     1|
|17    |system_xlconcat_0_0           |     1|
|18    |CARRY4                        |    10|
|19    |LUT1                          |     3|
|20    |LUT2                          |     8|
|21    |LUT3                          |    33|
|22    |LUT4                          |    26|
|23    |LUT5                          |    39|
|24    |LUT6                          |   110|
|25    |MUXF7                         |     1|
|26    |FDCE                          |   111|
|27    |IBUF                          |     2|
|28    |OBUF                          |     2|
+------+------------------------------+------+

Report Instance Areas: 
+------+-----------------------+--------------------------+------+
|      |Instance               |Module                    |Cells |
+------+-----------------------+--------------------------+------+
|1     |top                    |                          |  2111|
|2     |  pl_top               |pl_top                    |   486|
|3     |    uart_rx_inst       |uart_rx                   |   110|
|4     |  system_wrapper       |system_wrapper            |  1621|
|5     |    system_i           |system                    |  1621|
|6     |      ps7_0_axi_periph |system_ps7_0_axi_periph_1 |   551|
|7     |        s00_couplers   |s00_couplers_imp_11SE3QO  |   177|
+------+-----------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 935.574 ; gain = 513.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 935.574 ; gain = 167.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 935.574 ; gain = 513.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 935.574 ; gain = 515.520
INFO: [Common 17-1381] The checkpoint 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.runs/synth_1/system_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 935.574 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug 30 21:25:10 2022...
