<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Universal Verification Methodology (UVM)</title>
  <style>
    body {
      max-width: 38rem;
      padding: 2rem;
      margin: auto;
      background-color: #FAF0E6;
    }
    table, th, td {
      border: 1px solid black;
      border-collapse: collapse;
    }
  </style>

</head>
<body>


<div id="header">
<a href="https://ju-sh.github.io">Home</a>
 | 
<a href="https://ju-sh.github.io/blog/index.html">Blog</a>
 | 
<a href="https://ju-sh.github.io/wiki/index.html">Wiki</a>
 | 
<a href="https://ju-sh.github.io/about.html">About</a>
</div>

<header id="title-block-header">
<h1 class="title">Universal Verification Methodology (UVM)</h1>
</header>

<ul>
    </ul>




<hr/>

<div id="content-container">
<div class="sourceCode" id="cb1"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb1-1"><a href="#cb1-1" aria-hidden="true"></a><span class="dv">import uvm_pkg:</span>:*;</span>
<span id="cb1-2"><a href="#cb1-2" aria-hidden="true"></a><span class="ot">`include </span><span class="fl">&quot;uvm_macros.svh&quot;</span><span class="ot"> </span></span></code></pre></div>
<h2 id="general">General</h2>
<ul>
<li><p>Grew out of OVM (Open Verification Methodology) and simiilar</p></li>
<li><p>Only for SytemVerilog</p></li>
<li><p>Consists of a bunch of extendable classes</p></li>
<li><p>Phases (simulation): build, run, cleanup</p>
<ul>
<li><a href="https://vlsiverify.com/uvm/uvm-phases/">https://vlsiverify.com/uvm/uvm-phases/</a></li>
<li><a href="https://www.chipverify.com/uvm/uvm-phases">https://www.chipverify.com/uvm/uvm-phases</a></li>
</ul></li>
<li><p>Sequencer: initialization</p></li>
<li><p>Scoreboard: takes input-output pair and passes judgement</p></li>
<li><p>Transactions: Model communication between DUT and testbench</p></li>
<li><p>Register Abstraction Layer (RAL): simplifies creating and accessing register map ??</p></li>
<li><p><code>virtual</code>: kind of a like an abstract type ??</p></li>
<li><p>Register mode: represent registers and memory-mapped structures</p></li>
<li><p>UVM grew out of OVM</p></li>
<li><p>UVVM: A simplified VHDL version of UVM</p>
<ul>
<li><a href="https://github.com/UVVM/UVVM">https://github.com/UVVM/UVVM</a></li>
</ul></li>
</ul>
<h2 id="base-classes">Base classes</h2>
<p><a href="https://www.chipverify.com/uvm/base-classes">https://www.chipverify.com/uvm/base-classes</a></p>
<ul>
<li><p><code>uvm_void</code>: base class of all UVM classes</p></li>
<li><p><code>uvm_object</code>: base class for all UVM components and transactions</p>
<ul>
<li><a href="https://www.chipverify.com/uvm/uvm-object">https://www.chipverify.com/uvm/uvm-object</a></li>
</ul></li>
<li><p><code>uvm_report_object</code>: base class for UVM reporting facility</p></li>
<li><p><code>uvm_component</code>: base class for all UVM components like agents and drivers</p></li>
<li><p><code>uvm_transaction</code>: base class for all UVM components like agents and drivers</p></li>
<li><p><code>uvm_factory</code>: create new instances of a class</p>
<ul>
<li>Only for classes which have been registered already</li>
</ul></li>
<li><p><code>uvm_reg</code>: registers</p></li>
</ul>
<h2 id="phases">Phases</h2>
<ul>
<li>Defined as callbacks</li>
<li>9 primary phases</li>
<li>function: no simulation time consumed</li>
<li>task: can consume simulation time</li>
<li><a href="https://www.chipverify.com/uvm/uvm-phases">https://www.chipverify.com/uvm/uvm-phases</a></li>
</ul>
<hr />
<ul>
<li>build: construct testbench, create and initialize uvm components</li>
<li>connect: connect components in testbench</li>
<li>end of elaboration: final configuration</li>
<li>start of simulation: Prepare for initiating simulation</li>
<li>run: execute main test scenario</li>
<li>extract: collect data from simulation</li>
<li>check: scoreboard tasks. Check for errors based on actual and expected values</li>
<li>report: generate reports</li>
<li>final: clean up before ending simulation</li>
</ul>
<h2 id="uvmdriver">uvm<sub>driver</sub></h2>
<ul>
<li>Drive signals to a component being tested</li>
<li>Mentions timing information too</li>
</ul>
<p><a href="https://www.chipverify.com/uvm/uvm-driver">https://www.chipverify.com/uvm/uvm-driver</a></p>
<h2 id="environment-uvm_env">Environment (<code>uvm_env</code>)</h2>
<ul>
<li>Have resuable components and their default configuration</li>
<li>Can also have smaller environments</li>
<li>Tip: Build testbench class from <code>uvm_env</code>, then instantiate as needed</li>
</ul>
<p><a href="https://www.chipverify.com/uvm/uvm-environment">https://www.chipverify.com/uvm/uvm-environment</a></p>
<h2 id="monitor-uvm_monitor">Monitor (<code>uvm_monitor</code>)</h2>
<ul>
<li>Observes signal activity and send them as transactions to other components</li>
</ul>
<h2 id="scoreboard">Scoreboard</h2>
<ul>
<li>Have checkers to verify test results</li>
<li></li>
</ul>
<p><a href="https://www.chipverify.com/uvm/uvm-scoreboard">https://www.chipverify.com/uvm/uvm-scoreboard</a></p>
<h2 id="transaction-level-modeling-tlm">Transaction level modeling (TLM)</h2>
<ul>
<li>Data represented as <strong>transactions</strong></li>
<li>Not specific to SystemVerilog</li>
<li>Transactions are objects that contain random protocol specific info</li>
<li>Data flow is via TLM interfaces</li>
<li>TLM port: specify an API (set of methods) for a connection</li>
<li>TLM export: Actual implementation of a TLM port</li>
<li>Analysis ports: Used to monitor data flow
<ul>
<li>Components receiving data from an analysis port doesn't modify that data</li>
<li>Can publish data to any number of ports (subscribers ??)</li>
<li><a href="https://www.chipverify.com/uvm/uvm-tlm-analysis-port">https://www.chipverify.com/uvm/uvm-tlm-analysis-port</a></li>
</ul></li>
</ul>
<p>See:</p>
<ul>
<li><a href="https://www.chipverify.com/uvm/uvm-tlm">https://www.chipverify.com/uvm/uvm-tlm</a></li>
<li><a href="https://theartofverification.com/uvm-tlm-concepts/">https://theartofverification.com/uvm-tlm-concepts/</a></li>
<li><a href="https://verificationacademy.com/verification-methodology-reference/uvmc-2.3.1/docs/html/files/docs/TLM_REVIEW-txt.html">https://verificationacademy.com/verification-methodology-reference/uvmc-2.3.1/docs/html/files/docs/TLM_REVIEW-txt.html</a></li>
</ul>
<h2 id="more">More</h2>
<ul>
<li>umv<sub>configdb</sub></li>
<li>agent</li>
<li>monitor</li>
<li>env</li>
<li>testbench top</li>
<li>Transaction level objects</li>
<li>agent</li>
</ul>
</div>
</body>
</html>
