
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//size_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401908 <.init>:
  401908:	stp	x29, x30, [sp, #-16]!
  40190c:	mov	x29, sp
  401910:	bl	401e30 <ferror@plt+0x60>
  401914:	ldp	x29, x30, [sp], #16
  401918:	ret

Disassembly of section .plt:

0000000000401920 <memcpy@plt-0x20>:
  401920:	stp	x16, x30, [sp, #-16]!
  401924:	adrp	x16, 415000 <ferror@plt+0x13230>
  401928:	ldr	x17, [x16, #4088]
  40192c:	add	x16, x16, #0xff8
  401930:	br	x17
  401934:	nop
  401938:	nop
  40193c:	nop

0000000000401940 <memcpy@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x14230>
  401944:	ldr	x17, [x16]
  401948:	add	x16, x16, #0x0
  40194c:	br	x17

0000000000401950 <memmove@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x14230>
  401954:	ldr	x17, [x16, #8]
  401958:	add	x16, x16, #0x8
  40195c:	br	x17

0000000000401960 <mkstemps@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x14230>
  401964:	ldr	x17, [x16, #16]
  401968:	add	x16, x16, #0x10
  40196c:	br	x17

0000000000401970 <strlen@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x14230>
  401974:	ldr	x17, [x16, #24]
  401978:	add	x16, x16, #0x18
  40197c:	br	x17

0000000000401980 <fputs@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x14230>
  401984:	ldr	x17, [x16, #32]
  401988:	add	x16, x16, #0x20
  40198c:	br	x17

0000000000401990 <bfd_scan_vma@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x14230>
  401994:	ldr	x17, [x16, #40]
  401998:	add	x16, x16, #0x28
  40199c:	br	x17

00000000004019a0 <exit@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x14230>
  4019a4:	ldr	x17, [x16, #48]
  4019a8:	add	x16, x16, #0x30
  4019ac:	br	x17

00000000004019b0 <bfd_core_file_failing_command@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x14230>
  4019b4:	ldr	x17, [x16, #56]
  4019b8:	add	x16, x16, #0x38
  4019bc:	br	x17

00000000004019c0 <bfd_arch_list@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x14230>
  4019c4:	ldr	x17, [x16, #64]
  4019c8:	add	x16, x16, #0x40
  4019cc:	br	x17

00000000004019d0 <bfd_set_default_target@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x14230>
  4019d4:	ldr	x17, [x16, #72]
  4019d8:	add	x16, x16, #0x48
  4019dc:	br	x17

00000000004019e0 <ftell@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x14230>
  4019e4:	ldr	x17, [x16, #80]
  4019e8:	add	x16, x16, #0x50
  4019ec:	br	x17

00000000004019f0 <sprintf@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x14230>
  4019f4:	ldr	x17, [x16, #88]
  4019f8:	add	x16, x16, #0x58
  4019fc:	br	x17

0000000000401a00 <putc@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a04:	ldr	x17, [x16, #96]
  401a08:	add	x16, x16, #0x60
  401a0c:	br	x17

0000000000401a10 <fputc@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a14:	ldr	x17, [x16, #104]
  401a18:	add	x16, x16, #0x68
  401a1c:	br	x17

0000000000401a20 <ctime@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a24:	ldr	x17, [x16, #112]
  401a28:	add	x16, x16, #0x70
  401a2c:	br	x17

0000000000401a30 <bfd_openr@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a34:	ldr	x17, [x16, #120]
  401a38:	add	x16, x16, #0x78
  401a3c:	br	x17

0000000000401a40 <fclose@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a44:	ldr	x17, [x16, #128]
  401a48:	add	x16, x16, #0x80
  401a4c:	br	x17

0000000000401a50 <atoi@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a54:	ldr	x17, [x16, #136]
  401a58:	add	x16, x16, #0x88
  401a5c:	br	x17

0000000000401a60 <fopen@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a64:	ldr	x17, [x16, #144]
  401a68:	add	x16, x16, #0x90
  401a6c:	br	x17

0000000000401a70 <xrealloc@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a74:	ldr	x17, [x16, #152]
  401a78:	add	x16, x16, #0x98
  401a7c:	br	x17

0000000000401a80 <bindtextdomain@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a84:	ldr	x17, [x16, #160]
  401a88:	add	x16, x16, #0xa0
  401a8c:	br	x17

0000000000401a90 <bfd_target_list@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a94:	ldr	x17, [x16, #168]
  401a98:	add	x16, x16, #0xa8
  401a9c:	br	x17

0000000000401aa0 <__libc_start_main@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401aa4:	ldr	x17, [x16, #176]
  401aa8:	add	x16, x16, #0xb0
  401aac:	br	x17

0000000000401ab0 <bfd_get_error@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401ab4:	ldr	x17, [x16, #184]
  401ab8:	add	x16, x16, #0xb8
  401abc:	br	x17

0000000000401ac0 <memset@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401ac4:	ldr	x17, [x16, #192]
  401ac8:	add	x16, x16, #0xc0
  401acc:	br	x17

0000000000401ad0 <xmalloc@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401ad4:	ldr	x17, [x16, #200]
  401ad8:	add	x16, x16, #0xc8
  401adc:	br	x17

0000000000401ae0 <bfd_set_error@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401ae4:	ldr	x17, [x16, #208]
  401ae8:	add	x16, x16, #0xd0
  401aec:	br	x17

0000000000401af0 <xmalloc_set_program_name@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401af4:	ldr	x17, [x16, #216]
  401af8:	add	x16, x16, #0xd8
  401afc:	br	x17

0000000000401b00 <xstrdup@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b04:	ldr	x17, [x16, #224]
  401b08:	add	x16, x16, #0xe0
  401b0c:	br	x17

0000000000401b10 <bfd_init@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b14:	ldr	x17, [x16, #232]
  401b18:	add	x16, x16, #0xe8
  401b1c:	br	x17

0000000000401b20 <strerror@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b24:	ldr	x17, [x16, #240]
  401b28:	add	x16, x16, #0xf0
  401b2c:	br	x17

0000000000401b30 <close@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b34:	ldr	x17, [x16, #248]
  401b38:	add	x16, x16, #0xf8
  401b3c:	br	x17

0000000000401b40 <strrchr@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b44:	ldr	x17, [x16, #256]
  401b48:	add	x16, x16, #0x100
  401b4c:	br	x17

0000000000401b50 <atol@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b54:	ldr	x17, [x16, #264]
  401b58:	add	x16, x16, #0x108
  401b5c:	br	x17

0000000000401b60 <__gmon_start__@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b64:	ldr	x17, [x16, #272]
  401b68:	add	x16, x16, #0x110
  401b6c:	br	x17

0000000000401b70 <bfd_set_format@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b74:	ldr	x17, [x16, #280]
  401b78:	add	x16, x16, #0x118
  401b7c:	br	x17

0000000000401b80 <mkdtemp@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b84:	ldr	x17, [x16, #288]
  401b88:	add	x16, x16, #0x120
  401b8c:	br	x17

0000000000401b90 <fseek@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b94:	ldr	x17, [x16, #296]
  401b98:	add	x16, x16, #0x128
  401b9c:	br	x17

0000000000401ba0 <abort@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401ba4:	ldr	x17, [x16, #304]
  401ba8:	add	x16, x16, #0x130
  401bac:	br	x17

0000000000401bb0 <access@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401bb4:	ldr	x17, [x16, #312]
  401bb8:	add	x16, x16, #0x138
  401bbc:	br	x17

0000000000401bc0 <bfd_close_all_done@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401bc4:	ldr	x17, [x16, #320]
  401bc8:	add	x16, x16, #0x140
  401bcc:	br	x17

0000000000401bd0 <puts@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401bd4:	ldr	x17, [x16, #328]
  401bd8:	add	x16, x16, #0x148
  401bdc:	br	x17

0000000000401be0 <fread_unlocked@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401be4:	ldr	x17, [x16, #336]
  401be8:	add	x16, x16, #0x150
  401bec:	br	x17

0000000000401bf0 <textdomain@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401bf4:	ldr	x17, [x16, #344]
  401bf8:	add	x16, x16, #0x158
  401bfc:	br	x17

0000000000401c00 <getopt_long@plt>:
  401c00:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c04:	ldr	x17, [x16, #352]
  401c08:	add	x16, x16, #0x160
  401c0c:	br	x17

0000000000401c10 <strcmp@plt>:
  401c10:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c14:	ldr	x17, [x16, #360]
  401c18:	add	x16, x16, #0x168
  401c1c:	br	x17

0000000000401c20 <bfd_printable_arch_mach@plt>:
  401c20:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c24:	ldr	x17, [x16, #368]
  401c28:	add	x16, x16, #0x170
  401c2c:	br	x17

0000000000401c30 <bfd_iterate_over_targets@plt>:
  401c30:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c34:	ldr	x17, [x16, #376]
  401c38:	add	x16, x16, #0x178
  401c3c:	br	x17

0000000000401c40 <free@plt>:
  401c40:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c44:	ldr	x17, [x16, #384]
  401c48:	add	x16, x16, #0x180
  401c4c:	br	x17

0000000000401c50 <bfd_openw@plt>:
  401c50:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c54:	ldr	x17, [x16, #392]
  401c58:	add	x16, x16, #0x188
  401c5c:	br	x17

0000000000401c60 <fwrite@plt>:
  401c60:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c64:	ldr	x17, [x16, #400]
  401c68:	add	x16, x16, #0x190
  401c6c:	br	x17

0000000000401c70 <bfd_set_error_program_name@plt>:
  401c70:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c74:	ldr	x17, [x16, #408]
  401c78:	add	x16, x16, #0x198
  401c7c:	br	x17

0000000000401c80 <fflush@plt>:
  401c80:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c84:	ldr	x17, [x16, #416]
  401c88:	add	x16, x16, #0x1a0
  401c8c:	br	x17

0000000000401c90 <strcpy@plt>:
  401c90:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c94:	ldr	x17, [x16, #424]
  401c98:	add	x16, x16, #0x1a8
  401c9c:	br	x17

0000000000401ca0 <mkstemp@plt>:
  401ca0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401ca4:	ldr	x17, [x16, #432]
  401ca8:	add	x16, x16, #0x1b0
  401cac:	br	x17

0000000000401cb0 <xexit@plt>:
  401cb0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401cb4:	ldr	x17, [x16, #440]
  401cb8:	add	x16, x16, #0x1b8
  401cbc:	br	x17

0000000000401cc0 <bfd_close@plt>:
  401cc0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401cc4:	ldr	x17, [x16, #448]
  401cc8:	add	x16, x16, #0x1c0
  401ccc:	br	x17

0000000000401cd0 <bfd_check_format_matches@plt>:
  401cd0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401cd4:	ldr	x17, [x16, #456]
  401cd8:	add	x16, x16, #0x1c8
  401cdc:	br	x17

0000000000401ce0 <bfd_errmsg@plt>:
  401ce0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401ce4:	ldr	x17, [x16, #464]
  401ce8:	add	x16, x16, #0x1d0
  401cec:	br	x17

0000000000401cf0 <dcgettext@plt>:
  401cf0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401cf4:	ldr	x17, [x16, #472]
  401cf8:	add	x16, x16, #0x1d8
  401cfc:	br	x17

0000000000401d00 <bfd_check_format@plt>:
  401d00:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d04:	ldr	x17, [x16, #480]
  401d08:	add	x16, x16, #0x1e0
  401d0c:	br	x17

0000000000401d10 <bfd_openr_next_archived_file@plt>:
  401d10:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d14:	ldr	x17, [x16, #488]
  401d18:	add	x16, x16, #0x1e8
  401d1c:	br	x17

0000000000401d20 <vfprintf@plt>:
  401d20:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d24:	ldr	x17, [x16, #496]
  401d28:	add	x16, x16, #0x1f0
  401d2c:	br	x17

0000000000401d30 <printf@plt>:
  401d30:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d34:	ldr	x17, [x16, #504]
  401d38:	add	x16, x16, #0x1f8
  401d3c:	br	x17

0000000000401d40 <bfd_map_over_sections@plt>:
  401d40:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d44:	ldr	x17, [x16, #512]
  401d48:	add	x16, x16, #0x200
  401d4c:	br	x17

0000000000401d50 <__assert_fail@plt>:
  401d50:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d54:	ldr	x17, [x16, #520]
  401d58:	add	x16, x16, #0x208
  401d5c:	br	x17

0000000000401d60 <__errno_location@plt>:
  401d60:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d64:	ldr	x17, [x16, #528]
  401d68:	add	x16, x16, #0x210
  401d6c:	br	x17

0000000000401d70 <getenv@plt>:
  401d70:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d74:	ldr	x17, [x16, #536]
  401d78:	add	x16, x16, #0x218
  401d7c:	br	x17

0000000000401d80 <putchar@plt>:
  401d80:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d84:	ldr	x17, [x16, #544]
  401d88:	add	x16, x16, #0x220
  401d8c:	br	x17

0000000000401d90 <__xstat@plt>:
  401d90:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d94:	ldr	x17, [x16, #552]
  401d98:	add	x16, x16, #0x228
  401d9c:	br	x17

0000000000401da0 <unlink@plt>:
  401da0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401da4:	ldr	x17, [x16, #560]
  401da8:	add	x16, x16, #0x230
  401dac:	br	x17

0000000000401db0 <fprintf@plt>:
  401db0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401db4:	ldr	x17, [x16, #568]
  401db8:	add	x16, x16, #0x238
  401dbc:	br	x17

0000000000401dc0 <setlocale@plt>:
  401dc0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401dc4:	ldr	x17, [x16, #576]
  401dc8:	add	x16, x16, #0x240
  401dcc:	br	x17

0000000000401dd0 <ferror@plt>:
  401dd0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401dd4:	ldr	x17, [x16, #584]
  401dd8:	add	x16, x16, #0x248
  401ddc:	br	x17

Disassembly of section .text:

0000000000401de0 <.text>:
  401de0:	mov	x29, #0x0                   	// #0
  401de4:	mov	x30, #0x0                   	// #0
  401de8:	mov	x5, x0
  401dec:	ldr	x1, [sp]
  401df0:	add	x2, sp, #0x8
  401df4:	mov	x6, sp
  401df8:	movz	x0, #0x0, lsl #48
  401dfc:	movk	x0, #0x0, lsl #32
  401e00:	movk	x0, #0x40, lsl #16
  401e04:	movk	x0, #0x1eec
  401e08:	movz	x3, #0x0, lsl #48
  401e0c:	movk	x3, #0x0, lsl #32
  401e10:	movk	x3, #0x40, lsl #16
  401e14:	movk	x3, #0x4950
  401e18:	movz	x4, #0x0, lsl #48
  401e1c:	movk	x4, #0x0, lsl #32
  401e20:	movk	x4, #0x40, lsl #16
  401e24:	movk	x4, #0x49d0
  401e28:	bl	401aa0 <__libc_start_main@plt>
  401e2c:	bl	401ba0 <abort@plt>
  401e30:	adrp	x0, 415000 <ferror@plt+0x13230>
  401e34:	ldr	x0, [x0, #4064]
  401e38:	cbz	x0, 401e40 <ferror@plt+0x70>
  401e3c:	b	401b60 <__gmon_start__@plt>
  401e40:	ret
  401e44:	nop
  401e48:	adrp	x0, 416000 <ferror@plt+0x14230>
  401e4c:	add	x0, x0, #0x360
  401e50:	adrp	x1, 416000 <ferror@plt+0x14230>
  401e54:	add	x1, x1, #0x360
  401e58:	cmp	x1, x0
  401e5c:	b.eq	401e74 <ferror@plt+0xa4>  // b.none
  401e60:	adrp	x1, 404000 <ferror@plt+0x2230>
  401e64:	ldr	x1, [x1, #2560]
  401e68:	cbz	x1, 401e74 <ferror@plt+0xa4>
  401e6c:	mov	x16, x1
  401e70:	br	x16
  401e74:	ret
  401e78:	adrp	x0, 416000 <ferror@plt+0x14230>
  401e7c:	add	x0, x0, #0x360
  401e80:	adrp	x1, 416000 <ferror@plt+0x14230>
  401e84:	add	x1, x1, #0x360
  401e88:	sub	x1, x1, x0
  401e8c:	lsr	x2, x1, #63
  401e90:	add	x1, x2, x1, asr #3
  401e94:	cmp	xzr, x1, asr #1
  401e98:	asr	x1, x1, #1
  401e9c:	b.eq	401eb4 <ferror@plt+0xe4>  // b.none
  401ea0:	adrp	x2, 404000 <ferror@plt+0x2230>
  401ea4:	ldr	x2, [x2, #2568]
  401ea8:	cbz	x2, 401eb4 <ferror@plt+0xe4>
  401eac:	mov	x16, x2
  401eb0:	br	x16
  401eb4:	ret
  401eb8:	stp	x29, x30, [sp, #-32]!
  401ebc:	mov	x29, sp
  401ec0:	str	x19, [sp, #16]
  401ec4:	adrp	x19, 416000 <ferror@plt+0x14230>
  401ec8:	ldrb	w0, [x19, #2016]
  401ecc:	cbnz	w0, 401edc <ferror@plt+0x10c>
  401ed0:	bl	401e48 <ferror@plt+0x78>
  401ed4:	mov	w0, #0x1                   	// #1
  401ed8:	strb	w0, [x19, #2016]
  401edc:	ldr	x19, [sp, #16]
  401ee0:	ldp	x29, x30, [sp], #32
  401ee4:	ret
  401ee8:	b	401e78 <ferror@plt+0xa8>
  401eec:	sub	sp, sp, #0x70
  401ef0:	stp	x20, x19, [sp, #96]
  401ef4:	adrp	x19, 404000 <ferror@plt+0x2230>
  401ef8:	stp	x29, x30, [sp, #16]
  401efc:	add	x29, sp, #0x10
  401f00:	add	x19, x19, #0xe46
  401f04:	stur	w0, [x29, #-4]
  401f08:	str	x1, [sp]
  401f0c:	mov	w0, #0x5                   	// #5
  401f10:	mov	x1, x19
  401f14:	stp	x28, x27, [sp, #32]
  401f18:	stp	x26, x25, [sp, #48]
  401f1c:	stp	x24, x23, [sp, #64]
  401f20:	stp	x22, x21, [sp, #80]
  401f24:	bl	401dc0 <setlocale@plt>
  401f28:	mov	w0, wzr
  401f2c:	mov	x1, x19
  401f30:	bl	401dc0 <setlocale@plt>
  401f34:	adrp	x19, 404000 <ferror@plt+0x2230>
  401f38:	add	x19, x19, #0xa9c
  401f3c:	adrp	x1, 404000 <ferror@plt+0x2230>
  401f40:	add	x1, x1, #0xaa5
  401f44:	mov	x0, x19
  401f48:	bl	401a80 <bindtextdomain@plt>
  401f4c:	mov	x0, x19
  401f50:	bl	401bf0 <textdomain@plt>
  401f54:	ldr	x8, [sp]
  401f58:	adrp	x19, 416000 <ferror@plt+0x14230>
  401f5c:	ldr	x0, [x8]
  401f60:	str	x0, [x19, #2184]
  401f64:	bl	401af0 <xmalloc_set_program_name@plt>
  401f68:	ldr	x0, [x19, #2184]
  401f6c:	bl	401c70 <bfd_set_error_program_name@plt>
  401f70:	sub	x0, x29, #0x4
  401f74:	mov	x1, sp
  401f78:	bl	4043dc <ferror@plt+0x260c>
  401f7c:	bl	401b10 <bfd_init@plt>
  401f80:	cmp	w0, #0x118
  401f84:	b.ne	402260 <ferror@plt+0x490>  // b.any
  401f88:	bl	40324c <ferror@plt+0x147c>
  401f8c:	adrp	x19, 404000 <ferror@plt+0x2230>
  401f90:	adrp	x20, 416000 <ferror@plt+0x14230>
  401f94:	adrp	x25, 404000 <ferror@plt+0x2230>
  401f98:	add	x19, x19, #0xad8
  401f9c:	add	x20, x20, #0x260
  401fa0:	add	x25, x25, #0xa10
  401fa4:	adrp	x23, 416000 <ferror@plt+0x14230>
  401fa8:	mov	w26, #0x1                   	// #1
  401fac:	mov	w28, #0x2                   	// #2
  401fb0:	adrp	x27, 416000 <ferror@plt+0x14230>
  401fb4:	adrp	x22, 416000 <ferror@plt+0x14230>
  401fb8:	adrp	x21, 416000 <ferror@plt+0x14230>
  401fbc:	adrp	x24, 416000 <ferror@plt+0x14230>
  401fc0:	b	401fd0 <ferror@plt+0x200>
  401fc4:	ldr	x8, [x24, #872]
  401fc8:	adrp	x9, 416000 <ferror@plt+0x14230>
  401fcc:	str	x8, [x9, #2032]
  401fd0:	ldur	w0, [x29, #-4]
  401fd4:	ldr	x1, [sp]
  401fd8:	mov	x2, x19
  401fdc:	mov	x3, x20
  401fe0:	mov	x4, xzr
  401fe4:	bl	401c00 <getopt_long@plt>
  401fe8:	sub	w8, w0, #0x3f
  401fec:	cmp	w8, #0x8b
  401ff0:	b.hi	40200c <ferror@plt+0x23c>  // b.pmore
  401ff4:	adr	x9, 401fc4 <ferror@plt+0x1f4>
  401ff8:	ldrb	w10, [x25, x8]
  401ffc:	add	x9, x9, x10, lsl #2
  402000:	br	x9
  402004:	str	w26, [x27, #2044]
  402008:	b	401fd0 <ferror@plt+0x200>
  40200c:	cmn	w0, #0x1
  402010:	b.ne	401fd0 <ferror@plt+0x200>  // b.any
  402014:	b	4020d8 <ferror@plt+0x308>
  402018:	ldr	x8, [x24, #872]
  40201c:	ldrb	w8, [x8]
  402020:	sub	w8, w8, #0x42
  402024:	cmp	w8, #0x31
  402028:	b.hi	402254 <ferror@plt+0x484>  // b.pmore
  40202c:	lsl	x9, x26, x8
  402030:	tst	x9, #0x100000001
  402034:	b.ne	4020ac <ferror@plt+0x2dc>  // b.any
  402038:	lsl	x9, x26, x8
  40203c:	tst	x9, #0x2000000020
  402040:	b.eq	4020b4 <ferror@plt+0x2e4>  // b.none
  402044:	str	w28, [x23, #2024]
  402048:	b	401fd0 <ferror@plt+0x200>
  40204c:	str	w28, [x23, #2024]
  402050:	b	401fd0 <ferror@plt+0x200>
  402054:	str	w26, [x21, #2048]
  402058:	b	401fd0 <ferror@plt+0x200>
  40205c:	str	wzr, [x23, #2024]
  402060:	b	401fd0 <ferror@plt+0x200>
  402064:	str	wzr, [x22, #2040]
  402068:	b	401fd0 <ferror@plt+0x200>
  40206c:	str	w26, [x22, #2040]
  402070:	b	401fd0 <ferror@plt+0x200>
  402074:	str	w28, [x22, #2040]
  402078:	b	401fd0 <ferror@plt+0x200>
  40207c:	ldr	x0, [x24, #872]
  402080:	bl	401b50 <atol@plt>
  402084:	cmp	w0, #0x8
  402088:	b.eq	4020d0 <ferror@plt+0x300>  // b.none
  40208c:	cmp	w0, #0x10
  402090:	b.eq	4020c8 <ferror@plt+0x2f8>  // b.none
  402094:	cmp	w0, #0xa
  402098:	b.ne	402278 <ferror@plt+0x4a8>  // b.any
  40209c:	str	wzr, [x22, #2040]
  4020a0:	b	401fd0 <ferror@plt+0x200>
  4020a4:	str	w26, [x23, #2024]
  4020a8:	b	401fd0 <ferror@plt+0x200>
  4020ac:	str	wzr, [x23, #2024]
  4020b0:	b	401fd0 <ferror@plt+0x200>
  4020b4:	lsl	x8, x26, x8
  4020b8:	tst	x8, #0x2000000020000
  4020bc:	b.eq	402254 <ferror@plt+0x484>  // b.none
  4020c0:	str	w26, [x23, #2024]
  4020c4:	b	401fd0 <ferror@plt+0x200>
  4020c8:	str	w28, [x22, #2040]
  4020cc:	b	401fd0 <ferror@plt+0x200>
  4020d0:	str	w26, [x22, #2040]
  4020d4:	b	401fd0 <ferror@plt+0x200>
  4020d8:	ldr	w8, [x27, #2044]
  4020dc:	cbz	w8, 4020ec <ferror@plt+0x31c>
  4020e0:	adrp	x0, 404000 <ferror@plt+0x2230>
  4020e4:	add	x0, x0, #0xb19
  4020e8:	bl	403e28 <ferror@plt+0x2058>
  4020ec:	adrp	x8, 416000 <ferror@plt+0x14230>
  4020f0:	ldr	w8, [x8, #2052]
  4020f4:	cbnz	w8, 4022a4 <ferror@plt+0x4d4>
  4020f8:	adrp	x19, 416000 <ferror@plt+0x14230>
  4020fc:	ldr	w8, [x19, #880]
  402100:	ldur	w9, [x29, #-4]
  402104:	cmp	w8, w9
  402108:	b.ne	4021b8 <ferror@plt+0x3e8>  // b.any
  40210c:	adrp	x0, 404000 <ferror@plt+0x2230>
  402110:	add	x0, x0, #0xb1e
  402114:	bl	40239c <ferror@plt+0x5cc>
  402118:	ldr	w8, [x21, #2048]
  40211c:	cbz	w8, 40222c <ferror@plt+0x45c>
  402120:	ldr	w8, [x23, #2024]
  402124:	tst	w8, #0xfffffffd
  402128:	b.ne	40222c <ferror@plt+0x45c>  // b.any
  40212c:	adrp	x9, 416000 <ferror@plt+0x14230>
  402130:	adrp	x24, 416000 <ferror@plt+0x14230>
  402134:	adrp	x25, 416000 <ferror@plt+0x14230>
  402138:	cmp	w8, #0x0
  40213c:	ldr	x1, [x9, #2056]
  402140:	ldr	x8, [x24, #2064]
  402144:	ldr	x9, [x25, #2072]
  402148:	mov	w10, #0xa                   	// #10
  40214c:	mov	w11, #0x7                   	// #7
  402150:	add	x8, x8, x1
  402154:	csel	w21, w11, w10, eq  // eq = none
  402158:	add	x20, x8, x9
  40215c:	mov	w8, #0x20                  	// #32
  402160:	mov	w9, #0x9                   	// #9
  402164:	mov	w0, w21
  402168:	csel	w19, w9, w8, eq  // eq = none
  40216c:	bl	40241c <ferror@plt+0x64c>
  402170:	mov	w0, w19
  402174:	bl	401d80 <putchar@plt>
  402178:	ldr	x1, [x24, #2064]
  40217c:	mov	w0, w21
  402180:	bl	40241c <ferror@plt+0x64c>
  402184:	mov	w0, w19
  402188:	bl	401d80 <putchar@plt>
  40218c:	ldr	x1, [x25, #2072]
  402190:	mov	w0, w21
  402194:	bl	40241c <ferror@plt+0x64c>
  402198:	mov	w0, w19
  40219c:	bl	401d80 <putchar@plt>
  4021a0:	ldr	w8, [x23, #2024]
  4021a4:	cbz	w8, 4021e0 <ferror@plt+0x410>
  4021a8:	mov	w0, w21
  4021ac:	mov	x1, x20
  4021b0:	bl	40241c <ferror@plt+0x64c>
  4021b4:	b	402208 <ferror@plt+0x438>
  4021b8:	ldr	w8, [x19, #880]
  4021bc:	ldur	w9, [x29, #-4]
  4021c0:	cmp	w8, w9
  4021c4:	b.ge	402118 <ferror@plt+0x348>  // b.tcont
  4021c8:	ldr	x9, [sp]
  4021cc:	add	w10, w8, #0x1
  4021d0:	str	w10, [x19, #880]
  4021d4:	ldr	x0, [x9, w8, sxtw #3]
  4021d8:	bl	40239c <ferror@plt+0x5cc>
  4021dc:	b	4021b8 <ferror@plt+0x3e8>
  4021e0:	ldr	w8, [x22, #2040]
  4021e4:	adrp	x9, 404000 <ferror@plt+0x2230>
  4021e8:	adrp	x10, 404000 <ferror@plt+0x2230>
  4021ec:	add	x9, x9, #0xb2e
  4021f0:	add	x10, x10, #0xb24
  4021f4:	cmp	w8, #0x1
  4021f8:	csel	x0, x10, x9, eq  // eq = none
  4021fc:	mov	x1, x20
  402200:	mov	x2, x20
  402204:	bl	401d30 <printf@plt>
  402208:	mov	w0, w19
  40220c:	bl	401d80 <putchar@plt>
  402210:	adrp	x8, 416000 <ferror@plt+0x14230>
  402214:	ldr	x3, [x8, #888]
  402218:	adrp	x0, 404000 <ferror@plt+0x2230>
  40221c:	add	x0, x0, #0xb38
  402220:	mov	w1, #0x9                   	// #9
  402224:	mov	w2, #0x1                   	// #1
  402228:	bl	401c60 <fwrite@plt>
  40222c:	adrp	x8, 416000 <ferror@plt+0x14230>
  402230:	ldr	w0, [x8, #2080]
  402234:	ldp	x20, x19, [sp, #96]
  402238:	ldp	x22, x21, [sp, #80]
  40223c:	ldp	x24, x23, [sp, #64]
  402240:	ldp	x26, x25, [sp, #48]
  402244:	ldp	x28, x27, [sp, #32]
  402248:	ldp	x29, x30, [sp, #16]
  40224c:	add	sp, sp, #0x70
  402250:	ret
  402254:	adrp	x1, 404000 <ferror@plt+0x2230>
  402258:	add	x1, x1, #0xae5
  40225c:	b	402280 <ferror@plt+0x4b0>
  402260:	adrp	x1, 404000 <ferror@plt+0x2230>
  402264:	add	x1, x1, #0xab7
  402268:	mov	w2, #0x5                   	// #5
  40226c:	mov	x0, xzr
  402270:	bl	401cf0 <dcgettext@plt>
  402274:	bl	40316c <ferror@plt+0x139c>
  402278:	adrp	x1, 404000 <ferror@plt+0x2230>
  40227c:	add	x1, x1, #0xb06
  402280:	mov	w2, #0x5                   	// #5
  402284:	mov	x0, xzr
  402288:	bl	401cf0 <dcgettext@plt>
  40228c:	ldr	x1, [x24, #872]
  402290:	bl	4031d8 <ferror@plt+0x1408>
  402294:	adrp	x8, 416000 <ferror@plt+0x14230>
  402298:	ldr	x0, [x8, #864]
  40229c:	mov	w1, #0x1                   	// #1
  4022a0:	bl	4022b4 <ferror@plt+0x4e4>
  4022a4:	adrp	x8, 416000 <ferror@plt+0x14230>
  4022a8:	ldr	x0, [x8, #888]
  4022ac:	mov	w1, wzr
  4022b0:	bl	4022b4 <ferror@plt+0x4e4>
  4022b4:	stp	x29, x30, [sp, #-48]!
  4022b8:	stp	x20, x19, [sp, #32]
  4022bc:	mov	w19, w1
  4022c0:	adrp	x1, 404000 <ferror@plt+0x2230>
  4022c4:	mov	x20, x0
  4022c8:	add	x1, x1, #0xb71
  4022cc:	mov	w2, #0x5                   	// #5
  4022d0:	mov	x0, xzr
  4022d4:	str	x21, [sp, #16]
  4022d8:	mov	x29, sp
  4022dc:	bl	401cf0 <dcgettext@plt>
  4022e0:	adrp	x21, 416000 <ferror@plt+0x14230>
  4022e4:	ldr	x2, [x21, #2184]
  4022e8:	mov	x1, x0
  4022ec:	mov	x0, x20
  4022f0:	bl	401db0 <fprintf@plt>
  4022f4:	adrp	x1, 404000 <ferror@plt+0x2230>
  4022f8:	add	x1, x1, #0xb92
  4022fc:	mov	w2, #0x5                   	// #5
  402300:	mov	x0, xzr
  402304:	bl	401cf0 <dcgettext@plt>
  402308:	mov	x1, x0
  40230c:	mov	x0, x20
  402310:	bl	401db0 <fprintf@plt>
  402314:	adrp	x1, 404000 <ferror@plt+0x2230>
  402318:	add	x1, x1, #0xbc7
  40231c:	mov	w2, #0x5                   	// #5
  402320:	mov	x0, xzr
  402324:	bl	401cf0 <dcgettext@plt>
  402328:	mov	x1, x0
  40232c:	mov	x0, x20
  402330:	bl	401db0 <fprintf@plt>
  402334:	adrp	x1, 404000 <ferror@plt+0x2230>
  402338:	add	x1, x1, #0xbfd
  40233c:	mov	w2, #0x5                   	// #5
  402340:	mov	x0, xzr
  402344:	bl	401cf0 <dcgettext@plt>
  402348:	adrp	x2, 404000 <ferror@plt+0x2230>
  40234c:	mov	x1, x0
  402350:	add	x2, x2, #0xe47
  402354:	mov	x0, x20
  402358:	bl	401db0 <fprintf@plt>
  40235c:	ldr	x0, [x21, #2184]
  402360:	mov	x1, x20
  402364:	bl	403344 <ferror@plt+0x1574>
  402368:	cbnz	w19, 402394 <ferror@plt+0x5c4>
  40236c:	adrp	x1, 404000 <ferror@plt+0x2230>
  402370:	add	x1, x1, #0xe50
  402374:	mov	w2, #0x5                   	// #5
  402378:	mov	x0, xzr
  40237c:	bl	401cf0 <dcgettext@plt>
  402380:	adrp	x2, 404000 <ferror@plt+0x2230>
  402384:	mov	x1, x0
  402388:	add	x2, x2, #0xe63
  40238c:	mov	x0, x20
  402390:	bl	401db0 <fprintf@plt>
  402394:	mov	w0, w19
  402398:	bl	4019a0 <exit@plt>
  40239c:	stp	x29, x30, [sp, #-32]!
  4023a0:	stp	x20, x19, [sp, #16]
  4023a4:	mov	x29, sp
  4023a8:	mov	x19, x0
  4023ac:	bl	40393c <ferror@plt+0x1b6c>
  4023b0:	cmp	x0, #0x1
  4023b4:	b.lt	402404 <ferror@plt+0x634>  // b.tstop
  4023b8:	adrp	x8, 416000 <ferror@plt+0x14230>
  4023bc:	ldr	x1, [x8, #2032]
  4023c0:	mov	x0, x19
  4023c4:	bl	401a30 <bfd_openr@plt>
  4023c8:	cbz	x0, 4023fc <ferror@plt+0x62c>
  4023cc:	mov	w1, #0x2                   	// #2
  4023d0:	mov	x20, x0
  4023d4:	bl	401d00 <bfd_check_format@plt>
  4023d8:	cbz	w0, 4023e8 <ferror@plt+0x618>
  4023dc:	mov	x0, x20
  4023e0:	bl	402490 <ferror@plt+0x6c0>
  4023e4:	b	4023f0 <ferror@plt+0x620>
  4023e8:	mov	x0, x20
  4023ec:	bl	402544 <ferror@plt+0x774>
  4023f0:	mov	x0, x20
  4023f4:	bl	401cc0 <bfd_close@plt>
  4023f8:	cbnz	w0, 402410 <ferror@plt+0x640>
  4023fc:	mov	x0, x19
  402400:	bl	402de0 <ferror@plt+0x1010>
  402404:	adrp	x8, 416000 <ferror@plt+0x14230>
  402408:	mov	w9, #0x1                   	// #1
  40240c:	str	w9, [x8, #2080]
  402410:	ldp	x20, x19, [sp, #16]
  402414:	ldp	x29, x30, [sp], #32
  402418:	ret
  40241c:	sub	sp, sp, #0x50
  402420:	adrp	x8, 416000 <ferror@plt+0x14230>
  402424:	ldr	w8, [x8, #2040]
  402428:	adrp	x9, 405000 <ferror@plt+0x3230>
  40242c:	adrp	x10, 404000 <ferror@plt+0x2230>
  402430:	add	x9, x9, #0xd5
  402434:	add	x10, x10, #0xeeb
  402438:	adrp	x11, 404000 <ferror@plt+0x2230>
  40243c:	cmp	w8, #0x1
  402440:	add	x11, x11, #0xee7
  402444:	csel	x9, x10, x9, eq  // eq = none
  402448:	cmp	w8, #0x0
  40244c:	str	x19, [sp, #64]
  402450:	mov	x2, x1
  402454:	mov	w19, w0
  402458:	csel	x1, x11, x9, eq  // eq = none
  40245c:	add	x0, sp, #0x8
  402460:	stp	x29, x30, [sp, #48]
  402464:	add	x29, sp, #0x30
  402468:	bl	4019f0 <sprintf@plt>
  40246c:	adrp	x0, 405000 <ferror@plt+0x3230>
  402470:	add	x0, x0, #0x25d
  402474:	add	x2, sp, #0x8
  402478:	mov	w1, w19
  40247c:	bl	401d30 <printf@plt>
  402480:	ldr	x19, [sp, #64]
  402484:	ldp	x29, x30, [sp, #48]
  402488:	add	sp, sp, #0x50
  40248c:	ret
  402490:	stp	x29, x30, [sp, #-48]!
  402494:	stp	x20, x19, [sp, #32]
  402498:	mov	x19, x0
  40249c:	mov	w0, wzr
  4024a0:	str	x21, [sp, #16]
  4024a4:	mov	x29, sp
  4024a8:	bl	401ae0 <bfd_set_error@plt>
  4024ac:	mov	x0, x19
  4024b0:	mov	x1, xzr
  4024b4:	bl	401d10 <bfd_openr_next_archived_file@plt>
  4024b8:	cbz	x0, 402500 <ferror@plt+0x730>
  4024bc:	mov	x21, xzr
  4024c0:	b	4024e0 <ferror@plt+0x710>
  4024c4:	mov	w0, wzr
  4024c8:	bl	401ae0 <bfd_set_error@plt>
  4024cc:	mov	x0, x19
  4024d0:	mov	x1, x20
  4024d4:	bl	401d10 <bfd_openr_next_archived_file@plt>
  4024d8:	mov	x21, x20
  4024dc:	cbz	x0, 402504 <ferror@plt+0x734>
  4024e0:	mov	x20, x0
  4024e4:	bl	402544 <ferror@plt+0x774>
  4024e8:	cbz	x21, 4024c4 <ferror@plt+0x6f4>
  4024ec:	mov	x0, x21
  4024f0:	bl	401cc0 <bfd_close@plt>
  4024f4:	cmp	x21, x20
  4024f8:	b.ne	4024c4 <ferror@plt+0x6f4>  // b.any
  4024fc:	b	402534 <ferror@plt+0x764>
  402500:	mov	x20, xzr
  402504:	bl	401ab0 <bfd_get_error@plt>
  402508:	cmp	w0, #0x9
  40250c:	b.eq	402528 <ferror@plt+0x758>  // b.none
  402510:	mov	x0, x19
  402514:	bl	402648 <ferror@plt+0x878>
  402518:	bl	402de0 <ferror@plt+0x1010>
  40251c:	adrp	x8, 416000 <ferror@plt+0x14230>
  402520:	mov	w9, #0x2                   	// #2
  402524:	str	w9, [x8, #2080]
  402528:	cbz	x20, 402534 <ferror@plt+0x764>
  40252c:	mov	x0, x20
  402530:	bl	401cc0 <bfd_close@plt>
  402534:	ldp	x20, x19, [sp, #32]
  402538:	ldr	x21, [sp, #16]
  40253c:	ldp	x29, x30, [sp], #48
  402540:	ret
  402544:	stp	x29, x30, [sp, #-32]!
  402548:	mov	w1, #0x2                   	// #2
  40254c:	str	x19, [sp, #16]
  402550:	mov	x29, sp
  402554:	mov	x19, x0
  402558:	bl	401d00 <bfd_check_format@plt>
  40255c:	cbnz	w0, 402620 <ferror@plt+0x850>
  402560:	add	x2, x29, #0x18
  402564:	mov	w1, #0x1                   	// #1
  402568:	mov	x0, x19
  40256c:	bl	401cd0 <bfd_check_format_matches@plt>
  402570:	cbz	w0, 402588 <ferror@plt+0x7b8>
  402574:	mov	x0, x19
  402578:	bl	402650 <ferror@plt+0x880>
  40257c:	mov	w0, #0xa                   	// #10
  402580:	bl	401d80 <putchar@plt>
  402584:	b	402620 <ferror@plt+0x850>
  402588:	bl	401ab0 <bfd_get_error@plt>
  40258c:	cmp	w0, #0xd
  402590:	b.ne	4025c0 <ferror@plt+0x7f0>  // b.any
  402594:	mov	x0, x19
  402598:	bl	402648 <ferror@plt+0x878>
  40259c:	bl	402de0 <ferror@plt+0x1010>
  4025a0:	ldr	x0, [x29, #24]
  4025a4:	bl	4032a8 <ferror@plt+0x14d8>
  4025a8:	ldr	x0, [x29, #24]
  4025ac:	bl	401c40 <free@plt>
  4025b0:	adrp	x8, 416000 <ferror@plt+0x14230>
  4025b4:	mov	w9, #0x3                   	// #3
  4025b8:	str	w9, [x8, #2080]
  4025bc:	b	402620 <ferror@plt+0x850>
  4025c0:	add	x2, x29, #0x18
  4025c4:	mov	w1, #0x3                   	// #3
  4025c8:	mov	x0, x19
  4025cc:	bl	401cd0 <bfd_check_format_matches@plt>
  4025d0:	cbz	w0, 40262c <ferror@plt+0x85c>
  4025d4:	mov	x0, x19
  4025d8:	bl	402650 <ferror@plt+0x880>
  4025dc:	adrp	x8, 416000 <ferror@plt+0x14230>
  4025e0:	ldr	x3, [x8, #888]
  4025e4:	adrp	x0, 404000 <ferror@plt+0x2230>
  4025e8:	add	x0, x0, #0xe89
  4025ec:	mov	w1, #0xb                   	// #11
  4025f0:	mov	w2, #0x1                   	// #1
  4025f4:	bl	401c60 <fwrite@plt>
  4025f8:	mov	x0, x19
  4025fc:	bl	4019b0 <bfd_core_file_failing_command@plt>
  402600:	cbz	x0, 402614 <ferror@plt+0x844>
  402604:	mov	x1, x0
  402608:	adrp	x0, 404000 <ferror@plt+0x2230>
  40260c:	add	x0, x0, #0xe95
  402610:	bl	401d30 <printf@plt>
  402614:	adrp	x0, 404000 <ferror@plt+0x2230>
  402618:	add	x0, x0, #0xb3f
  40261c:	bl	401bd0 <puts@plt>
  402620:	ldr	x19, [sp, #16]
  402624:	ldp	x29, x30, [sp], #32
  402628:	ret
  40262c:	mov	x0, x19
  402630:	bl	402648 <ferror@plt+0x878>
  402634:	bl	402de0 <ferror@plt+0x1010>
  402638:	bl	401ab0 <bfd_get_error@plt>
  40263c:	cmp	w0, #0xd
  402640:	b.eq	4025a0 <ferror@plt+0x7d0>  // b.none
  402644:	b	4025b0 <ferror@plt+0x7e0>
  402648:	ldr	x0, [x0]
  40264c:	ret
  402650:	stp	x29, x30, [sp, #-32]!
  402654:	adrp	x8, 416000 <ferror@plt+0x14230>
  402658:	ldr	w8, [x8, #2116]
  40265c:	str	x19, [sp, #16]
  402660:	mov	x19, x0
  402664:	mov	x29, sp
  402668:	cbz	w8, 402674 <ferror@plt+0x8a4>
  40266c:	mov	x0, x19
  402670:	bl	4026a0 <ferror@plt+0x8d0>
  402674:	adrp	x8, 416000 <ferror@plt+0x14230>
  402678:	ldr	w8, [x8, #2024]
  40267c:	mov	x0, x19
  402680:	cmp	w8, #0x1
  402684:	b.ne	402690 <ferror@plt+0x8c0>  // b.any
  402688:	bl	402788 <ferror@plt+0x9b8>
  40268c:	b	402694 <ferror@plt+0x8c4>
  402690:	bl	402924 <ferror@plt+0xb54>
  402694:	ldr	x19, [sp, #16]
  402698:	ldp	x29, x30, [sp], #32
  40269c:	ret
  4026a0:	stp	x29, x30, [sp, #-64]!
  4026a4:	stp	x22, x21, [sp, #32]
  4026a8:	adrp	x22, 416000 <ferror@plt+0x14230>
  4026ac:	str	x23, [sp, #16]
  4026b0:	stp	x20, x19, [sp, #48]
  4026b4:	mov	x29, sp
  4026b8:	mov	x20, x0
  4026bc:	str	xzr, [x22, #2120]
  4026c0:	bl	402b0c <ferror@plt+0xd3c>
  4026c4:	mov	w8, #0x52                  	// #82
  4026c8:	and	w8, w0, w8
  4026cc:	cmp	w8, #0x10
  4026d0:	b.ne	402768 <ferror@plt+0x998>  // b.any
  4026d4:	ldr	x8, [x20, #8]
  4026d8:	mov	x0, x20
  4026dc:	ldr	x8, [x8, #496]
  4026e0:	blr	x8
  4026e4:	tbnz	x0, #63, 40277c <ferror@plt+0x9ac>
  4026e8:	cbz	x0, 4026f8 <ferror@plt+0x928>
  4026ec:	bl	401ad0 <xmalloc@plt>
  4026f0:	mov	x19, x0
  4026f4:	b	4026fc <ferror@plt+0x92c>
  4026f8:	mov	x19, xzr
  4026fc:	ldr	x8, [x20, #8]
  402700:	mov	x0, x20
  402704:	mov	x1, x19
  402708:	ldr	x8, [x8, #504]
  40270c:	blr	x8
  402710:	tbnz	x0, #63, 40277c <ferror@plt+0x9ac>
  402714:	mov	x21, x0
  402718:	cbz	x0, 402760 <ferror@plt+0x990>
  40271c:	sub	x20, x19, #0x8
  402720:	b	402730 <ferror@plt+0x960>
  402724:	add	x8, x21, #0x1
  402728:	cmp	x8, #0x1
  40272c:	b.le	402760 <ferror@plt+0x990>
  402730:	ldr	x23, [x20, x21, lsl #3]
  402734:	sub	x21, x21, #0x1
  402738:	ldr	x0, [x23, #32]
  40273c:	bl	402b14 <ferror@plt+0xd44>
  402740:	cbz	w0, 402724 <ferror@plt+0x954>
  402744:	ldrb	w8, [x23, #25]
  402748:	tbnz	w8, #0, 402724 <ferror@plt+0x954>
  40274c:	ldr	x8, [x23, #16]
  402750:	ldr	x9, [x22, #2120]
  402754:	add	x8, x9, x8
  402758:	str	x8, [x22, #2120]
  40275c:	b	402724 <ferror@plt+0x954>
  402760:	mov	x0, x19
  402764:	bl	401c40 <free@plt>
  402768:	ldp	x20, x19, [sp, #48]
  40276c:	ldp	x22, x21, [sp, #32]
  402770:	ldr	x23, [sp, #16]
  402774:	ldp	x29, x30, [sp], #64
  402778:	ret
  40277c:	mov	x0, x20
  402780:	bl	402648 <ferror@plt+0x878>
  402784:	bl	4030d8 <ferror@plt+0x1308>
  402788:	stp	x29, x30, [sp, #-80]!
  40278c:	adrp	x1, 402000 <ferror@plt+0x230>
  402790:	stp	x24, x23, [sp, #32]
  402794:	stp	x22, x21, [sp, #48]
  402798:	stp	x20, x19, [sp, #64]
  40279c:	adrp	x20, 416000 <ferror@plt+0x14230>
  4027a0:	adrp	x24, 416000 <ferror@plt+0x14230>
  4027a4:	adrp	x21, 416000 <ferror@plt+0x14230>
  4027a8:	add	x1, x1, #0xb20
  4027ac:	mov	x2, xzr
  4027b0:	stp	x26, x25, [sp, #16]
  4027b4:	mov	x29, sp
  4027b8:	mov	x19, x0
  4027bc:	str	xzr, [x20, #2088]
  4027c0:	str	xzr, [x24, #2096]
  4027c4:	str	wzr, [x21, #2104]
  4027c8:	bl	401d40 <bfd_map_over_sections@plt>
  4027cc:	adrp	x23, 416000 <ferror@plt+0x14230>
  4027d0:	ldr	w8, [x23, #2116]
  4027d4:	adrp	x22, 416000 <ferror@plt+0x14230>
  4027d8:	cbz	w8, 402800 <ferror@plt+0xa30>
  4027dc:	ldr	w8, [x21, #2104]
  4027e0:	cmp	w8, #0x4
  4027e4:	b.gt	4027f0 <ferror@plt+0xa20>
  4027e8:	mov	w8, #0x5                   	// #5
  4027ec:	str	w8, [x21, #2104]
  4027f0:	ldr	x8, [x22, #2120]
  4027f4:	ldr	x9, [x20, #2088]
  4027f8:	add	x8, x9, x8
  4027fc:	str	x8, [x20, #2088]
  402800:	ldr	x0, [x24, #2096]
  402804:	bl	402bc4 <ferror@plt+0xdf4>
  402808:	ldr	x8, [x20, #2088]
  40280c:	cmp	w0, #0x4
  402810:	mov	w26, #0x4                   	// #4
  402814:	csel	w9, w0, w26, hi  // hi = pmore
  402818:	adrp	x25, 416000 <ferror@plt+0x14230>
  40281c:	mov	x0, x8
  402820:	str	w9, [x25, #2108]
  402824:	bl	402bc4 <ferror@plt+0xdf4>
  402828:	cmp	w0, #0x4
  40282c:	adrp	x24, 416000 <ferror@plt+0x14230>
  402830:	csel	w8, w0, w26, hi  // hi = pmore
  402834:	mov	x0, x19
  402838:	str	w8, [x24, #2112]
  40283c:	str	xzr, [x20, #2088]
  402840:	bl	402648 <ferror@plt+0x878>
  402844:	mov	x1, x0
  402848:	adrp	x0, 404000 <ferror@plt+0x2230>
  40284c:	add	x0, x0, #0xea4
  402850:	bl	401d30 <printf@plt>
  402854:	ldr	x0, [x19, #208]
  402858:	cbz	x0, 402870 <ferror@plt+0xaa0>
  40285c:	bl	402648 <ferror@plt+0x878>
  402860:	mov	x1, x0
  402864:	adrp	x0, 404000 <ferror@plt+0x2230>
  402868:	add	x0, x0, #0xea9
  40286c:	bl	401d30 <printf@plt>
  402870:	ldr	w1, [x21, #2104]
  402874:	ldr	w3, [x24, #2112]
  402878:	ldr	w5, [x25, #2108]
  40287c:	adrp	x0, 404000 <ferror@plt+0x2230>
  402880:	adrp	x2, 404000 <ferror@plt+0x2230>
  402884:	adrp	x4, 404000 <ferror@plt+0x2230>
  402888:	adrp	x6, 404000 <ferror@plt+0x2230>
  40288c:	add	x0, x0, #0xeb2
  402890:	add	x2, x2, #0xec6
  402894:	add	x4, x4, #0xb19
  402898:	add	x6, x6, #0xece
  40289c:	bl	401d30 <printf@plt>
  4028a0:	adrp	x1, 402000 <ferror@plt+0x230>
  4028a4:	add	x1, x1, #0xc20
  4028a8:	mov	x0, x19
  4028ac:	mov	x2, xzr
  4028b0:	bl	401d40 <bfd_map_over_sections@plt>
  4028b4:	ldr	w8, [x23, #2116]
  4028b8:	cbz	w8, 4028dc <ferror@plt+0xb0c>
  4028bc:	ldr	x1, [x22, #2120]
  4028c0:	ldr	x8, [x20, #2088]
  4028c4:	adrp	x0, 404000 <ferror@plt+0x2230>
  4028c8:	add	x0, x0, #0xed3
  4028cc:	mov	x2, xzr
  4028d0:	add	x8, x8, x1
  4028d4:	str	x8, [x20, #2088]
  4028d8:	bl	402cb4 <ferror@plt+0xee4>
  4028dc:	ldr	w1, [x21, #2104]
  4028e0:	adrp	x0, 404000 <ferror@plt+0x2230>
  4028e4:	adrp	x2, 404000 <ferror@plt+0x2230>
  4028e8:	add	x0, x0, #0xed9
  4028ec:	add	x2, x2, #0xee1
  4028f0:	bl	401d30 <printf@plt>
  4028f4:	ldr	w0, [x24, #2112]
  4028f8:	ldr	x1, [x20, #2088]
  4028fc:	bl	40241c <ferror@plt+0x64c>
  402900:	adrp	x0, 404000 <ferror@plt+0x2230>
  402904:	add	x0, x0, #0xe45
  402908:	bl	401bd0 <puts@plt>
  40290c:	ldp	x20, x19, [sp, #64]
  402910:	ldp	x22, x21, [sp, #48]
  402914:	ldp	x24, x23, [sp, #32]
  402918:	ldp	x26, x25, [sp, #16]
  40291c:	ldp	x29, x30, [sp], #80
  402920:	ret
  402924:	stp	x29, x30, [sp, #-80]!
  402928:	stp	x24, x23, [sp, #32]
  40292c:	adrp	x23, 416000 <ferror@plt+0x14230>
  402930:	stp	x22, x21, [sp, #48]
  402934:	ldr	w22, [x23, #2024]
  402938:	adrp	x1, 402000 <ferror@plt+0x230>
  40293c:	str	x25, [sp, #16]
  402940:	mov	w8, #0xa                   	// #10
  402944:	mov	w9, #0x7                   	// #7
  402948:	adrp	x24, 416000 <ferror@plt+0x14230>
  40294c:	adrp	x25, 416000 <ferror@plt+0x14230>
  402950:	adrp	x21, 416000 <ferror@plt+0x14230>
  402954:	cmp	w22, #0x0
  402958:	add	x1, x1, #0xd68
  40295c:	mov	x2, xzr
  402960:	stp	x20, x19, [sp, #64]
  402964:	mov	x29, sp
  402968:	mov	x19, x0
  40296c:	str	xzr, [x24, #2136]
  402970:	str	xzr, [x25, #2144]
  402974:	csel	w20, w9, w8, eq  // eq = none
  402978:	str	xzr, [x21, #2152]
  40297c:	bl	401d40 <bfd_map_over_sections@plt>
  402980:	adrp	x8, 416000 <ferror@plt+0x14230>
  402984:	adrp	x10, 416000 <ferror@plt+0x14230>
  402988:	ldr	x9, [x24, #2136]
  40298c:	ldr	x8, [x8, #2120]
  402990:	ldr	w11, [x10, #2128]
  402994:	add	x8, x9, x8
  402998:	add	w9, w11, #0x1
  40299c:	str	x8, [x24, #2136]
  4029a0:	str	w9, [x10, #2128]
  4029a4:	cbnz	w11, 4029e0 <ferror@plt+0xc10>
  4029a8:	adrp	x9, 416000 <ferror@plt+0x14230>
  4029ac:	ldr	w9, [x9, #2040]
  4029b0:	ldr	w8, [x23, #2024]
  4029b4:	adrp	x10, 404000 <ferror@plt+0x2230>
  4029b8:	adrp	x11, 404000 <ferror@plt+0x2230>
  4029bc:	add	x10, x10, #0xf21
  4029c0:	add	x11, x11, #0xef0
  4029c4:	adrp	x12, 404000 <ferror@plt+0x2230>
  4029c8:	cmp	w9, #0x1
  4029cc:	add	x12, x12, #0xf52
  4029d0:	csel	x9, x11, x10, eq  // eq = none
  4029d4:	cmp	w8, #0x0
  4029d8:	csel	x0, x9, x12, eq  // eq = none
  4029dc:	bl	401bd0 <puts@plt>
  4029e0:	ldr	x1, [x21, #2152]
  4029e4:	ldr	x8, [x25, #2144]
  4029e8:	ldr	x9, [x24, #2136]
  4029ec:	adrp	x10, 416000 <ferror@plt+0x14230>
  4029f0:	ldr	w10, [x10, #2048]
  4029f4:	add	x11, x8, x1
  4029f8:	add	x21, x11, x9
  4029fc:	cbz	w10, 402a30 <ferror@plt+0xc60>
  402a00:	adrp	x10, 416000 <ferror@plt+0x14230>
  402a04:	adrp	x11, 416000 <ferror@plt+0x14230>
  402a08:	adrp	x12, 416000 <ferror@plt+0x14230>
  402a0c:	ldr	x13, [x10, #2056]
  402a10:	ldr	x14, [x11, #2064]
  402a14:	ldr	x15, [x12, #2072]
  402a18:	add	x13, x13, x1
  402a1c:	add	x8, x14, x8
  402a20:	add	x9, x15, x9
  402a24:	str	x13, [x10, #2056]
  402a28:	str	x8, [x11, #2064]
  402a2c:	str	x9, [x12, #2072]
  402a30:	mov	w0, w20
  402a34:	bl	40241c <ferror@plt+0x64c>
  402a38:	cmp	w22, #0x0
  402a3c:	mov	w8, #0x20                  	// #32
  402a40:	mov	w9, #0x9                   	// #9
  402a44:	csel	w22, w9, w8, eq  // eq = none
  402a48:	mov	w0, w22
  402a4c:	bl	401d80 <putchar@plt>
  402a50:	ldr	x1, [x25, #2144]
  402a54:	mov	w0, w20
  402a58:	bl	40241c <ferror@plt+0x64c>
  402a5c:	mov	w0, w22
  402a60:	bl	401d80 <putchar@plt>
  402a64:	ldr	x1, [x24, #2136]
  402a68:	mov	w0, w20
  402a6c:	bl	40241c <ferror@plt+0x64c>
  402a70:	mov	w0, w22
  402a74:	bl	401d80 <putchar@plt>
  402a78:	ldr	w8, [x23, #2024]
  402a7c:	cbz	w8, 402a90 <ferror@plt+0xcc0>
  402a80:	mov	w0, w20
  402a84:	mov	x1, x21
  402a88:	bl	40241c <ferror@plt+0x64c>
  402a8c:	b	402abc <ferror@plt+0xcec>
  402a90:	adrp	x8, 416000 <ferror@plt+0x14230>
  402a94:	ldr	w8, [x8, #2040]
  402a98:	adrp	x9, 404000 <ferror@plt+0x2230>
  402a9c:	adrp	x10, 404000 <ferror@plt+0x2230>
  402aa0:	add	x9, x9, #0xb2e
  402aa4:	add	x10, x10, #0xb24
  402aa8:	cmp	w8, #0x1
  402aac:	csel	x0, x10, x9, eq  // eq = none
  402ab0:	mov	x1, x21
  402ab4:	mov	x2, x21
  402ab8:	bl	401d30 <printf@plt>
  402abc:	mov	w0, w22
  402ac0:	bl	401d80 <putchar@plt>
  402ac4:	mov	x0, x19
  402ac8:	bl	402648 <ferror@plt+0x878>
  402acc:	adrp	x8, 416000 <ferror@plt+0x14230>
  402ad0:	ldr	x1, [x8, #888]
  402ad4:	bl	401980 <fputs@plt>
  402ad8:	ldr	x0, [x19, #208]
  402adc:	cbz	x0, 402af4 <ferror@plt+0xd24>
  402ae0:	bl	402648 <ferror@plt+0x878>
  402ae4:	mov	x1, x0
  402ae8:	adrp	x0, 404000 <ferror@plt+0x2230>
  402aec:	add	x0, x0, #0xea9
  402af0:	bl	401d30 <printf@plt>
  402af4:	ldp	x20, x19, [sp, #64]
  402af8:	ldp	x22, x21, [sp, #48]
  402afc:	ldp	x24, x23, [sp, #32]
  402b00:	ldr	x25, [sp, #16]
  402b04:	ldp	x29, x30, [sp], #80
  402b08:	ret
  402b0c:	ldr	w0, [x0, #72]
  402b10:	ret
  402b14:	ldr	w8, [x0, #32]
  402b18:	ubfx	w0, w8, #12, #1
  402b1c:	ret
  402b20:	stp	x29, x30, [sp, #-32]!
  402b24:	mov	x0, x1
  402b28:	stp	x20, x19, [sp, #16]
  402b2c:	mov	x29, sp
  402b30:	mov	x19, x1
  402b34:	bl	402d20 <ferror@plt+0xf50>
  402b38:	cbz	w0, 402bb8 <ferror@plt+0xde8>
  402b3c:	mov	x0, x19
  402b40:	bl	402d28 <ferror@plt+0xf58>
  402b44:	cbnz	w0, 402bb8 <ferror@plt+0xde8>
  402b48:	mov	x0, x19
  402b4c:	bl	402b14 <ferror@plt+0xd44>
  402b50:	cbnz	w0, 402bb8 <ferror@plt+0xde8>
  402b54:	mov	x0, x19
  402b58:	bl	402d3c <ferror@plt+0xf6c>
  402b5c:	cbnz	w0, 402bb8 <ferror@plt+0xde8>
  402b60:	mov	x0, x19
  402b64:	bl	402d50 <ferror@plt+0xf80>
  402b68:	mov	x20, x0
  402b6c:	mov	x0, x19
  402b70:	bl	402d58 <ferror@plt+0xf88>
  402b74:	bl	401970 <strlen@plt>
  402b78:	adrp	x8, 416000 <ferror@plt+0x14230>
  402b7c:	ldr	w9, [x8, #2104]
  402b80:	cmp	w9, w0
  402b84:	b.ge	402b8c <ferror@plt+0xdbc>  // b.tcont
  402b88:	str	w0, [x8, #2104]
  402b8c:	adrp	x8, 416000 <ferror@plt+0x14230>
  402b90:	ldr	x9, [x8, #2088]
  402b94:	mov	x0, x19
  402b98:	add	x9, x9, x20
  402b9c:	str	x9, [x8, #2088]
  402ba0:	bl	402d60 <ferror@plt+0xf90>
  402ba4:	adrp	x8, 416000 <ferror@plt+0x14230>
  402ba8:	ldr	x9, [x8, #2096]
  402bac:	cmp	x0, x9
  402bb0:	b.ls	402bb8 <ferror@plt+0xde8>  // b.plast
  402bb4:	str	x0, [x8, #2096]
  402bb8:	ldp	x20, x19, [sp, #16]
  402bbc:	ldp	x29, x30, [sp], #32
  402bc0:	ret
  402bc4:	sub	sp, sp, #0x40
  402bc8:	adrp	x8, 416000 <ferror@plt+0x14230>
  402bcc:	ldr	w8, [x8, #2040]
  402bd0:	adrp	x9, 405000 <ferror@plt+0x3230>
  402bd4:	adrp	x10, 404000 <ferror@plt+0x2230>
  402bd8:	add	x9, x9, #0xd5
  402bdc:	add	x10, x10, #0xeeb
  402be0:	adrp	x11, 404000 <ferror@plt+0x2230>
  402be4:	cmp	w8, #0x1
  402be8:	add	x11, x11, #0xee7
  402bec:	csel	x9, x10, x9, eq  // eq = none
  402bf0:	cmp	w8, #0x0
  402bf4:	mov	x2, x0
  402bf8:	csel	x1, x11, x9, eq  // eq = none
  402bfc:	add	x0, sp, #0x8
  402c00:	stp	x29, x30, [sp, #48]
  402c04:	add	x29, sp, #0x30
  402c08:	bl	4019f0 <sprintf@plt>
  402c0c:	add	x0, sp, #0x8
  402c10:	bl	401970 <strlen@plt>
  402c14:	ldp	x29, x30, [sp, #48]
  402c18:	add	sp, sp, #0x40
  402c1c:	ret
  402c20:	stp	x29, x30, [sp, #-48]!
  402c24:	mov	x0, x1
  402c28:	str	x21, [sp, #16]
  402c2c:	stp	x20, x19, [sp, #32]
  402c30:	mov	x29, sp
  402c34:	mov	x19, x1
  402c38:	bl	402d20 <ferror@plt+0xf50>
  402c3c:	cbz	w0, 402ca4 <ferror@plt+0xed4>
  402c40:	mov	x0, x19
  402c44:	bl	402d28 <ferror@plt+0xf58>
  402c48:	cbnz	w0, 402ca4 <ferror@plt+0xed4>
  402c4c:	mov	x0, x19
  402c50:	bl	402b14 <ferror@plt+0xd44>
  402c54:	cbnz	w0, 402ca4 <ferror@plt+0xed4>
  402c58:	mov	x0, x19
  402c5c:	bl	402d3c <ferror@plt+0xf6c>
  402c60:	cbnz	w0, 402ca4 <ferror@plt+0xed4>
  402c64:	mov	x0, x19
  402c68:	bl	402d50 <ferror@plt+0xf80>
  402c6c:	adrp	x8, 416000 <ferror@plt+0x14230>
  402c70:	ldr	x9, [x8, #2088]
  402c74:	mov	x20, x0
  402c78:	add	x9, x9, x0
  402c7c:	mov	x0, x19
  402c80:	str	x9, [x8, #2088]
  402c84:	bl	402d58 <ferror@plt+0xf88>
  402c88:	mov	x21, x0
  402c8c:	mov	x0, x19
  402c90:	bl	402d60 <ferror@plt+0xf90>
  402c94:	mov	x2, x0
  402c98:	mov	x0, x21
  402c9c:	mov	x1, x20
  402ca0:	bl	402cb4 <ferror@plt+0xee4>
  402ca4:	ldp	x20, x19, [sp, #32]
  402ca8:	ldr	x21, [sp, #16]
  402cac:	ldp	x29, x30, [sp], #48
  402cb0:	ret
  402cb4:	stp	x29, x30, [sp, #-32]!
  402cb8:	adrp	x8, 416000 <ferror@plt+0x14230>
  402cbc:	stp	x20, x19, [sp, #16]
  402cc0:	mov	x20, x1
  402cc4:	ldr	w1, [x8, #2104]
  402cc8:	mov	x19, x2
  402ccc:	mov	x2, x0
  402cd0:	adrp	x0, 404000 <ferror@plt+0x2230>
  402cd4:	add	x0, x0, #0xed9
  402cd8:	mov	x29, sp
  402cdc:	bl	401d30 <printf@plt>
  402ce0:	adrp	x8, 416000 <ferror@plt+0x14230>
  402ce4:	ldr	w0, [x8, #2112]
  402ce8:	mov	x1, x20
  402cec:	bl	40241c <ferror@plt+0x64c>
  402cf0:	adrp	x0, 404000 <ferror@plt+0x2230>
  402cf4:	add	x0, x0, #0xedd
  402cf8:	bl	401d30 <printf@plt>
  402cfc:	adrp	x8, 416000 <ferror@plt+0x14230>
  402d00:	ldr	w0, [x8, #2108]
  402d04:	mov	x1, x19
  402d08:	bl	40241c <ferror@plt+0x64c>
  402d0c:	mov	w0, #0xa                   	// #10
  402d10:	bl	401d80 <putchar@plt>
  402d14:	ldp	x20, x19, [sp, #16]
  402d18:	ldp	x29, x30, [sp], #32
  402d1c:	ret
  402d20:	ldr	w0, [x0, #32]
  402d24:	ret
  402d28:	adrp	x8, 416000 <ferror@plt+0x14230>
  402d2c:	add	x8, x8, #0x5b0
  402d30:	cmp	x0, x8
  402d34:	cset	w0, eq  // eq = none
  402d38:	ret
  402d3c:	adrp	x8, 416000 <ferror@plt+0x14230>
  402d40:	add	x8, x8, #0x498
  402d44:	cmp	x0, x8
  402d48:	cset	w0, eq  // eq = none
  402d4c:	ret
  402d50:	ldr	x0, [x0, #56]
  402d54:	ret
  402d58:	ldr	x0, [x0]
  402d5c:	ret
  402d60:	ldr	x0, [x0, #40]
  402d64:	ret
  402d68:	stp	x29, x30, [sp, #-32]!
  402d6c:	mov	x0, x1
  402d70:	stp	x20, x19, [sp, #16]
  402d74:	mov	x29, sp
  402d78:	mov	x20, x1
  402d7c:	bl	402d20 <ferror@plt+0xf50>
  402d80:	tbz	w0, #0, 402dd4 <ferror@plt+0x1004>
  402d84:	mov	w19, w0
  402d88:	mov	x0, x20
  402d8c:	bl	402d50 <ferror@plt+0xf80>
  402d90:	tbnz	w19, #4, 402da4 <ferror@plt+0xfd4>
  402d94:	tbz	w19, #3, 402db0 <ferror@plt+0xfe0>
  402d98:	adrp	x8, 416000 <ferror@plt+0x14230>
  402d9c:	ldr	w8, [x8, #2024]
  402da0:	cbnz	w8, 402db0 <ferror@plt+0xfe0>
  402da4:	adrp	x8, 416000 <ferror@plt+0x14230>
  402da8:	add	x8, x8, #0x868
  402dac:	b	402dc8 <ferror@plt+0xff8>
  402db0:	adrp	x8, 416000 <ferror@plt+0x14230>
  402db4:	adrp	x9, 416000 <ferror@plt+0x14230>
  402db8:	add	x8, x8, #0x860
  402dbc:	add	x9, x9, #0x858
  402dc0:	tst	w19, #0x100
  402dc4:	csel	x8, x9, x8, eq  // eq = none
  402dc8:	ldr	x9, [x8]
  402dcc:	add	x9, x9, x0
  402dd0:	str	x9, [x8]
  402dd4:	ldp	x20, x19, [sp, #16]
  402dd8:	ldp	x29, x30, [sp], #32
  402ddc:	ret
  402de0:	stp	x29, x30, [sp, #-32]!
  402de4:	stp	x20, x19, [sp, #16]
  402de8:	mov	x29, sp
  402dec:	mov	x19, x0
  402df0:	bl	401ab0 <bfd_get_error@plt>
  402df4:	cbnz	w0, 402e10 <ferror@plt+0x1040>
  402df8:	adrp	x1, 404000 <ferror@plt+0x2230>
  402dfc:	add	x1, x1, #0xf87
  402e00:	mov	w2, #0x5                   	// #5
  402e04:	mov	x0, xzr
  402e08:	bl	401cf0 <dcgettext@plt>
  402e0c:	b	402e14 <ferror@plt+0x1044>
  402e10:	bl	401ce0 <bfd_errmsg@plt>
  402e14:	adrp	x8, 416000 <ferror@plt+0x14230>
  402e18:	mov	x20, x0
  402e1c:	ldr	x0, [x8, #888]
  402e20:	bl	401c80 <fflush@plt>
  402e24:	adrp	x8, 416000 <ferror@plt+0x14230>
  402e28:	adrp	x9, 416000 <ferror@plt+0x14230>
  402e2c:	ldr	x0, [x8, #864]
  402e30:	ldr	x2, [x9, #2184]
  402e34:	cbnz	x19, 402e4c <ferror@plt+0x107c>
  402e38:	adrp	x1, 404000 <ferror@plt+0x2230>
  402e3c:	add	x1, x1, #0xfa2
  402e40:	mov	x3, x20
  402e44:	bl	401db0 <fprintf@plt>
  402e48:	b	402e60 <ferror@plt+0x1090>
  402e4c:	adrp	x1, 404000 <ferror@plt+0x2230>
  402e50:	add	x1, x1, #0xf9e
  402e54:	mov	x3, x19
  402e58:	mov	x4, x20
  402e5c:	bl	401db0 <fprintf@plt>
  402e60:	ldp	x20, x19, [sp, #16]
  402e64:	ldp	x29, x30, [sp], #32
  402e68:	ret
  402e6c:	sub	sp, sp, #0x130
  402e70:	stp	x29, x30, [sp, #224]
  402e74:	add	x29, sp, #0xe0
  402e78:	str	x28, [sp, #240]
  402e7c:	stp	x24, x23, [sp, #256]
  402e80:	stp	x22, x21, [sp, #272]
  402e84:	stp	x20, x19, [sp, #288]
  402e88:	mov	x19, x3
  402e8c:	mov	x22, x2
  402e90:	mov	x23, x1
  402e94:	mov	x21, x0
  402e98:	stp	x4, x5, [x29, #-96]
  402e9c:	stp	x6, x7, [x29, #-80]
  402ea0:	stp	q0, q1, [sp]
  402ea4:	stp	q2, q3, [sp, #32]
  402ea8:	stp	q4, q5, [sp, #64]
  402eac:	stp	q6, q7, [sp, #96]
  402eb0:	bl	401ab0 <bfd_get_error@plt>
  402eb4:	cbnz	w0, 402ed0 <ferror@plt+0x1100>
  402eb8:	adrp	x1, 404000 <ferror@plt+0x2230>
  402ebc:	add	x1, x1, #0xf87
  402ec0:	mov	w2, #0x5                   	// #5
  402ec4:	mov	x0, xzr
  402ec8:	bl	401cf0 <dcgettext@plt>
  402ecc:	b	402ed4 <ferror@plt+0x1104>
  402ed0:	bl	401ce0 <bfd_errmsg@plt>
  402ed4:	adrp	x8, 416000 <ferror@plt+0x14230>
  402ed8:	mov	x20, x0
  402edc:	ldr	x0, [x8, #888]
  402ee0:	bl	401c80 <fflush@plt>
  402ee4:	adrp	x24, 416000 <ferror@plt+0x14230>
  402ee8:	adrp	x11, 416000 <ferror@plt+0x14230>
  402eec:	sub	x9, x29, #0x60
  402ef0:	ldr	x1, [x24, #864]
  402ef4:	ldr	x0, [x11, #2184]
  402ef8:	add	x8, x29, #0x50
  402efc:	add	x9, x9, #0x20
  402f00:	mov	x10, sp
  402f04:	stp	x8, x9, [x29, #-32]
  402f08:	mov	x8, #0xffffffffffffffe0    	// #-32
  402f0c:	add	x10, x10, #0x80
  402f10:	movk	x8, #0xff80, lsl #32
  402f14:	stp	x10, x8, [x29, #-16]
  402f18:	bl	401980 <fputs@plt>
  402f1c:	cbz	x23, 402f34 <ferror@plt+0x1164>
  402f20:	cbnz	x21, 402f30 <ferror@plt+0x1160>
  402f24:	mov	x0, x23
  402f28:	bl	402fe0 <ferror@plt+0x1210>
  402f2c:	mov	x21, x0
  402f30:	cbnz	x22, 402fb4 <ferror@plt+0x11e4>
  402f34:	mov	x3, xzr
  402f38:	ldr	x0, [x24, #864]
  402f3c:	cbnz	x3, 402fc8 <ferror@plt+0x11f8>
  402f40:	adrp	x1, 404000 <ferror@plt+0x2230>
  402f44:	add	x1, x1, #0xff6
  402f48:	mov	x2, x21
  402f4c:	bl	401db0 <fprintf@plt>
  402f50:	cbz	x19, 402f84 <ferror@plt+0x11b4>
  402f54:	ldr	x3, [x24, #864]
  402f58:	adrp	x0, 404000 <ferror@plt+0x2230>
  402f5c:	add	x0, x0, #0xfb5
  402f60:	mov	w1, #0x2                   	// #2
  402f64:	mov	w2, #0x1                   	// #1
  402f68:	bl	401c60 <fwrite@plt>
  402f6c:	ldp	q0, q1, [x29, #-32]
  402f70:	ldr	x0, [x24, #864]
  402f74:	sub	x2, x29, #0x40
  402f78:	mov	x1, x19
  402f7c:	stp	q0, q1, [x29, #-64]
  402f80:	bl	401d20 <vfprintf@plt>
  402f84:	ldr	x0, [x24, #864]
  402f88:	adrp	x1, 404000 <ferror@plt+0x2230>
  402f8c:	add	x1, x1, #0xfa4
  402f90:	mov	x2, x20
  402f94:	bl	401db0 <fprintf@plt>
  402f98:	ldp	x20, x19, [sp, #288]
  402f9c:	ldp	x22, x21, [sp, #272]
  402fa0:	ldp	x24, x23, [sp, #256]
  402fa4:	ldr	x28, [sp, #240]
  402fa8:	ldp	x29, x30, [sp, #224]
  402fac:	add	sp, sp, #0x130
  402fb0:	ret
  402fb4:	mov	x0, x22
  402fb8:	bl	4030d0 <ferror@plt+0x1300>
  402fbc:	mov	x3, x0
  402fc0:	ldr	x0, [x24, #864]
  402fc4:	cbz	x3, 402f40 <ferror@plt+0x1170>
  402fc8:	adrp	x1, 404000 <ferror@plt+0x2230>
  402fcc:	add	x1, x1, #0xfaa
  402fd0:	mov	x2, x21
  402fd4:	bl	401db0 <fprintf@plt>
  402fd8:	cbnz	x19, 402f54 <ferror@plt+0x1184>
  402fdc:	b	402f84 <ferror@plt+0x11b4>
  402fe0:	stp	x29, x30, [sp, #-48]!
  402fe4:	stp	x22, x21, [sp, #16]
  402fe8:	stp	x20, x19, [sp, #32]
  402fec:	mov	x29, sp
  402ff0:	cbz	x0, 4030b0 <ferror@plt+0x12e0>
  402ff4:	ldr	x20, [x0, #208]
  402ff8:	mov	x19, x0
  402ffc:	cbz	x20, 40300c <ferror@plt+0x123c>
  403000:	mov	x0, x20
  403004:	bl	4037ec <ferror@plt+0x1a1c>
  403008:	cbz	w0, 403018 <ferror@plt+0x1248>
  40300c:	mov	x0, x19
  403010:	bl	4037e4 <ferror@plt+0x1a14>
  403014:	b	4030a0 <ferror@plt+0x12d0>
  403018:	mov	x0, x20
  40301c:	bl	4037e4 <ferror@plt+0x1a14>
  403020:	bl	401970 <strlen@plt>
  403024:	mov	x20, x0
  403028:	mov	x0, x19
  40302c:	bl	4037e4 <ferror@plt+0x1a14>
  403030:	bl	401970 <strlen@plt>
  403034:	adrp	x21, 416000 <ferror@plt+0x14230>
  403038:	ldr	x8, [x21, #2160]
  40303c:	add	x9, x20, x0
  403040:	add	x20, x9, #0x3
  403044:	adrp	x22, 416000 <ferror@plt+0x14230>
  403048:	cmp	x20, x8
  40304c:	b.ls	40306c <ferror@plt+0x129c>  // b.plast
  403050:	cbz	x8, 40305c <ferror@plt+0x128c>
  403054:	ldr	x0, [x22, #2168]
  403058:	bl	401c40 <free@plt>
  40305c:	add	x0, x20, x20, lsr #1
  403060:	str	x0, [x21, #2160]
  403064:	bl	401ad0 <xmalloc@plt>
  403068:	str	x0, [x22, #2168]
  40306c:	ldr	x0, [x19, #208]
  403070:	ldr	x20, [x22, #2168]
  403074:	bl	4037e4 <ferror@plt+0x1a14>
  403078:	mov	x21, x0
  40307c:	mov	x0, x19
  403080:	bl	4037e4 <ferror@plt+0x1a14>
  403084:	adrp	x1, 405000 <ferror@plt+0x3230>
  403088:	mov	x3, x0
  40308c:	add	x1, x1, #0x201
  403090:	mov	x0, x20
  403094:	mov	x2, x21
  403098:	bl	4019f0 <sprintf@plt>
  40309c:	ldr	x0, [x22, #2168]
  4030a0:	ldp	x20, x19, [sp, #32]
  4030a4:	ldp	x22, x21, [sp, #16]
  4030a8:	ldp	x29, x30, [sp], #48
  4030ac:	ret
  4030b0:	adrp	x0, 405000 <ferror@plt+0x3230>
  4030b4:	adrp	x1, 405000 <ferror@plt+0x3230>
  4030b8:	adrp	x3, 405000 <ferror@plt+0x3230>
  4030bc:	add	x0, x0, #0x1aa
  4030c0:	add	x1, x1, #0x1b7
  4030c4:	add	x3, x3, #0x1cf
  4030c8:	mov	w2, #0x281                 	// #641
  4030cc:	bl	401d50 <__assert_fail@plt>
  4030d0:	ldr	x0, [x0]
  4030d4:	ret
  4030d8:	stp	x29, x30, [sp, #-16]!
  4030dc:	mov	x29, sp
  4030e0:	bl	402de0 <ferror@plt+0x1010>
  4030e4:	mov	w0, #0x1                   	// #1
  4030e8:	bl	401cb0 <xexit@plt>
  4030ec:	sub	sp, sp, #0x50
  4030f0:	adrp	x8, 416000 <ferror@plt+0x14230>
  4030f4:	ldr	x8, [x8, #888]
  4030f8:	stp	x20, x19, [sp, #64]
  4030fc:	mov	x20, x0
  403100:	stp	x29, x30, [sp, #32]
  403104:	mov	x0, x8
  403108:	str	x21, [sp, #48]
  40310c:	add	x29, sp, #0x20
  403110:	mov	x19, x1
  403114:	bl	401c80 <fflush@plt>
  403118:	adrp	x21, 416000 <ferror@plt+0x14230>
  40311c:	adrp	x8, 416000 <ferror@plt+0x14230>
  403120:	ldr	x0, [x21, #864]
  403124:	ldr	x2, [x8, #2184]
  403128:	adrp	x1, 404000 <ferror@plt+0x2230>
  40312c:	add	x1, x1, #0xfb3
  403130:	bl	401db0 <fprintf@plt>
  403134:	ldp	q1, q0, [x19]
  403138:	ldr	x0, [x21, #864]
  40313c:	mov	x2, sp
  403140:	mov	x1, x20
  403144:	stp	q1, q0, [sp]
  403148:	bl	401d20 <vfprintf@plt>
  40314c:	ldr	x1, [x21, #864]
  403150:	mov	w0, #0xa                   	// #10
  403154:	bl	401a00 <putc@plt>
  403158:	ldp	x20, x19, [sp, #64]
  40315c:	ldr	x21, [sp, #48]
  403160:	ldp	x29, x30, [sp, #32]
  403164:	add	sp, sp, #0x50
  403168:	ret
  40316c:	sub	sp, sp, #0x120
  403170:	stp	x29, x30, [sp, #256]
  403174:	add	x29, sp, #0x100
  403178:	mov	x8, #0xffffffffffffffc8    	// #-56
  40317c:	mov	x9, sp
  403180:	sub	x10, x29, #0x78
  403184:	movk	x8, #0xff80, lsl #32
  403188:	add	x11, x29, #0x20
  40318c:	add	x9, x9, #0x80
  403190:	add	x10, x10, #0x38
  403194:	stp	x9, x8, [x29, #-16]
  403198:	stp	x11, x10, [x29, #-32]
  40319c:	stp	x1, x2, [x29, #-120]
  4031a0:	stp	x3, x4, [x29, #-104]
  4031a4:	stp	x5, x6, [x29, #-88]
  4031a8:	stur	x7, [x29, #-72]
  4031ac:	stp	q0, q1, [sp]
  4031b0:	ldp	q0, q1, [x29, #-32]
  4031b4:	sub	x1, x29, #0x40
  4031b8:	str	x28, [sp, #272]
  4031bc:	stp	q2, q3, [sp, #32]
  4031c0:	stp	q4, q5, [sp, #64]
  4031c4:	stp	q6, q7, [sp, #96]
  4031c8:	stp	q0, q1, [x29, #-64]
  4031cc:	bl	4030ec <ferror@plt+0x131c>
  4031d0:	mov	w0, #0x1                   	// #1
  4031d4:	bl	401cb0 <xexit@plt>
  4031d8:	sub	sp, sp, #0x120
  4031dc:	stp	x29, x30, [sp, #256]
  4031e0:	add	x29, sp, #0x100
  4031e4:	mov	x8, #0xffffffffffffffc8    	// #-56
  4031e8:	mov	x9, sp
  4031ec:	sub	x10, x29, #0x78
  4031f0:	movk	x8, #0xff80, lsl #32
  4031f4:	add	x11, x29, #0x20
  4031f8:	add	x9, x9, #0x80
  4031fc:	add	x10, x10, #0x38
  403200:	stp	x9, x8, [x29, #-16]
  403204:	stp	x11, x10, [x29, #-32]
  403208:	stp	x1, x2, [x29, #-120]
  40320c:	stp	x3, x4, [x29, #-104]
  403210:	stp	x5, x6, [x29, #-88]
  403214:	stur	x7, [x29, #-72]
  403218:	stp	q0, q1, [sp]
  40321c:	ldp	q0, q1, [x29, #-32]
  403220:	sub	x1, x29, #0x40
  403224:	str	x28, [sp, #272]
  403228:	stp	q2, q3, [sp, #32]
  40322c:	stp	q4, q5, [sp, #64]
  403230:	stp	q6, q7, [sp, #96]
  403234:	stp	q0, q1, [x29, #-64]
  403238:	bl	4030ec <ferror@plt+0x131c>
  40323c:	ldr	x28, [sp, #272]
  403240:	ldp	x29, x30, [sp, #256]
  403244:	add	sp, sp, #0x120
  403248:	ret
  40324c:	stp	x29, x30, [sp, #-32]!
  403250:	adrp	x0, 404000 <ferror@plt+0x2230>
  403254:	add	x0, x0, #0xfb8
  403258:	str	x19, [sp, #16]
  40325c:	mov	x29, sp
  403260:	bl	4019d0 <bfd_set_default_target@plt>
  403264:	cbz	w0, 403274 <ferror@plt+0x14a4>
  403268:	ldr	x19, [sp, #16]
  40326c:	ldp	x29, x30, [sp], #32
  403270:	ret
  403274:	adrp	x1, 404000 <ferror@plt+0x2230>
  403278:	add	x1, x1, #0xfd2
  40327c:	mov	w2, #0x5                   	// #5
  403280:	mov	x0, xzr
  403284:	bl	401cf0 <dcgettext@plt>
  403288:	mov	x19, x0
  40328c:	bl	401ab0 <bfd_get_error@plt>
  403290:	bl	401ce0 <bfd_errmsg@plt>
  403294:	adrp	x1, 404000 <ferror@plt+0x2230>
  403298:	mov	x2, x0
  40329c:	add	x1, x1, #0xfb8
  4032a0:	mov	x0, x19
  4032a4:	bl	40316c <ferror@plt+0x139c>
  4032a8:	stp	x29, x30, [sp, #-48]!
  4032ac:	adrp	x8, 416000 <ferror@plt+0x14230>
  4032b0:	ldr	x8, [x8, #888]
  4032b4:	stp	x20, x19, [sp, #32]
  4032b8:	mov	x19, x0
  4032bc:	str	x21, [sp, #16]
  4032c0:	mov	x0, x8
  4032c4:	mov	x29, sp
  4032c8:	bl	401c80 <fflush@plt>
  4032cc:	adrp	x21, 416000 <ferror@plt+0x14230>
  4032d0:	ldr	x20, [x21, #864]
  4032d4:	adrp	x1, 404000 <ferror@plt+0x2230>
  4032d8:	add	x1, x1, #0xffb
  4032dc:	mov	w2, #0x5                   	// #5
  4032e0:	mov	x0, xzr
  4032e4:	bl	401cf0 <dcgettext@plt>
  4032e8:	adrp	x8, 416000 <ferror@plt+0x14230>
  4032ec:	ldr	x2, [x8, #2184]
  4032f0:	mov	x1, x0
  4032f4:	mov	x0, x20
  4032f8:	bl	401db0 <fprintf@plt>
  4032fc:	ldr	x2, [x19]
  403300:	ldr	x1, [x21, #864]
  403304:	cbz	x2, 40332c <ferror@plt+0x155c>
  403308:	add	x20, x19, #0x8
  40330c:	adrp	x19, 404000 <ferror@plt+0x2230>
  403310:	add	x19, x19, #0xff7
  403314:	mov	x0, x1
  403318:	mov	x1, x19
  40331c:	bl	401db0 <fprintf@plt>
  403320:	ldr	x2, [x20], #8
  403324:	ldr	x1, [x21, #864]
  403328:	cbnz	x2, 403314 <ferror@plt+0x1544>
  40332c:	mov	w0, #0xa                   	// #10
  403330:	bl	401a10 <fputc@plt>
  403334:	ldp	x20, x19, [sp, #32]
  403338:	ldr	x21, [sp, #16]
  40333c:	ldp	x29, x30, [sp], #48
  403340:	ret
  403344:	stp	x29, x30, [sp, #-48]!
  403348:	stp	x20, x19, [sp, #32]
  40334c:	mov	x19, x1
  403350:	stp	x22, x21, [sp, #16]
  403354:	mov	x29, sp
  403358:	cbz	x0, 403388 <ferror@plt+0x15b8>
  40335c:	adrp	x1, 405000 <ferror@plt+0x3230>
  403360:	mov	x20, x0
  403364:	add	x1, x1, #0x24
  403368:	mov	w2, #0x5                   	// #5
  40336c:	mov	x0, xzr
  403370:	bl	401cf0 <dcgettext@plt>
  403374:	mov	x1, x0
  403378:	mov	x0, x19
  40337c:	mov	x2, x20
  403380:	bl	401db0 <fprintf@plt>
  403384:	b	4033a4 <ferror@plt+0x15d4>
  403388:	adrp	x1, 405000 <ferror@plt+0x3230>
  40338c:	add	x1, x1, #0x11
  403390:	mov	w2, #0x5                   	// #5
  403394:	bl	401cf0 <dcgettext@plt>
  403398:	mov	x1, x0
  40339c:	mov	x0, x19
  4033a0:	bl	401db0 <fprintf@plt>
  4033a4:	bl	401a90 <bfd_target_list@plt>
  4033a8:	ldr	x2, [x0]
  4033ac:	mov	x20, x0
  4033b0:	cbz	x2, 4033d4 <ferror@plt+0x1604>
  4033b4:	adrp	x21, 404000 <ferror@plt+0x2230>
  4033b8:	add	x22, x20, #0x8
  4033bc:	add	x21, x21, #0xff7
  4033c0:	mov	x0, x19
  4033c4:	mov	x1, x21
  4033c8:	bl	401db0 <fprintf@plt>
  4033cc:	ldr	x2, [x22], #8
  4033d0:	cbnz	x2, 4033c0 <ferror@plt+0x15f0>
  4033d4:	mov	w0, #0xa                   	// #10
  4033d8:	mov	x1, x19
  4033dc:	bl	401a10 <fputc@plt>
  4033e0:	mov	x0, x20
  4033e4:	bl	401c40 <free@plt>
  4033e8:	ldp	x20, x19, [sp, #32]
  4033ec:	ldp	x22, x21, [sp, #16]
  4033f0:	ldp	x29, x30, [sp], #48
  4033f4:	ret
  4033f8:	stp	x29, x30, [sp, #-48]!
  4033fc:	stp	x20, x19, [sp, #32]
  403400:	mov	x19, x1
  403404:	stp	x22, x21, [sp, #16]
  403408:	mov	x29, sp
  40340c:	cbz	x0, 40343c <ferror@plt+0x166c>
  403410:	adrp	x1, 405000 <ferror@plt+0x3230>
  403414:	mov	x20, x0
  403418:	add	x1, x1, #0x54
  40341c:	mov	w2, #0x5                   	// #5
  403420:	mov	x0, xzr
  403424:	bl	401cf0 <dcgettext@plt>
  403428:	mov	x1, x0
  40342c:	mov	x0, x19
  403430:	mov	x2, x20
  403434:	bl	401db0 <fprintf@plt>
  403438:	b	403458 <ferror@plt+0x1688>
  40343c:	adrp	x1, 405000 <ferror@plt+0x3230>
  403440:	add	x1, x1, #0x3b
  403444:	mov	w2, #0x5                   	// #5
  403448:	bl	401cf0 <dcgettext@plt>
  40344c:	mov	x1, x0
  403450:	mov	x0, x19
  403454:	bl	401db0 <fprintf@plt>
  403458:	bl	4019c0 <bfd_arch_list@plt>
  40345c:	ldr	x2, [x0]
  403460:	mov	x20, x0
  403464:	cbz	x2, 403488 <ferror@plt+0x16b8>
  403468:	adrp	x21, 404000 <ferror@plt+0x2230>
  40346c:	add	x22, x20, #0x8
  403470:	add	x21, x21, #0xff7
  403474:	mov	x0, x19
  403478:	mov	x1, x21
  40347c:	bl	401db0 <fprintf@plt>
  403480:	ldr	x2, [x22], #8
  403484:	cbnz	x2, 403474 <ferror@plt+0x16a4>
  403488:	mov	w0, #0xa                   	// #10
  40348c:	mov	x1, x19
  403490:	bl	401a10 <fputc@plt>
  403494:	mov	x0, x20
  403498:	bl	401c40 <free@plt>
  40349c:	ldp	x20, x19, [sp, #32]
  4034a0:	ldp	x22, x21, [sp, #16]
  4034a4:	ldp	x29, x30, [sp], #48
  4034a8:	ret
  4034ac:	sub	sp, sp, #0x30
  4034b0:	adrp	x1, 405000 <ferror@plt+0x3230>
  4034b4:	add	x1, x1, #0x71
  4034b8:	mov	w2, #0x5                   	// #5
  4034bc:	mov	x0, xzr
  4034c0:	stp	x29, x30, [sp, #32]
  4034c4:	add	x29, sp, #0x20
  4034c8:	bl	401cf0 <dcgettext@plt>
  4034cc:	adrp	x1, 405000 <ferror@plt+0x3230>
  4034d0:	add	x1, x1, #0x8d
  4034d4:	bl	401d30 <printf@plt>
  4034d8:	mov	x0, sp
  4034dc:	bl	403500 <ferror@plt+0x1730>
  4034e0:	ldr	w8, [sp, #8]
  4034e4:	cbnz	w8, 4034f0 <ferror@plt+0x1720>
  4034e8:	mov	x0, sp
  4034ec:	bl	40354c <ferror@plt+0x177c>
  4034f0:	ldr	w0, [sp, #8]
  4034f4:	ldp	x29, x30, [sp, #32]
  4034f8:	add	sp, sp, #0x30
  4034fc:	ret
  403500:	stp	x29, x30, [sp, #-32]!
  403504:	str	x19, [sp, #16]
  403508:	mov	x19, x0
  40350c:	mov	x0, xzr
  403510:	mov	x29, sp
  403514:	bl	404930 <ferror@plt+0x2b60>
  403518:	stp	x0, xzr, [x19]
  40351c:	adrp	x0, 403000 <ferror@plt+0x1230>
  403520:	add	x0, x0, #0xab4
  403524:	mov	x1, x19
  403528:	stp	xzr, xzr, [x19, #16]
  40352c:	bl	401c30 <bfd_iterate_over_targets@plt>
  403530:	ldr	x0, [x19]
  403534:	bl	401da0 <unlink@plt>
  403538:	ldr	x0, [x19]
  40353c:	bl	401c40 <free@plt>
  403540:	ldr	x19, [sp, #16]
  403544:	ldp	x29, x30, [sp], #32
  403548:	ret
  40354c:	stp	x29, x30, [sp, #-96]!
  403550:	stp	x22, x21, [sp, #64]
  403554:	stp	x20, x19, [sp, #80]
  403558:	mov	x19, x0
  40355c:	mov	w20, wzr
  403560:	mov	w21, #0x2                   	// #2
  403564:	stp	x28, x27, [sp, #16]
  403568:	stp	x26, x25, [sp, #32]
  40356c:	stp	x24, x23, [sp, #48]
  403570:	mov	x29, sp
  403574:	mov	w0, w21
  403578:	mov	x1, xzr
  40357c:	bl	401c20 <bfd_printable_arch_mach@plt>
  403580:	bl	401970 <strlen@plt>
  403584:	cmp	w20, w0
  403588:	add	w21, w21, #0x1
  40358c:	csel	w20, w0, w20, lt  // lt = tstop
  403590:	cmp	w21, #0x59
  403594:	b.ne	403574 <ferror@plt+0x17a4>  // b.any
  403598:	adrp	x0, 405000 <ferror@plt+0x3230>
  40359c:	add	x0, x0, #0x254
  4035a0:	bl	401d70 <getenv@plt>
  4035a4:	cbz	x0, 4035ac <ferror@plt+0x17dc>
  4035a8:	bl	401a50 <atoi@plt>
  4035ac:	ldr	w8, [x19, #12]
  4035b0:	cmp	w8, #0x1
  4035b4:	b.lt	4036a8 <ferror@plt+0x18d8>  // b.tstop
  4035b8:	cmp	w0, #0x0
  4035bc:	mov	w8, #0x50                  	// #80
  4035c0:	mvn	w9, w20
  4035c4:	adrp	x24, 404000 <ferror@plt+0x2230>
  4035c8:	adrp	x25, 405000 <ferror@plt+0x3230>
  4035cc:	csel	w8, w8, w0, eq  // eq = none
  4035d0:	adrp	x27, 405000 <ferror@plt+0x3230>
  4035d4:	mov	w22, wzr
  4035d8:	add	w21, w20, #0x1
  4035dc:	add	x24, x24, #0xedf
  4035e0:	add	x25, x25, #0x261
  4035e4:	add	w26, w8, w9
  4035e8:	add	x27, x27, #0x26a
  4035ec:	b	4035fc <ferror@plt+0x182c>
  4035f0:	ldr	w8, [x19, #12]
  4035f4:	cmp	w22, w8
  4035f8:	b.ge	4036a8 <ferror@plt+0x18d8>  // b.tcont
  4035fc:	mov	w0, w22
  403600:	mov	w1, w26
  403604:	mov	x2, x19
  403608:	mov	w28, w22
  40360c:	bl	403ca8 <ferror@plt+0x1ed8>
  403610:	mov	w22, w0
  403614:	adrp	x0, 405000 <ferror@plt+0x3230>
  403618:	add	x0, x0, #0x25c
  40361c:	mov	w1, w21
  403620:	mov	x2, x24
  403624:	bl	401d30 <printf@plt>
  403628:	mov	w0, w28
  40362c:	mov	w1, w22
  403630:	mov	x2, x19
  403634:	bl	403d18 <ferror@plt+0x1f48>
  403638:	mov	w0, #0xa                   	// #10
  40363c:	bl	401d80 <putchar@plt>
  403640:	mov	w23, #0x2                   	// #2
  403644:	b	403654 <ferror@plt+0x1884>
  403648:	add	w23, w23, #0x1
  40364c:	cmp	w23, #0x59
  403650:	b.eq	4035f0 <ferror@plt+0x1820>  // b.none
  403654:	mov	w0, w23
  403658:	mov	x1, xzr
  40365c:	bl	401c20 <bfd_printable_arch_mach@plt>
  403660:	mov	x1, x25
  403664:	bl	401c10 <strcmp@plt>
  403668:	cbz	w0, 403648 <ferror@plt+0x1878>
  40366c:	mov	w0, w23
  403670:	mov	x1, xzr
  403674:	bl	401c20 <bfd_printable_arch_mach@plt>
  403678:	mov	x2, x0
  40367c:	mov	x0, x27
  403680:	mov	w1, w20
  403684:	bl	401d30 <printf@plt>
  403688:	mov	w0, w28
  40368c:	mov	w1, w22
  403690:	mov	w2, w23
  403694:	mov	x3, x19
  403698:	bl	403d74 <ferror@plt+0x1fa4>
  40369c:	mov	w0, #0xa                   	// #10
  4036a0:	bl	401d80 <putchar@plt>
  4036a4:	b	403648 <ferror@plt+0x1878>
  4036a8:	ldp	x20, x19, [sp, #80]
  4036ac:	ldp	x22, x21, [sp, #64]
  4036b0:	ldp	x24, x23, [sp, #48]
  4036b4:	ldp	x26, x25, [sp, #32]
  4036b8:	ldp	x28, x27, [sp, #16]
  4036bc:	ldp	x29, x30, [sp], #96
  4036c0:	ret
  4036c4:	sub	sp, sp, #0xf0
  4036c8:	stp	x22, x21, [sp, #208]
  4036cc:	stp	x20, x19, [sp, #224]
  4036d0:	mov	w21, w3
  4036d4:	mov	x20, x1
  4036d8:	mov	x19, x0
  4036dc:	stp	x29, x30, [sp, #192]
  4036e0:	add	x29, sp, #0xc0
  4036e4:	cbz	w2, 403780 <ferror@plt+0x19b0>
  4036e8:	ldr	x8, [x20, #8]
  4036ec:	add	x1, sp, #0x40
  4036f0:	mov	x0, x20
  4036f4:	ldr	x8, [x8, #480]
  4036f8:	blr	x8
  4036fc:	cbnz	w0, 403780 <ferror@plt+0x19b0>
  403700:	ldr	x8, [sp, #152]
  403704:	mov	x0, sp
  403708:	str	x8, [sp]
  40370c:	bl	401a20 <ctime@plt>
  403710:	cbz	x0, 403730 <ferror@plt+0x1960>
  403714:	adrp	x1, 405000 <ferror@plt+0x3230>
  403718:	add	x2, x0, #0x4
  40371c:	add	x3, x0, #0x14
  403720:	add	x1, x1, #0xb5
  403724:	add	x0, sp, #0xc
  403728:	bl	4019f0 <sprintf@plt>
  40372c:	b	40374c <ferror@plt+0x197c>
  403730:	adrp	x1, 405000 <ferror@plt+0x3230>
  403734:	add	x1, x1, #0xa1
  403738:	mov	w2, #0x5                   	// #5
  40373c:	bl	401cf0 <dcgettext@plt>
  403740:	mov	x1, x0
  403744:	add	x0, sp, #0xc
  403748:	bl	4019f0 <sprintf@plt>
  40374c:	ldr	w0, [sp, #80]
  403750:	add	x1, sp, #0x34
  403754:	add	x22, sp, #0x34
  403758:	bl	403e80 <ferror@plt+0x20b0>
  40375c:	ldr	x5, [sp, #112]
  403760:	ldp	w3, w4, [sp, #88]
  403764:	adrp	x1, 405000 <ferror@plt+0x3230>
  403768:	orr	x2, x22, #0x1
  40376c:	add	x1, x1, #0xc0
  403770:	add	x6, sp, #0xc
  403774:	mov	x0, x19
  403778:	strb	wzr, [sp, #62]
  40377c:	bl	401db0 <fprintf@plt>
  403780:	mov	x0, x20
  403784:	bl	4037e4 <ferror@plt+0x1a14>
  403788:	mov	x1, x19
  40378c:	bl	401980 <fputs@plt>
  403790:	cbz	w21, 4037c4 <ferror@plt+0x19f4>
  403794:	mov	x0, x20
  403798:	bl	4037ec <ferror@plt+0x1a1c>
  40379c:	cbz	w0, 4037ac <ferror@plt+0x19dc>
  4037a0:	ldr	x2, [x20, #96]
  4037a4:	cbnz	x2, 4037b4 <ferror@plt+0x19e4>
  4037a8:	cbnz	w0, 4037c4 <ferror@plt+0x19f4>
  4037ac:	ldr	x2, [x20, #88]
  4037b0:	cbz	x2, 4037c4 <ferror@plt+0x19f4>
  4037b4:	adrp	x1, 405000 <ferror@plt+0x3230>
  4037b8:	add	x1, x1, #0xd4
  4037bc:	mov	x0, x19
  4037c0:	bl	401db0 <fprintf@plt>
  4037c4:	mov	w0, #0xa                   	// #10
  4037c8:	mov	x1, x19
  4037cc:	bl	401a10 <fputc@plt>
  4037d0:	ldp	x20, x19, [sp, #224]
  4037d4:	ldp	x22, x21, [sp, #208]
  4037d8:	ldp	x29, x30, [sp, #192]
  4037dc:	add	sp, sp, #0xf0
  4037e0:	ret
  4037e4:	ldr	x0, [x0]
  4037e8:	ret
  4037ec:	ldrh	w8, [x0, #76]
  4037f0:	ubfx	w0, w8, #7, #1
  4037f4:	ret
  4037f8:	stp	x29, x30, [sp, #-32]!
  4037fc:	str	x19, [sp, #16]
  403800:	mov	x29, sp
  403804:	bl	40383c <ferror@plt+0x1a6c>
  403808:	mov	x19, x0
  40380c:	bl	401ca0 <mkstemp@plt>
  403810:	cmn	w0, #0x1
  403814:	b.eq	403820 <ferror@plt+0x1a50>  // b.none
  403818:	bl	401b30 <close@plt>
  40381c:	b	40382c <ferror@plt+0x1a5c>
  403820:	mov	x0, x19
  403824:	bl	401c40 <free@plt>
  403828:	mov	x19, xzr
  40382c:	mov	x0, x19
  403830:	ldr	x19, [sp, #16]
  403834:	ldp	x29, x30, [sp], #32
  403838:	ret
  40383c:	stp	x29, x30, [sp, #-48]!
  403840:	mov	w1, #0x2f                  	// #47
  403844:	stp	x22, x21, [sp, #16]
  403848:	stp	x20, x19, [sp, #32]
  40384c:	mov	x29, sp
  403850:	mov	x20, x0
  403854:	mov	w22, #0x2f                  	// #47
  403858:	bl	401b40 <strrchr@plt>
  40385c:	cbz	x0, 403888 <ferror@plt+0x1ab8>
  403860:	sub	x21, x0, x20
  403864:	add	x0, x21, #0xb
  403868:	bl	401ad0 <xmalloc@plt>
  40386c:	mov	x1, x20
  403870:	mov	x2, x21
  403874:	mov	x19, x0
  403878:	bl	401940 <memcpy@plt>
  40387c:	add	x8, x21, #0x1
  403880:	strb	w22, [x19, x21]
  403884:	b	403898 <ferror@plt+0x1ac8>
  403888:	mov	w0, #0x9                   	// #9
  40388c:	bl	401ad0 <xmalloc@plt>
  403890:	mov	x19, x0
  403894:	mov	x8, xzr
  403898:	adrp	x9, 405000 <ferror@plt+0x3230>
  40389c:	add	x9, x9, #0x26f
  4038a0:	ldr	x9, [x9]
  4038a4:	add	x8, x19, x8
  4038a8:	mov	x0, x19
  4038ac:	ldp	x20, x19, [sp, #32]
  4038b0:	ldp	x22, x21, [sp, #16]
  4038b4:	str	x9, [x8]
  4038b8:	strb	wzr, [x8, #8]
  4038bc:	ldp	x29, x30, [sp], #48
  4038c0:	ret
  4038c4:	stp	x29, x30, [sp, #-16]!
  4038c8:	mov	x29, sp
  4038cc:	bl	40383c <ferror@plt+0x1a6c>
  4038d0:	bl	401b80 <mkdtemp@plt>
  4038d4:	ldp	x29, x30, [sp], #16
  4038d8:	ret
  4038dc:	sub	sp, sp, #0x30
  4038e0:	stp	x20, x19, [sp, #32]
  4038e4:	mov	x20, x1
  4038e8:	add	x1, sp, #0x8
  4038ec:	mov	w2, wzr
  4038f0:	stp	x29, x30, [sp, #16]
  4038f4:	add	x29, sp, #0x10
  4038f8:	mov	x19, x0
  4038fc:	bl	401990 <bfd_scan_vma@plt>
  403900:	ldr	x8, [sp, #8]
  403904:	ldrb	w8, [x8]
  403908:	cbnz	w8, 40391c <ferror@plt+0x1b4c>
  40390c:	ldp	x20, x19, [sp, #32]
  403910:	ldp	x29, x30, [sp, #16]
  403914:	add	sp, sp, #0x30
  403918:	ret
  40391c:	adrp	x1, 405000 <ferror@plt+0x3230>
  403920:	add	x1, x1, #0xdb
  403924:	mov	w2, #0x5                   	// #5
  403928:	mov	x0, xzr
  40392c:	bl	401cf0 <dcgettext@plt>
  403930:	mov	x1, x20
  403934:	mov	x2, x19
  403938:	bl	40316c <ferror@plt+0x139c>
  40393c:	sub	sp, sp, #0xa0
  403940:	stp	x29, x30, [sp, #128]
  403944:	stp	x20, x19, [sp, #144]
  403948:	add	x29, sp, #0x80
  40394c:	cbz	x0, 403a0c <ferror@plt+0x1c3c>
  403950:	mov	x1, sp
  403954:	mov	x19, x0
  403958:	bl	4049d8 <ferror@plt+0x2c08>
  40395c:	tbnz	w0, #31, 403984 <ferror@plt+0x1bb4>
  403960:	ldr	w8, [sp, #16]
  403964:	and	w8, w8, #0xf000
  403968:	cmp	w8, #0x8, lsl #12
  40396c:	b.eq	4039a0 <ferror@plt+0x1bd0>  // b.none
  403970:	cmp	w8, #0x4, lsl #12
  403974:	b.ne	4039b4 <ferror@plt+0x1be4>  // b.any
  403978:	adrp	x1, 405000 <ferror@plt+0x3230>
  40397c:	add	x1, x1, #0x12d
  403980:	b	4039bc <ferror@plt+0x1bec>
  403984:	bl	401d60 <__errno_location@plt>
  403988:	ldr	w8, [x0]
  40398c:	cmp	w8, #0x2
  403990:	b.ne	4039d4 <ferror@plt+0x1c04>  // b.any
  403994:	adrp	x1, 405000 <ferror@plt+0x3230>
  403998:	add	x1, x1, #0xee
  40399c:	b	4039bc <ferror@plt+0x1bec>
  4039a0:	ldr	x0, [sp, #48]
  4039a4:	tbz	x0, #63, 403a10 <ferror@plt+0x1c40>
  4039a8:	adrp	x1, 405000 <ferror@plt+0x3230>
  4039ac:	add	x1, x1, #0x170
  4039b0:	b	4039bc <ferror@plt+0x1bec>
  4039b4:	adrp	x1, 405000 <ferror@plt+0x3230>
  4039b8:	add	x1, x1, #0x14a
  4039bc:	mov	w2, #0x5                   	// #5
  4039c0:	mov	x0, xzr
  4039c4:	bl	401cf0 <dcgettext@plt>
  4039c8:	mov	x1, x19
  4039cc:	bl	4031d8 <ferror@plt+0x1408>
  4039d0:	b	403a0c <ferror@plt+0x1c3c>
  4039d4:	adrp	x1, 405000 <ferror@plt+0x3230>
  4039d8:	mov	x20, x0
  4039dc:	add	x1, x1, #0x101
  4039e0:	mov	w2, #0x5                   	// #5
  4039e4:	mov	x0, xzr
  4039e8:	bl	401cf0 <dcgettext@plt>
  4039ec:	ldr	w8, [x20]
  4039f0:	mov	x20, x0
  4039f4:	mov	w0, w8
  4039f8:	bl	401b20 <strerror@plt>
  4039fc:	mov	x2, x0
  403a00:	mov	x0, x20
  403a04:	mov	x1, x19
  403a08:	bl	4031d8 <ferror@plt+0x1408>
  403a0c:	mov	x0, #0xffffffffffffffff    	// #-1
  403a10:	ldp	x20, x19, [sp, #144]
  403a14:	ldp	x29, x30, [sp, #128]
  403a18:	add	sp, sp, #0xa0
  403a1c:	ret
  403a20:	ldrb	w8, [x0]
  403a24:	cmp	w8, #0x2f
  403a28:	b.ne	403a38 <ferror@plt+0x1c68>  // b.any
  403a2c:	mov	w8, wzr
  403a30:	mov	w0, w8
  403a34:	ret
  403a38:	ldrb	w8, [x0]
  403a3c:	cmp	w8, #0x2e
  403a40:	b.eq	403a4c <ferror@plt+0x1c7c>  // b.none
  403a44:	cbnz	w8, 403a78 <ferror@plt+0x1ca8>
  403a48:	b	403aac <ferror@plt+0x1cdc>
  403a4c:	mov	x8, x0
  403a50:	ldrb	w9, [x8, #1]!
  403a54:	cmp	w9, #0x2e
  403a58:	b.ne	403a74 <ferror@plt+0x1ca4>  // b.any
  403a5c:	ldrb	w9, [x0, #2]!
  403a60:	mov	w8, wzr
  403a64:	cbz	w9, 403a30 <ferror@plt+0x1c60>
  403a68:	cmp	w9, #0x2f
  403a6c:	b.ne	403a78 <ferror@plt+0x1ca8>  // b.any
  403a70:	b	403a30 <ferror@plt+0x1c60>
  403a74:	mov	x0, x8
  403a78:	mov	x8, x0
  403a7c:	sub	x0, x0, #0x1
  403a80:	ldrb	w9, [x8]
  403a84:	cmp	w9, #0x2f
  403a88:	ccmp	w9, #0x0, #0x4, ne  // ne = any
  403a8c:	b.eq	403a9c <ferror@plt+0x1ccc>  // b.none
  403a90:	add	x8, x8, #0x1
  403a94:	add	x0, x0, #0x1
  403a98:	b	403a80 <ferror@plt+0x1cb0>
  403a9c:	ldrb	w8, [x0, #1]!
  403aa0:	cmp	w8, #0x2f
  403aa4:	b.eq	403a9c <ferror@plt+0x1ccc>  // b.none
  403aa8:	b	403a38 <ferror@plt+0x1c68>
  403aac:	mov	w0, #0x1                   	// #1
  403ab0:	ret
  403ab4:	stp	x29, x30, [sp, #-64]!
  403ab8:	stp	x24, x23, [sp, #16]
  403abc:	stp	x22, x21, [sp, #32]
  403ac0:	stp	x20, x19, [sp, #48]
  403ac4:	ldrsw	x8, [x1, #12]
  403ac8:	ldr	x10, [x1, #16]
  403acc:	mov	x19, x1
  403ad0:	mov	x20, x0
  403ad4:	add	x11, x8, #0x1
  403ad8:	add	x9, x11, x11, lsl #1
  403adc:	cmp	x10, x9, lsl #5
  403ae0:	mov	x29, sp
  403ae4:	str	w11, [x1, #12]
  403ae8:	b.cs	403b24 <ferror@plt+0x1d54>  // b.hs, b.nlast
  403aec:	ldr	x0, [x19, #24]
  403af0:	lsl	x9, x9, #6
  403af4:	cmp	w8, #0x3f
  403af8:	mov	w8, #0x3000                	// #12288
  403afc:	csel	x21, x8, x9, lt  // lt = tstop
  403b00:	mov	x1, x21
  403b04:	bl	401a70 <xrealloc@plt>
  403b08:	ldr	x8, [x19, #16]
  403b0c:	str	x0, [x19, #24]
  403b10:	mov	w1, wzr
  403b14:	add	x0, x0, x8
  403b18:	sub	x2, x21, x8
  403b1c:	bl	401ac0 <memset@plt>
  403b20:	str	x21, [x19, #16]
  403b24:	ldr	x8, [x19, #24]
  403b28:	ldrsw	x9, [x19, #12]
  403b2c:	ldr	x10, [x20]
  403b30:	mov	w11, #0x60                  	// #96
  403b34:	adrp	x1, 405000 <ferror@plt+0x3230>
  403b38:	madd	x8, x9, x11, x8
  403b3c:	add	x1, x1, #0x208
  403b40:	mov	w2, #0x5                   	// #5
  403b44:	mov	x0, xzr
  403b48:	stur	x10, [x8, #-96]
  403b4c:	bl	401cf0 <dcgettext@plt>
  403b50:	ldr	w8, [x20, #16]
  403b54:	ldr	x21, [x20]
  403b58:	mov	x22, x0
  403b5c:	mov	w0, w8
  403b60:	bl	403c64 <ferror@plt+0x1e94>
  403b64:	ldr	w8, [x20, #12]
  403b68:	mov	x23, x0
  403b6c:	mov	w0, w8
  403b70:	bl	403c64 <ferror@plt+0x1e94>
  403b74:	mov	x3, x0
  403b78:	mov	x0, x22
  403b7c:	mov	x1, x21
  403b80:	mov	x2, x23
  403b84:	bl	401d30 <printf@plt>
  403b88:	ldr	x0, [x19]
  403b8c:	ldr	x1, [x20]
  403b90:	bl	401c50 <bfd_openw@plt>
  403b94:	mov	x21, x0
  403b98:	cbz	x0, 403c1c <ferror@plt+0x1e4c>
  403b9c:	mov	w1, #0x1                   	// #1
  403ba0:	mov	x0, x21
  403ba4:	mov	w22, #0x1                   	// #1
  403ba8:	bl	401b70 <bfd_set_format@plt>
  403bac:	cbz	w0, 403c24 <ferror@plt+0x1e54>
  403bb0:	adrp	x20, 405000 <ferror@plt+0x3230>
  403bb4:	mov	w23, #0x8                   	// #8
  403bb8:	add	x20, x20, #0x222
  403bbc:	mov	w24, #0x60                  	// #96
  403bc0:	b	403bd0 <ferror@plt+0x1e00>
  403bc4:	add	x23, x23, #0x1
  403bc8:	cmp	x23, #0x5f
  403bcc:	b.eq	403c40 <ferror@plt+0x1e70>  // b.none
  403bd0:	ldr	x8, [x21, #8]
  403bd4:	sub	w1, w23, #0x6
  403bd8:	mov	x0, x21
  403bdc:	mov	x2, xzr
  403be0:	ldr	x8, [x8, #656]
  403be4:	blr	x8
  403be8:	cbz	w0, 403bc4 <ferror@plt+0x1df4>
  403bec:	sub	w0, w23, #0x6
  403bf0:	mov	x1, xzr
  403bf4:	bl	401c20 <bfd_printable_arch_mach@plt>
  403bf8:	mov	x1, x0
  403bfc:	mov	x0, x20
  403c00:	bl	401d30 <printf@plt>
  403c04:	ldr	x8, [x19, #24]
  403c08:	ldrsw	x9, [x19, #12]
  403c0c:	madd	x8, x9, x24, x8
  403c10:	add	x8, x8, x23
  403c14:	sturb	w22, [x8, #-96]
  403c18:	b	403bc4 <ferror@plt+0x1df4>
  403c1c:	ldr	x0, [x19]
  403c20:	b	403c34 <ferror@plt+0x1e64>
  403c24:	bl	401ab0 <bfd_get_error@plt>
  403c28:	cmp	w0, #0x5
  403c2c:	b.eq	403c40 <ferror@plt+0x1e70>  // b.none
  403c30:	ldr	x0, [x20]
  403c34:	bl	402de0 <ferror@plt+0x1010>
  403c38:	mov	w8, #0x1                   	// #1
  403c3c:	str	w8, [x19, #8]
  403c40:	cbz	x21, 403c4c <ferror@plt+0x1e7c>
  403c44:	mov	x0, x21
  403c48:	bl	401bc0 <bfd_close_all_done@plt>
  403c4c:	ldr	w0, [x19, #8]
  403c50:	ldp	x20, x19, [sp, #48]
  403c54:	ldp	x22, x21, [sp, #32]
  403c58:	ldp	x24, x23, [sp, #16]
  403c5c:	ldp	x29, x30, [sp], #64
  403c60:	ret
  403c64:	stp	x29, x30, [sp, #-16]!
  403c68:	adrp	x8, 405000 <ferror@plt+0x3230>
  403c6c:	adrp	x9, 405000 <ferror@plt+0x3230>
  403c70:	add	x8, x8, #0x241
  403c74:	add	x9, x9, #0x233
  403c78:	cmp	w0, #0x1
  403c7c:	adrp	x10, 405000 <ferror@plt+0x3230>
  403c80:	add	x10, x10, #0x228
  403c84:	csel	x8, x9, x8, eq  // eq = none
  403c88:	cmp	w0, #0x0
  403c8c:	csel	x1, x10, x8, eq  // eq = none
  403c90:	mov	w2, #0x5                   	// #5
  403c94:	mov	x0, xzr
  403c98:	mov	x29, sp
  403c9c:	bl	401cf0 <dcgettext@plt>
  403ca0:	ldp	x29, x30, [sp], #16
  403ca4:	ret
  403ca8:	stp	x29, x30, [sp, #-48]!
  403cac:	stp	x22, x21, [sp, #16]
  403cb0:	stp	x20, x19, [sp, #32]
  403cb4:	ldr	w8, [x2, #12]
  403cb8:	mov	x29, sp
  403cbc:	cmp	w8, w0
  403cc0:	b.le	403d08 <ferror@plt+0x1f38>
  403cc4:	ldr	x8, [x2, #24]
  403cc8:	mov	w9, #0x60                  	// #96
  403ccc:	mov	x19, x2
  403cd0:	mov	w20, w1
  403cd4:	sxtw	x21, w0
  403cd8:	smaddl	x22, w0, w9, x8
  403cdc:	ldr	x0, [x22]
  403ce0:	bl	401970 <strlen@plt>
  403ce4:	mvn	w8, w0
  403ce8:	adds	w20, w20, w8
  403cec:	b.mi	403d04 <ferror@plt+0x1f34>  // b.first
  403cf0:	ldrsw	x8, [x19, #12]
  403cf4:	add	x21, x21, #0x1
  403cf8:	add	x22, x22, #0x60
  403cfc:	cmp	x21, x8
  403d00:	b.lt	403cdc <ferror@plt+0x1f0c>  // b.tstop
  403d04:	mov	w0, w21
  403d08:	ldp	x20, x19, [sp, #32]
  403d0c:	ldp	x22, x21, [sp, #16]
  403d10:	ldp	x29, x30, [sp], #48
  403d14:	ret
  403d18:	stp	x29, x30, [sp, #-48]!
  403d1c:	cmp	w0, w1
  403d20:	stp	x22, x21, [sp, #16]
  403d24:	stp	x20, x19, [sp, #32]
  403d28:	mov	x29, sp
  403d2c:	b.eq	403d64 <ferror@plt+0x1f94>  // b.none
  403d30:	mov	w8, #0x60                  	// #96
  403d34:	adrp	x20, 405000 <ferror@plt+0x3230>
  403d38:	mov	x19, x2
  403d3c:	sub	w21, w1, w0
  403d40:	smull	x22, w0, w8
  403d44:	add	x20, x20, #0xd0
  403d48:	ldr	x8, [x19, #24]
  403d4c:	mov	x0, x20
  403d50:	ldr	x1, [x8, x22]
  403d54:	bl	401d30 <printf@plt>
  403d58:	subs	w21, w21, #0x1
  403d5c:	add	x22, x22, #0x60
  403d60:	b.ne	403d48 <ferror@plt+0x1f78>  // b.any
  403d64:	ldp	x20, x19, [sp, #32]
  403d68:	ldp	x22, x21, [sp, #16]
  403d6c:	ldp	x29, x30, [sp], #48
  403d70:	ret
  403d74:	stp	x29, x30, [sp, #-80]!
  403d78:	cmp	w0, w1
  403d7c:	str	x25, [sp, #16]
  403d80:	stp	x24, x23, [sp, #32]
  403d84:	stp	x22, x21, [sp, #48]
  403d88:	stp	x20, x19, [sp, #64]
  403d8c:	mov	x29, sp
  403d90:	b.ne	403dac <ferror@plt+0x1fdc>  // b.any
  403d94:	ldp	x20, x19, [sp, #64]
  403d98:	ldp	x22, x21, [sp, #48]
  403d9c:	ldp	x24, x23, [sp, #32]
  403da0:	ldr	x25, [sp, #16]
  403da4:	ldp	x29, x30, [sp], #80
  403da8:	ret
  403dac:	mov	x19, x3
  403db0:	mov	w20, w1
  403db4:	sub	w22, w2, #0x2
  403db8:	sxtw	x23, w0
  403dbc:	mov	w24, #0x60                  	// #96
  403dc0:	adrp	x25, 416000 <ferror@plt+0x14230>
  403dc4:	b	403dd0 <ferror@plt+0x2000>
  403dc8:	cmp	w23, w20
  403dcc:	b.eq	403d94 <ferror@plt+0x1fc4>  // b.none
  403dd0:	ldr	x8, [x19, #24]
  403dd4:	madd	x8, x23, x24, x8
  403dd8:	add	x9, x8, x22
  403ddc:	ldrb	w9, [x9, #8]
  403de0:	ldr	x0, [x8]
  403de4:	cbz	w9, 403df4 <ferror@plt+0x2024>
  403de8:	ldr	x1, [x25, #888]
  403dec:	bl	401980 <fputs@plt>
  403df0:	b	403e10 <ferror@plt+0x2040>
  403df4:	bl	401970 <strlen@plt>
  403df8:	mov	x21, x0
  403dfc:	cbz	w21, 403e10 <ferror@plt+0x2040>
  403e00:	mov	w0, #0x2d                  	// #45
  403e04:	sub	w21, w21, #0x1
  403e08:	bl	401d80 <putchar@plt>
  403e0c:	cbnz	w21, 403e00 <ferror@plt+0x2030>
  403e10:	add	x23, x23, #0x1
  403e14:	cmp	w23, w20
  403e18:	b.eq	403dc8 <ferror@plt+0x1ff8>  // b.none
  403e1c:	mov	w0, #0x20                  	// #32
  403e20:	bl	401d80 <putchar@plt>
  403e24:	b	403dc8 <ferror@plt+0x1ff8>
  403e28:	stp	x29, x30, [sp, #-16]!
  403e2c:	mov	x1, x0
  403e30:	adrp	x0, 405000 <ferror@plt+0x3230>
  403e34:	adrp	x2, 405000 <ferror@plt+0x3230>
  403e38:	add	x0, x0, #0x278
  403e3c:	add	x2, x2, #0x8d
  403e40:	mov	x29, sp
  403e44:	bl	401d30 <printf@plt>
  403e48:	adrp	x1, 405000 <ferror@plt+0x3230>
  403e4c:	add	x1, x1, #0x283
  403e50:	mov	w2, #0x5                   	// #5
  403e54:	mov	x0, xzr
  403e58:	bl	401cf0 <dcgettext@plt>
  403e5c:	bl	401d30 <printf@plt>
  403e60:	adrp	x1, 405000 <ferror@plt+0x3230>
  403e64:	add	x1, x1, #0x2b6
  403e68:	mov	w2, #0x5                   	// #5
  403e6c:	mov	x0, xzr
  403e70:	bl	401cf0 <dcgettext@plt>
  403e74:	bl	401d30 <printf@plt>
  403e78:	mov	w0, wzr
  403e7c:	bl	4019a0 <exit@plt>
  403e80:	stp	x29, x30, [sp, #-32]!
  403e84:	stp	x20, x19, [sp, #16]
  403e88:	mov	x29, sp
  403e8c:	mov	x19, x1
  403e90:	mov	x20, x0
  403e94:	bl	403f30 <ferror@plt+0x2160>
  403e98:	tst	x20, #0x100
  403e9c:	mov	w8, #0x72                  	// #114
  403ea0:	mov	w9, #0x2d                  	// #45
  403ea4:	mov	w10, #0x77                  	// #119
  403ea8:	csel	w12, w9, w8, eq  // eq = none
  403eac:	tst	x20, #0x80
  403eb0:	mov	w11, #0x78                  	// #120
  403eb4:	strb	w12, [x19, #1]
  403eb8:	csel	w12, w9, w10, eq  // eq = none
  403ebc:	tst	x20, #0x40
  403ec0:	strb	w12, [x19, #2]
  403ec4:	csel	w12, w9, w11, eq  // eq = none
  403ec8:	tst	x20, #0x20
  403ecc:	strb	w12, [x19, #3]
  403ed0:	csel	w12, w9, w8, eq  // eq = none
  403ed4:	tst	x20, #0x10
  403ed8:	strb	w12, [x19, #4]
  403edc:	csel	w12, w9, w10, eq  // eq = none
  403ee0:	tst	x20, #0x8
  403ee4:	strb	w12, [x19, #5]
  403ee8:	csel	w12, w9, w11, eq  // eq = none
  403eec:	tst	x20, #0x4
  403ef0:	csel	w8, w9, w8, eq  // eq = none
  403ef4:	tst	x20, #0x2
  403ef8:	strb	w8, [x19, #7]
  403efc:	csel	w8, w9, w10, eq  // eq = none
  403f00:	tst	x20, #0x1
  403f04:	strb	w0, [x19]
  403f08:	strb	w8, [x19, #8]
  403f0c:	csel	w8, w9, w11, eq  // eq = none
  403f10:	mov	x0, x20
  403f14:	mov	x1, x19
  403f18:	strb	w12, [x19, #6]
  403f1c:	strb	w8, [x19, #9]
  403f20:	bl	403f90 <ferror@plt+0x21c0>
  403f24:	ldp	x20, x19, [sp, #16]
  403f28:	ldp	x29, x30, [sp], #32
  403f2c:	ret
  403f30:	and	x8, x0, #0xf000
  403f34:	sub	x8, x8, #0x1, lsl #12
  403f38:	lsr	x8, x8, #12
  403f3c:	cmp	x8, #0xb
  403f40:	b.hi	403f70 <ferror@plt+0x21a0>  // b.pmore
  403f44:	adrp	x9, 405000 <ferror@plt+0x3230>
  403f48:	add	x9, x9, #0x37a
  403f4c:	adr	x10, 403f60 <ferror@plt+0x2190>
  403f50:	ldrb	w11, [x9, x8]
  403f54:	add	x10, x10, x11, lsl #2
  403f58:	mov	w0, #0x64                  	// #100
  403f5c:	br	x10
  403f60:	mov	w0, #0x70                  	// #112
  403f64:	ret
  403f68:	mov	w0, #0x63                  	// #99
  403f6c:	ret
  403f70:	mov	w0, #0x2d                  	// #45
  403f74:	ret
  403f78:	mov	w0, #0x62                  	// #98
  403f7c:	ret
  403f80:	mov	w0, #0x6c                  	// #108
  403f84:	ret
  403f88:	mov	w0, #0x73                  	// #115
  403f8c:	ret
  403f90:	tbnz	w0, #11, 403fa0 <ferror@plt+0x21d0>
  403f94:	tbnz	w0, #10, 403fbc <ferror@plt+0x21ec>
  403f98:	tbnz	w0, #9, 403fd8 <ferror@plt+0x2208>
  403f9c:	ret
  403fa0:	ldrb	w8, [x1, #3]
  403fa4:	mov	w9, #0x53                  	// #83
  403fa8:	cmp	w8, #0x78
  403fac:	mov	w8, #0x73                  	// #115
  403fb0:	csel	w8, w8, w9, eq  // eq = none
  403fb4:	strb	w8, [x1, #3]
  403fb8:	tbz	w0, #10, 403f98 <ferror@plt+0x21c8>
  403fbc:	ldrb	w8, [x1, #6]
  403fc0:	mov	w9, #0x53                  	// #83
  403fc4:	cmp	w8, #0x78
  403fc8:	mov	w8, #0x73                  	// #115
  403fcc:	csel	w8, w8, w9, eq  // eq = none
  403fd0:	strb	w8, [x1, #6]
  403fd4:	tbz	w0, #9, 403f9c <ferror@plt+0x21cc>
  403fd8:	ldrb	w8, [x1, #9]
  403fdc:	mov	w9, #0x54                  	// #84
  403fe0:	cmp	w8, #0x78
  403fe4:	mov	w8, #0x74                  	// #116
  403fe8:	csel	w8, w8, w9, eq  // eq = none
  403fec:	strb	w8, [x1, #9]
  403ff0:	ret
  403ff4:	stp	x29, x30, [sp, #-48]!
  403ff8:	str	x21, [sp, #16]
  403ffc:	stp	x20, x19, [sp, #32]
  404000:	mov	x29, sp
  404004:	cbz	x0, 404060 <ferror@plt+0x2290>
  404008:	mov	x20, x0
  40400c:	mov	x8, xzr
  404010:	ldr	x9, [x20, x8]
  404014:	add	x8, x8, #0x8
  404018:	cbnz	x9, 404010 <ferror@plt+0x2240>
  40401c:	and	x0, x8, #0x7fffffff8
  404020:	bl	401ad0 <xmalloc@plt>
  404024:	ldr	x8, [x20]
  404028:	mov	x19, x0
  40402c:	cbz	x8, 404058 <ferror@plt+0x2288>
  404030:	mov	x21, xzr
  404034:	add	x20, x20, #0x8
  404038:	mov	x0, x8
  40403c:	bl	401b00 <xstrdup@plt>
  404040:	lsl	x8, x21, #3
  404044:	str	x0, [x19, x8]
  404048:	ldr	x8, [x20, x8]
  40404c:	add	x21, x21, #0x1
  404050:	cbnz	x8, 404038 <ferror@plt+0x2268>
  404054:	and	x8, x21, #0xffffffff
  404058:	str	xzr, [x19, x8, lsl #3]
  40405c:	b	404064 <ferror@plt+0x2294>
  404060:	mov	x19, xzr
  404064:	mov	x0, x19
  404068:	ldp	x20, x19, [sp, #32]
  40406c:	ldr	x21, [sp, #16]
  404070:	ldp	x29, x30, [sp], #48
  404074:	ret
  404078:	cbz	x0, 4040b4 <ferror@plt+0x22e4>
  40407c:	stp	x29, x30, [sp, #-32]!
  404080:	stp	x20, x19, [sp, #16]
  404084:	mov	x19, x0
  404088:	ldr	x0, [x0]
  40408c:	mov	x29, sp
  404090:	cbz	x0, 4040a4 <ferror@plt+0x22d4>
  404094:	add	x20, x19, #0x8
  404098:	bl	401c40 <free@plt>
  40409c:	ldr	x0, [x20], #8
  4040a0:	cbnz	x0, 404098 <ferror@plt+0x22c8>
  4040a4:	mov	x0, x19
  4040a8:	bl	401c40 <free@plt>
  4040ac:	ldp	x20, x19, [sp, #16]
  4040b0:	ldp	x29, x30, [sp], #32
  4040b4:	ret
  4040b8:	sub	sp, sp, #0x60
  4040bc:	stp	x29, x30, [sp, #16]
  4040c0:	stp	x26, x25, [sp, #32]
  4040c4:	stp	x24, x23, [sp, #48]
  4040c8:	stp	x22, x21, [sp, #64]
  4040cc:	stp	x20, x19, [sp, #80]
  4040d0:	add	x29, sp, #0x10
  4040d4:	str	x0, [sp, #8]
  4040d8:	cbz	x0, 404270 <ferror@plt+0x24a0>
  4040dc:	bl	401970 <strlen@plt>
  4040e0:	add	x0, x0, #0x1
  4040e4:	bl	401ad0 <xmalloc@plt>
  4040e8:	adrp	x22, 415000 <ferror@plt+0x13230>
  4040ec:	ldr	x22, [x22, #4056]
  4040f0:	mov	x19, x0
  4040f4:	mov	x21, xzr
  4040f8:	mov	w25, wzr
  4040fc:	mov	w24, wzr
  404100:	mov	w26, wzr
  404104:	mov	w23, wzr
  404108:	mov	x20, xzr
  40410c:	b	404140 <ferror@plt+0x2370>
  404110:	mov	x8, x19
  404114:	mov	x0, x19
  404118:	strb	wzr, [x8]
  40411c:	bl	401b00 <xstrdup@plt>
  404120:	str	x0, [x20, x21, lsl #3]
  404124:	add	x21, x21, #0x1
  404128:	add	x0, sp, #0x8
  40412c:	str	xzr, [x20, x21, lsl #3]
  404130:	bl	404294 <ferror@plt+0x24c4>
  404134:	ldr	x8, [sp, #8]
  404138:	ldrb	w8, [x8]
  40413c:	cbz	w8, 404264 <ferror@plt+0x2494>
  404140:	add	x0, sp, #0x8
  404144:	bl	404294 <ferror@plt+0x24c4>
  404148:	subs	w8, w23, #0x1
  40414c:	b.cc	40415c <ferror@plt+0x238c>  // b.lo, b.ul, b.last
  404150:	sxtw	x8, w8
  404154:	cmp	x21, x8
  404158:	b.lt	40418c <ferror@plt+0x23bc>  // b.tstop
  40415c:	cbz	x20, 404178 <ferror@plt+0x23a8>
  404160:	lsl	w23, w23, #1
  404164:	sbfiz	x1, x23, #3, #32
  404168:	mov	x0, x20
  40416c:	bl	401a70 <xrealloc@plt>
  404170:	mov	x20, x0
  404174:	b	404188 <ferror@plt+0x23b8>
  404178:	mov	w0, #0x40                  	// #64
  40417c:	bl	401ad0 <xmalloc@plt>
  404180:	mov	x20, x0
  404184:	mov	w23, #0x8                   	// #8
  404188:	str	xzr, [x20, x21, lsl #3]
  40418c:	ldr	x8, [sp, #8]
  404190:	ldrb	w9, [x8]
  404194:	cbz	w9, 404110 <ferror@plt+0x2340>
  404198:	mov	x8, x19
  40419c:	b	4041c4 <ferror@plt+0x23f4>
  4041a0:	mov	w25, wzr
  4041a4:	mov	w24, wzr
  4041a8:	mov	w26, wzr
  4041ac:	strb	w9, [x8], #1
  4041b0:	ldr	x9, [sp, #8]
  4041b4:	add	x10, x9, #0x1
  4041b8:	str	x10, [sp, #8]
  4041bc:	ldrb	w9, [x9, #1]
  4041c0:	cbz	w9, 404114 <ferror@plt+0x2344>
  4041c4:	orr	w10, w24, w25
  4041c8:	orr	w10, w10, w26
  4041cc:	cbnz	w10, 4041dc <ferror@plt+0x240c>
  4041d0:	and	x10, x9, #0xff
  4041d4:	ldrh	w10, [x22, x10, lsl #1]
  4041d8:	tbnz	w10, #6, 404114 <ferror@plt+0x2344>
  4041dc:	cbnz	w26, 4041a8 <ferror@plt+0x23d8>
  4041e0:	and	w10, w9, #0xff
  4041e4:	cmp	w10, #0x5c
  4041e8:	b.ne	4041f4 <ferror@plt+0x2424>  // b.any
  4041ec:	mov	w26, #0x1                   	// #1
  4041f0:	b	4041b0 <ferror@plt+0x23e0>
  4041f4:	and	w10, w9, #0xff
  4041f8:	cbnz	w25, 404220 <ferror@plt+0x2450>
  4041fc:	cbnz	w24, 404234 <ferror@plt+0x2464>
  404200:	cmp	w10, #0x27
  404204:	b.eq	40424c <ferror@plt+0x247c>  // b.none
  404208:	cmp	w10, #0x22
  40420c:	b.ne	4041a0 <ferror@plt+0x23d0>  // b.any
  404210:	mov	w25, wzr
  404214:	mov	w26, wzr
  404218:	mov	w24, #0x1                   	// #1
  40421c:	b	4041b0 <ferror@plt+0x23e0>
  404220:	cmp	w10, #0x27
  404224:	b.ne	4041a8 <ferror@plt+0x23d8>  // b.any
  404228:	mov	w25, wzr
  40422c:	mov	w26, wzr
  404230:	b	4041b0 <ferror@plt+0x23e0>
  404234:	cmp	w10, #0x22
  404238:	b.ne	40425c <ferror@plt+0x248c>  // b.any
  40423c:	mov	w25, wzr
  404240:	mov	w24, wzr
  404244:	mov	w26, wzr
  404248:	b	4041b0 <ferror@plt+0x23e0>
  40424c:	mov	w24, wzr
  404250:	mov	w26, wzr
  404254:	mov	w25, #0x1                   	// #1
  404258:	b	4041b0 <ferror@plt+0x23e0>
  40425c:	mov	w25, wzr
  404260:	b	4041a8 <ferror@plt+0x23d8>
  404264:	mov	x0, x19
  404268:	bl	401c40 <free@plt>
  40426c:	b	404274 <ferror@plt+0x24a4>
  404270:	mov	x20, xzr
  404274:	mov	x0, x20
  404278:	ldp	x20, x19, [sp, #80]
  40427c:	ldp	x22, x21, [sp, #64]
  404280:	ldp	x24, x23, [sp, #48]
  404284:	ldp	x26, x25, [sp, #32]
  404288:	ldp	x29, x30, [sp, #16]
  40428c:	add	sp, sp, #0x60
  404290:	ret
  404294:	ldr	x9, [x0]
  404298:	adrp	x8, 415000 <ferror@plt+0x13230>
  40429c:	ldrb	w10, [x9]
  4042a0:	ldr	x8, [x8, #4056]
  4042a4:	ldrh	w10, [x8, x10, lsl #1]
  4042a8:	tbz	w10, #6, 4042c0 <ferror@plt+0x24f0>
  4042ac:	add	x9, x9, #0x1
  4042b0:	str	x9, [x0]
  4042b4:	ldrb	w10, [x9], #1
  4042b8:	ldrh	w10, [x8, x10, lsl #1]
  4042bc:	tbnz	w10, #6, 4042b0 <ferror@plt+0x24e0>
  4042c0:	ret
  4042c4:	stp	x29, x30, [sp, #-96]!
  4042c8:	str	x27, [sp, #16]
  4042cc:	stp	x26, x25, [sp, #32]
  4042d0:	stp	x24, x23, [sp, #48]
  4042d4:	stp	x22, x21, [sp, #64]
  4042d8:	stp	x20, x19, [sp, #80]
  4042dc:	mov	x29, sp
  4042e0:	cbz	x1, 4043b8 <ferror@plt+0x25e8>
  4042e4:	adrp	x24, 415000 <ferror@plt+0x13230>
  4042e8:	ldr	x24, [x24, #4056]
  4042ec:	mov	x26, #0x21                  	// #33
  4042f0:	mov	x20, x1
  4042f4:	mov	x21, x0
  4042f8:	mov	w19, wzr
  4042fc:	mov	w23, #0x6                   	// #6
  404300:	mov	w25, #0x1                   	// #1
  404304:	movk	x26, #0x400, lsl #48
  404308:	b	404330 <ferror@plt+0x2560>
  40430c:	mov	w0, #0xa                   	// #10
  404310:	mov	x1, x20
  404314:	bl	401a10 <fputc@plt>
  404318:	add	x8, x21, #0x8
  40431c:	cmn	w0, #0x1
  404320:	csel	x21, x21, x8, eq  // eq = none
  404324:	csinc	w19, w19, wzr, ne  // ne = any
  404328:	csel	w8, w23, wzr, eq  // eq = none
  40432c:	cbnz	w8, 4043bc <ferror@plt+0x25ec>
  404330:	ldr	x27, [x21]
  404334:	cbnz	x27, 404380 <ferror@plt+0x25b0>
  404338:	b	4043bc <ferror@plt+0x25ec>
  40433c:	mov	w0, #0x5c                  	// #92
  404340:	mov	x1, x20
  404344:	bl	401a10 <fputc@plt>
  404348:	cmn	w0, #0x1
  40434c:	b.eq	404374 <ferror@plt+0x25a4>  // b.none
  404350:	mov	w0, w22
  404354:	mov	x1, x20
  404358:	bl	401a10 <fputc@plt>
  40435c:	cmn	w0, #0x1
  404360:	csinc	w19, w19, wzr, ne  // ne = any
  404364:	csel	w8, w23, wzr, eq  // eq = none
  404368:	cinc	x27, x27, ne  // ne = any
  40436c:	cbz	w8, 404380 <ferror@plt+0x25b0>
  404370:	b	4043ac <ferror@plt+0x25dc>
  404374:	mov	w8, #0x6                   	// #6
  404378:	mov	w19, #0x1                   	// #1
  40437c:	cbnz	w8, 4043ac <ferror@plt+0x25dc>
  404380:	ldrb	w22, [x27]
  404384:	cbz	w22, 40430c <ferror@plt+0x253c>
  404388:	ldrh	w8, [x24, x22, lsl #1]
  40438c:	tbnz	w8, #6, 40433c <ferror@plt+0x256c>
  404390:	sub	w8, w22, #0x22
  404394:	cmp	w8, #0x3a
  404398:	b.hi	404350 <ferror@plt+0x2580>  // b.pmore
  40439c:	lsl	x8, x25, x8
  4043a0:	tst	x8, x26
  4043a4:	b.ne	40433c <ferror@plt+0x256c>  // b.any
  4043a8:	b	404350 <ferror@plt+0x2580>
  4043ac:	mov	w8, #0x1                   	// #1
  4043b0:	cbz	w8, 404330 <ferror@plt+0x2560>
  4043b4:	b	4043bc <ferror@plt+0x25ec>
  4043b8:	mov	w19, #0x1                   	// #1
  4043bc:	mov	w0, w19
  4043c0:	ldp	x20, x19, [sp, #80]
  4043c4:	ldp	x22, x21, [sp, #64]
  4043c8:	ldp	x24, x23, [sp, #48]
  4043cc:	ldp	x26, x25, [sp, #32]
  4043d0:	ldr	x27, [sp, #16]
  4043d4:	ldp	x29, x30, [sp], #96
  4043d8:	ret
  4043dc:	sub	sp, sp, #0xf0
  4043e0:	stp	x29, x30, [sp, #144]
  4043e4:	stp	x28, x27, [sp, #160]
  4043e8:	stp	x26, x25, [sp, #176]
  4043ec:	stp	x24, x23, [sp, #192]
  4043f0:	stp	x22, x21, [sp, #208]
  4043f4:	stp	x20, x19, [sp, #224]
  4043f8:	ldr	w8, [x0]
  4043fc:	add	x29, sp, #0x90
  404400:	cmp	w8, #0x2
  404404:	b.lt	40460c <ferror@plt+0x283c>  // b.tstop
  404408:	ldr	x8, [x1]
  40440c:	adrp	x21, 404000 <ferror@plt+0x2230>
  404410:	mov	x20, x0
  404414:	mov	x19, x1
  404418:	mov	w28, wzr
  40441c:	mov	w27, #0x7d0                 	// #2000
  404420:	mov	w26, #0x1                   	// #1
  404424:	add	x21, x21, #0xed1
  404428:	str	x8, [sp]
  40442c:	b	404460 <ferror@plt+0x2690>
  404430:	mov	x0, x22
  404434:	bl	401dd0 <ferror@plt>
  404438:	cbz	w0, 40451c <ferror@plt+0x274c>
  40443c:	mov	w28, w26
  404440:	mov	x0, x22
  404444:	bl	401a40 <fclose@plt>
  404448:	mov	w26, w28
  40444c:	ldr	w8, [x20]
  404450:	mov	w28, w26
  404454:	add	w26, w26, #0x1
  404458:	cmp	w26, w8
  40445c:	b.ge	40460c <ferror@plt+0x283c>  // b.tcont
  404460:	ldr	x8, [x19]
  404464:	ldr	x9, [x8, w26, sxtw #3]
  404468:	ldrb	w10, [x9]
  40446c:	cmp	w10, #0x40
  404470:	b.ne	40444c <ferror@plt+0x267c>  // b.any
  404474:	subs	w27, w27, #0x1
  404478:	b.eq	40462c <ferror@plt+0x285c>  // b.none
  40447c:	add	x22, x9, #0x1
  404480:	add	x1, sp, #0x10
  404484:	mov	x0, x22
  404488:	bl	4049d8 <ferror@plt+0x2c08>
  40448c:	tbnz	w0, #31, 40444c <ferror@plt+0x267c>
  404490:	ldr	w8, [sp, #32]
  404494:	and	w8, w8, #0xf000
  404498:	cmp	w8, #0x4, lsl #12
  40449c:	b.eq	404644 <ferror@plt+0x2874>  // b.none
  4044a0:	mov	x0, x22
  4044a4:	mov	x1, x21
  4044a8:	bl	401a60 <fopen@plt>
  4044ac:	cbz	x0, 40444c <ferror@plt+0x267c>
  4044b0:	mov	w2, #0x2                   	// #2
  4044b4:	mov	x1, xzr
  4044b8:	mov	x22, x0
  4044bc:	bl	401b90 <fseek@plt>
  4044c0:	cmn	w0, #0x1
  4044c4:	b.eq	40443c <ferror@plt+0x266c>  // b.none
  4044c8:	mov	x0, x22
  4044cc:	bl	4019e0 <ftell@plt>
  4044d0:	cmn	x0, #0x1
  4044d4:	b.eq	40443c <ferror@plt+0x266c>  // b.none
  4044d8:	mov	x24, x0
  4044dc:	mov	x0, x22
  4044e0:	mov	x1, xzr
  4044e4:	mov	w2, wzr
  4044e8:	bl	401b90 <fseek@plt>
  4044ec:	cmn	w0, #0x1
  4044f0:	b.eq	40443c <ferror@plt+0x266c>  // b.none
  4044f4:	add	x0, x24, #0x1
  4044f8:	bl	401ad0 <xmalloc@plt>
  4044fc:	mov	w1, #0x1                   	// #1
  404500:	mov	x2, x24
  404504:	mov	x3, x22
  404508:	mov	x23, x0
  40450c:	bl	401be0 <fread_unlocked@plt>
  404510:	mov	x25, x0
  404514:	cmp	x0, x24
  404518:	b.ne	404430 <ferror@plt+0x2660>  // b.any
  40451c:	mov	x0, x23
  404520:	strb	wzr, [x23, x25]
  404524:	bl	40466c <ferror@plt+0x289c>
  404528:	cbz	w0, 404540 <ferror@plt+0x2770>
  40452c:	mov	w0, #0x8                   	// #8
  404530:	bl	401ad0 <xmalloc@plt>
  404534:	mov	x24, x0
  404538:	str	xzr, [x0]
  40453c:	b	40454c <ferror@plt+0x277c>
  404540:	mov	x0, x23
  404544:	bl	4040b8 <ferror@plt+0x22e8>
  404548:	mov	x24, x0
  40454c:	ldr	x0, [x19]
  404550:	ldr	x8, [sp]
  404554:	cmp	x0, x8
  404558:	b.ne	404564 <ferror@plt+0x2794>  // b.any
  40455c:	bl	403ff4 <ferror@plt+0x2224>
  404560:	str	x0, [x19]
  404564:	mov	x9, xzr
  404568:	sxtw	x8, w26
  40456c:	str	x23, [sp, #8]
  404570:	ldr	x10, [x24, x9, lsl #3]
  404574:	mov	x21, x9
  404578:	add	x9, x9, #0x1
  40457c:	cbnz	x10, 404570 <ferror@plt+0x27a0>
  404580:	ldr	x9, [x19]
  404584:	lsl	x23, x8, #3
  404588:	ldr	x0, [x9, x23]
  40458c:	bl	401c40 <free@plt>
  404590:	ldrsw	x8, [x20]
  404594:	ldr	x0, [x19]
  404598:	add	x8, x21, x8
  40459c:	lsl	x8, x8, #3
  4045a0:	add	x1, x8, #0x8
  4045a4:	bl	401a70 <xrealloc@plt>
  4045a8:	str	x0, [x19]
  4045ac:	ldr	w9, [x20]
  4045b0:	add	x8, x0, x23
  4045b4:	lsl	x25, x21, #3
  4045b8:	add	x0, x8, x25
  4045bc:	add	x1, x8, #0x8
  4045c0:	sub	w8, w9, w26
  4045c4:	sbfiz	x2, x8, #3, #32
  4045c8:	bl	401950 <memmove@plt>
  4045cc:	ldr	x8, [x19]
  4045d0:	mov	x1, x24
  4045d4:	mov	x2, x25
  4045d8:	add	x0, x8, x23
  4045dc:	bl	401940 <memcpy@plt>
  4045e0:	ldr	w8, [x20]
  4045e4:	mov	x0, x24
  4045e8:	add	w8, w21, w8
  4045ec:	sub	w8, w8, #0x1
  4045f0:	str	w8, [x20]
  4045f4:	bl	401c40 <free@plt>
  4045f8:	ldr	x0, [sp, #8]
  4045fc:	bl	401c40 <free@plt>
  404600:	adrp	x21, 404000 <ferror@plt+0x2230>
  404604:	add	x21, x21, #0xed1
  404608:	b	404440 <ferror@plt+0x2670>
  40460c:	ldp	x20, x19, [sp, #224]
  404610:	ldp	x22, x21, [sp, #208]
  404614:	ldp	x24, x23, [sp, #192]
  404618:	ldp	x26, x25, [sp, #176]
  40461c:	ldp	x28, x27, [sp, #160]
  404620:	ldp	x29, x30, [sp, #144]
  404624:	add	sp, sp, #0xf0
  404628:	ret
  40462c:	adrp	x9, 415000 <ferror@plt+0x13230>
  404630:	ldr	x9, [x9, #4048]
  404634:	ldr	x2, [x8]
  404638:	adrp	x1, 405000 <ferror@plt+0x3230>
  40463c:	add	x1, x1, #0x386
  404640:	b	40465c <ferror@plt+0x288c>
  404644:	adrp	x9, 415000 <ferror@plt+0x13230>
  404648:	ldr	x8, [x19]
  40464c:	ldr	x9, [x9, #4048]
  404650:	adrp	x1, 405000 <ferror@plt+0x3230>
  404654:	add	x1, x1, #0x3af
  404658:	ldr	x2, [x8]
  40465c:	ldr	x0, [x9]
  404660:	bl	401db0 <fprintf@plt>
  404664:	mov	w0, #0x1                   	// #1
  404668:	bl	401cb0 <xexit@plt>
  40466c:	ldrb	w10, [x0]
  404670:	mov	x8, x0
  404674:	cmp	x10, #0x0
  404678:	cset	w0, eq  // eq = none
  40467c:	cbz	x10, 4046b0 <ferror@plt+0x28e0>
  404680:	adrp	x9, 415000 <ferror@plt+0x13230>
  404684:	ldr	x9, [x9, #4056]
  404688:	ldrh	w10, [x9, x10, lsl #1]
  40468c:	tbz	w10, #6, 4046b0 <ferror@plt+0x28e0>
  404690:	add	x8, x8, #0x1
  404694:	ldrb	w10, [x8]
  404698:	cmp	x10, #0x0
  40469c:	cset	w0, eq  // eq = none
  4046a0:	cbz	x10, 4046b0 <ferror@plt+0x28e0>
  4046a4:	ldrh	w10, [x9, x10, lsl #1]
  4046a8:	add	x8, x8, #0x1
  4046ac:	tbnz	w10, #6, 404694 <ferror@plt+0x28c4>
  4046b0:	ret
  4046b4:	cbz	x0, 4046cc <ferror@plt+0x28fc>
  4046b8:	mov	x8, x0
  4046bc:	mov	w0, #0xffffffff            	// #-1
  4046c0:	ldr	x9, [x8], #8
  4046c4:	add	w0, w0, #0x1
  4046c8:	cbnz	x9, 4046c0 <ferror@plt+0x28f0>
  4046cc:	ret
  4046d0:	stp	x29, x30, [sp, #-48]!
  4046d4:	str	x21, [sp, #16]
  4046d8:	adrp	x21, 416000 <ferror@plt+0x14230>
  4046dc:	ldr	x8, [x21, #2176]
  4046e0:	stp	x20, x19, [sp, #32]
  4046e4:	mov	x29, sp
  4046e8:	cbnz	x8, 4047b0 <ferror@plt+0x29e0>
  4046ec:	adrp	x0, 405000 <ferror@plt+0x3230>
  4046f0:	add	x0, x0, #0x3d8
  4046f4:	bl	401d70 <getenv@plt>
  4046f8:	mov	x1, xzr
  4046fc:	bl	4047c4 <ferror@plt+0x29f4>
  404700:	mov	x19, x0
  404704:	adrp	x0, 405000 <ferror@plt+0x3230>
  404708:	add	x0, x0, #0x3df
  40470c:	bl	401d70 <getenv@plt>
  404710:	mov	x1, x19
  404714:	bl	4047c4 <ferror@plt+0x29f4>
  404718:	mov	x19, x0
  40471c:	adrp	x0, 405000 <ferror@plt+0x3230>
  404720:	add	x0, x0, #0x3e3
  404724:	bl	401d70 <getenv@plt>
  404728:	mov	x1, x19
  40472c:	bl	4047c4 <ferror@plt+0x29f4>
  404730:	mov	x1, x0
  404734:	adrp	x0, 405000 <ferror@plt+0x3230>
  404738:	add	x0, x0, #0x3e8
  40473c:	bl	4047c4 <ferror@plt+0x29f4>
  404740:	mov	x1, x0
  404744:	adrp	x0, 405000 <ferror@plt+0x3230>
  404748:	add	x0, x0, #0x41a
  40474c:	bl	4047c4 <ferror@plt+0x29f4>
  404750:	mov	x1, x0
  404754:	adrp	x0, 405000 <ferror@plt+0x3230>
  404758:	add	x0, x0, #0x423
  40475c:	bl	4047c4 <ferror@plt+0x29f4>
  404760:	mov	x1, x0
  404764:	adrp	x0, 405000 <ferror@plt+0x3230>
  404768:	add	x0, x0, #0x42c
  40476c:	bl	4047c4 <ferror@plt+0x29f4>
  404770:	adrp	x8, 405000 <ferror@plt+0x3230>
  404774:	add	x8, x8, #0x3ed
  404778:	cmp	x0, #0x0
  40477c:	csel	x19, x8, x0, eq  // eq = none
  404780:	mov	x0, x19
  404784:	bl	401970 <strlen@plt>
  404788:	mov	x20, x0
  40478c:	add	w0, w20, #0x2
  404790:	bl	401ad0 <xmalloc@plt>
  404794:	mov	x1, x19
  404798:	bl	401c90 <strcpy@plt>
  40479c:	mov	w8, #0x2f                  	// #47
  4047a0:	add	w9, w20, #0x1
  4047a4:	strb	w8, [x0, w20, uxtw]
  4047a8:	strb	wzr, [x0, w9, uxtw]
  4047ac:	str	x0, [x21, #2176]
  4047b0:	ldr	x0, [x21, #2176]
  4047b4:	ldp	x20, x19, [sp, #32]
  4047b8:	ldr	x21, [sp, #16]
  4047bc:	ldp	x29, x30, [sp], #48
  4047c0:	ret
  4047c4:	stp	x29, x30, [sp, #-32]!
  4047c8:	str	x19, [sp, #16]
  4047cc:	mov	x29, sp
  4047d0:	cbnz	x1, 4047f4 <ferror@plt+0x2a24>
  4047d4:	mov	x19, x0
  4047d8:	cbz	x0, 4047f0 <ferror@plt+0x2a20>
  4047dc:	mov	w1, #0x7                   	// #7
  4047e0:	mov	x0, x19
  4047e4:	bl	401bb0 <access@plt>
  4047e8:	mov	x1, x19
  4047ec:	cbz	w0, 4047f4 <ferror@plt+0x2a24>
  4047f0:	mov	x1, xzr
  4047f4:	ldr	x19, [sp, #16]
  4047f8:	mov	x0, x1
  4047fc:	ldp	x29, x30, [sp], #32
  404800:	ret
  404804:	stp	x29, x30, [sp, #-80]!
  404808:	str	x25, [sp, #16]
  40480c:	stp	x24, x23, [sp, #32]
  404810:	stp	x22, x21, [sp, #48]
  404814:	stp	x20, x19, [sp, #64]
  404818:	mov	x29, sp
  40481c:	mov	x20, x1
  404820:	mov	x21, x0
  404824:	bl	4046d0 <ferror@plt+0x2900>
  404828:	adrp	x8, 405000 <ferror@plt+0x3230>
  40482c:	add	x8, x8, #0x3ef
  404830:	cmp	x21, #0x0
  404834:	adrp	x9, 404000 <ferror@plt+0x2230>
  404838:	add	x9, x9, #0xe46
  40483c:	csel	x21, x8, x21, eq  // eq = none
  404840:	cmp	x20, #0x0
  404844:	mov	x19, x0
  404848:	csel	x22, x9, x20, eq  // eq = none
  40484c:	bl	401970 <strlen@plt>
  404850:	mov	x20, x0
  404854:	mov	x0, x21
  404858:	bl	401970 <strlen@plt>
  40485c:	mov	x23, x0
  404860:	mov	x0, x22
  404864:	bl	401970 <strlen@plt>
  404868:	sxtw	x25, w20
  40486c:	sxtw	x23, w23
  404870:	mov	x24, x0
  404874:	add	x8, x25, x23
  404878:	add	x8, x8, w24, sxtw
  40487c:	add	x0, x8, #0x7
  404880:	bl	401ad0 <xmalloc@plt>
  404884:	mov	x1, x19
  404888:	mov	x20, x0
  40488c:	bl	401c90 <strcpy@plt>
  404890:	add	x0, x20, x25
  404894:	mov	x1, x21
  404898:	bl	401c90 <strcpy@plt>
  40489c:	add	x8, x0, x23
  4048a0:	mov	w9, #0x5858                	// #22616
  4048a4:	mov	w10, #0x5858                	// #22616
  4048a8:	movk	w9, #0x58, lsl #16
  4048ac:	movk	w10, #0x5858, lsl #16
  4048b0:	add	x0, x8, #0x6
  4048b4:	mov	x1, x22
  4048b8:	stur	w9, [x8, #3]
  4048bc:	str	w10, [x8]
  4048c0:	bl	401c90 <strcpy@plt>
  4048c4:	mov	x0, x20
  4048c8:	mov	w1, w24
  4048cc:	bl	401960 <mkstemps@plt>
  4048d0:	cmn	w0, #0x1
  4048d4:	b.eq	4048fc <ferror@plt+0x2b2c>  // b.none
  4048d8:	bl	401b30 <close@plt>
  4048dc:	cbnz	w0, 40492c <ferror@plt+0x2b5c>
  4048e0:	mov	x0, x20
  4048e4:	ldp	x20, x19, [sp, #64]
  4048e8:	ldp	x22, x21, [sp, #48]
  4048ec:	ldp	x24, x23, [sp, #32]
  4048f0:	ldr	x25, [sp, #16]
  4048f4:	ldp	x29, x30, [sp], #80
  4048f8:	ret
  4048fc:	adrp	x8, 415000 <ferror@plt+0x13230>
  404900:	ldr	x8, [x8, #4048]
  404904:	ldr	x20, [x8]
  404908:	bl	401d60 <__errno_location@plt>
  40490c:	ldr	w0, [x0]
  404910:	bl	401b20 <strerror@plt>
  404914:	adrp	x1, 405000 <ferror@plt+0x3230>
  404918:	mov	x3, x0
  40491c:	add	x1, x1, #0x3f2
  404920:	mov	x0, x20
  404924:	mov	x2, x19
  404928:	bl	401db0 <fprintf@plt>
  40492c:	bl	401ba0 <abort@plt>
  404930:	stp	x29, x30, [sp, #-16]!
  404934:	mov	x1, x0
  404938:	mov	x0, xzr
  40493c:	mov	x29, sp
  404940:	bl	404804 <ferror@plt+0x2a34>
  404944:	ldp	x29, x30, [sp], #16
  404948:	ret
  40494c:	nop
  404950:	stp	x29, x30, [sp, #-64]!
  404954:	mov	x29, sp
  404958:	stp	x19, x20, [sp, #16]
  40495c:	adrp	x20, 415000 <ferror@plt+0x13230>
  404960:	add	x20, x20, #0xdb0
  404964:	stp	x21, x22, [sp, #32]
  404968:	adrp	x21, 415000 <ferror@plt+0x13230>
  40496c:	add	x21, x21, #0xda8
  404970:	sub	x20, x20, x21
  404974:	mov	w22, w0
  404978:	stp	x23, x24, [sp, #48]
  40497c:	mov	x23, x1
  404980:	mov	x24, x2
  404984:	bl	401908 <memcpy@plt-0x38>
  404988:	cmp	xzr, x20, asr #3
  40498c:	b.eq	4049b8 <ferror@plt+0x2be8>  // b.none
  404990:	asr	x20, x20, #3
  404994:	mov	x19, #0x0                   	// #0
  404998:	ldr	x3, [x21, x19, lsl #3]
  40499c:	mov	x2, x24
  4049a0:	add	x19, x19, #0x1
  4049a4:	mov	x1, x23
  4049a8:	mov	w0, w22
  4049ac:	blr	x3
  4049b0:	cmp	x20, x19
  4049b4:	b.ne	404998 <ferror@plt+0x2bc8>  // b.any
  4049b8:	ldp	x19, x20, [sp, #16]
  4049bc:	ldp	x21, x22, [sp, #32]
  4049c0:	ldp	x23, x24, [sp, #48]
  4049c4:	ldp	x29, x30, [sp], #64
  4049c8:	ret
  4049cc:	nop
  4049d0:	ret
  4049d4:	nop
  4049d8:	mov	x2, x1
  4049dc:	mov	x1, x0
  4049e0:	mov	w0, #0x0                   	// #0
  4049e4:	b	401d90 <__xstat@plt>

Disassembly of section .fini:

00000000004049e8 <.fini>:
  4049e8:	stp	x29, x30, [sp, #-16]!
  4049ec:	mov	x29, sp
  4049f0:	ldp	x29, x30, [sp], #16
  4049f4:	ret
