
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cac0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a68  0800cbd0  0800cbd0  0000dbd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d638  0800d638  0000e638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800d640  0800d640  0000e640  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800d648  0800d648  0000e648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006e0  20000000  0800d64c  0000f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000978  200006e0  0800dd2c  0000f6e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001058  0800dd2c  00010058  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  0000f6e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00011016  00000000  00000000  0000f709  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003b4a  00000000  00000000  0002071f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001468  00000000  00000000  00024270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000f75  00000000  00000000  000256d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00005938  00000000  00000000  0002664d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000174cf  00000000  00000000  0002bf85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00082b5c  00000000  00000000  00043454  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  000c5fb0  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006a28  00000000  00000000  000c5ff4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004d  00000000  00000000  000cca1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200006e0 	.word	0x200006e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800cbb8 	.word	0x0800cbb8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200006e4 	.word	0x200006e4
 800014c:	0800cbb8 	.word	0x0800cbb8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9b3 	b.w	8000e10 <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b968 	b.w	8000e10 <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9d08      	ldr	r5, [sp, #32]
 8000b5e:	460c      	mov	r4, r1
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d14e      	bne.n	8000c02 <__udivmoddi4+0xaa>
 8000b64:	4694      	mov	ip, r2
 8000b66:	458c      	cmp	ip, r1
 8000b68:	4686      	mov	lr, r0
 8000b6a:	fab2 f282 	clz	r2, r2
 8000b6e:	d962      	bls.n	8000c36 <__udivmoddi4+0xde>
 8000b70:	b14a      	cbz	r2, 8000b86 <__udivmoddi4+0x2e>
 8000b72:	f1c2 0320 	rsb	r3, r2, #32
 8000b76:	4091      	lsls	r1, r2
 8000b78:	fa20 f303 	lsr.w	r3, r0, r3
 8000b7c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b80:	4319      	orrs	r1, r3
 8000b82:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b86:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b8a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b8e:	fb07 1114 	mls	r1, r7, r4, r1
 8000b92:	fa1f f68c 	uxth.w	r6, ip
 8000b96:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b9e:	fb04 f106 	mul.w	r1, r4, r6
 8000ba2:	4299      	cmp	r1, r3
 8000ba4:	d90a      	bls.n	8000bbc <__udivmoddi4+0x64>
 8000ba6:	eb1c 0303 	adds.w	r3, ip, r3
 8000baa:	f104 30ff 	add.w	r0, r4, #4294967295
 8000bae:	f080 8110 	bcs.w	8000dd2 <__udivmoddi4+0x27a>
 8000bb2:	4299      	cmp	r1, r3
 8000bb4:	f240 810d 	bls.w	8000dd2 <__udivmoddi4+0x27a>
 8000bb8:	3c02      	subs	r4, #2
 8000bba:	4463      	add	r3, ip
 8000bbc:	1a59      	subs	r1, r3, r1
 8000bbe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bc2:	fb07 1110 	mls	r1, r7, r0, r1
 8000bc6:	fb00 f606 	mul.w	r6, r0, r6
 8000bca:	fa1f f38e 	uxth.w	r3, lr
 8000bce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bd2:	429e      	cmp	r6, r3
 8000bd4:	d90a      	bls.n	8000bec <__udivmoddi4+0x94>
 8000bd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bda:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bde:	f080 80fa 	bcs.w	8000dd6 <__udivmoddi4+0x27e>
 8000be2:	429e      	cmp	r6, r3
 8000be4:	f240 80f7 	bls.w	8000dd6 <__udivmoddi4+0x27e>
 8000be8:	4463      	add	r3, ip
 8000bea:	3802      	subs	r0, #2
 8000bec:	2100      	movs	r1, #0
 8000bee:	1b9b      	subs	r3, r3, r6
 8000bf0:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000bf4:	b11d      	cbz	r5, 8000bfe <__udivmoddi4+0xa6>
 8000bf6:	40d3      	lsrs	r3, r2
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	e9c5 3200 	strd	r3, r2, [r5]
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d905      	bls.n	8000c12 <__udivmoddi4+0xba>
 8000c06:	b10d      	cbz	r5, 8000c0c <__udivmoddi4+0xb4>
 8000c08:	e9c5 0100 	strd	r0, r1, [r5]
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	4608      	mov	r0, r1
 8000c10:	e7f5      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000c12:	fab3 f183 	clz	r1, r3
 8000c16:	2900      	cmp	r1, #0
 8000c18:	d146      	bne.n	8000ca8 <__udivmoddi4+0x150>
 8000c1a:	42a3      	cmp	r3, r4
 8000c1c:	d302      	bcc.n	8000c24 <__udivmoddi4+0xcc>
 8000c1e:	4290      	cmp	r0, r2
 8000c20:	f0c0 80ee 	bcc.w	8000e00 <__udivmoddi4+0x2a8>
 8000c24:	1a86      	subs	r6, r0, r2
 8000c26:	eb64 0303 	sbc.w	r3, r4, r3
 8000c2a:	2001      	movs	r0, #1
 8000c2c:	2d00      	cmp	r5, #0
 8000c2e:	d0e6      	beq.n	8000bfe <__udivmoddi4+0xa6>
 8000c30:	e9c5 6300 	strd	r6, r3, [r5]
 8000c34:	e7e3      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000c36:	2a00      	cmp	r2, #0
 8000c38:	f040 808f 	bne.w	8000d5a <__udivmoddi4+0x202>
 8000c3c:	eba1 040c 	sub.w	r4, r1, ip
 8000c40:	2101      	movs	r1, #1
 8000c42:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c46:	fa1f f78c 	uxth.w	r7, ip
 8000c4a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c4e:	fb08 4416 	mls	r4, r8, r6, r4
 8000c52:	fb07 f006 	mul.w	r0, r7, r6
 8000c56:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c5a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c5e:	4298      	cmp	r0, r3
 8000c60:	d908      	bls.n	8000c74 <__udivmoddi4+0x11c>
 8000c62:	eb1c 0303 	adds.w	r3, ip, r3
 8000c66:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c6a:	d202      	bcs.n	8000c72 <__udivmoddi4+0x11a>
 8000c6c:	4298      	cmp	r0, r3
 8000c6e:	f200 80cb 	bhi.w	8000e08 <__udivmoddi4+0x2b0>
 8000c72:	4626      	mov	r6, r4
 8000c74:	1a1c      	subs	r4, r3, r0
 8000c76:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c7a:	fb08 4410 	mls	r4, r8, r0, r4
 8000c7e:	fb00 f707 	mul.w	r7, r0, r7
 8000c82:	fa1f f38e 	uxth.w	r3, lr
 8000c86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c8a:	429f      	cmp	r7, r3
 8000c8c:	d908      	bls.n	8000ca0 <__udivmoddi4+0x148>
 8000c8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c92:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c96:	d202      	bcs.n	8000c9e <__udivmoddi4+0x146>
 8000c98:	429f      	cmp	r7, r3
 8000c9a:	f200 80ae 	bhi.w	8000dfa <__udivmoddi4+0x2a2>
 8000c9e:	4620      	mov	r0, r4
 8000ca0:	1bdb      	subs	r3, r3, r7
 8000ca2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca6:	e7a5      	b.n	8000bf4 <__udivmoddi4+0x9c>
 8000ca8:	f1c1 0720 	rsb	r7, r1, #32
 8000cac:	408b      	lsls	r3, r1
 8000cae:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cb2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cb6:	fa24 f607 	lsr.w	r6, r4, r7
 8000cba:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cbe:	fbb6 f8f9 	udiv	r8, r6, r9
 8000cc2:	fa1f fe8c 	uxth.w	lr, ip
 8000cc6:	fb09 6618 	mls	r6, r9, r8, r6
 8000cca:	fa20 f307 	lsr.w	r3, r0, r7
 8000cce:	408c      	lsls	r4, r1
 8000cd0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cd4:	fb08 f00e 	mul.w	r0, r8, lr
 8000cd8:	431c      	orrs	r4, r3
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000ce0:	4298      	cmp	r0, r3
 8000ce2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ce6:	d90a      	bls.n	8000cfe <__udivmoddi4+0x1a6>
 8000ce8:	eb1c 0303 	adds.w	r3, ip, r3
 8000cec:	f108 36ff 	add.w	r6, r8, #4294967295
 8000cf0:	f080 8081 	bcs.w	8000df6 <__udivmoddi4+0x29e>
 8000cf4:	4298      	cmp	r0, r3
 8000cf6:	d97e      	bls.n	8000df6 <__udivmoddi4+0x29e>
 8000cf8:	f1a8 0802 	sub.w	r8, r8, #2
 8000cfc:	4463      	add	r3, ip
 8000cfe:	1a1e      	subs	r6, r3, r0
 8000d00:	fbb6 f3f9 	udiv	r3, r6, r9
 8000d04:	fb09 6613 	mls	r6, r9, r3, r6
 8000d08:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d0c:	b2a4      	uxth	r4, r4
 8000d0e:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000d12:	45a6      	cmp	lr, r4
 8000d14:	d908      	bls.n	8000d28 <__udivmoddi4+0x1d0>
 8000d16:	eb1c 0404 	adds.w	r4, ip, r4
 8000d1a:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d1e:	d266      	bcs.n	8000dee <__udivmoddi4+0x296>
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	d964      	bls.n	8000dee <__udivmoddi4+0x296>
 8000d24:	3b02      	subs	r3, #2
 8000d26:	4464      	add	r4, ip
 8000d28:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d2c:	fba0 8302 	umull	r8, r3, r0, r2
 8000d30:	eba4 040e 	sub.w	r4, r4, lr
 8000d34:	429c      	cmp	r4, r3
 8000d36:	46c6      	mov	lr, r8
 8000d38:	461e      	mov	r6, r3
 8000d3a:	d350      	bcc.n	8000dde <__udivmoddi4+0x286>
 8000d3c:	d04d      	beq.n	8000dda <__udivmoddi4+0x282>
 8000d3e:	b155      	cbz	r5, 8000d56 <__udivmoddi4+0x1fe>
 8000d40:	ebba 030e 	subs.w	r3, sl, lr
 8000d44:	eb64 0406 	sbc.w	r4, r4, r6
 8000d48:	fa04 f707 	lsl.w	r7, r4, r7
 8000d4c:	40cb      	lsrs	r3, r1
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	40cc      	lsrs	r4, r1
 8000d52:	e9c5 7400 	strd	r7, r4, [r5]
 8000d56:	2100      	movs	r1, #0
 8000d58:	e751      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	f1c2 0320 	rsb	r3, r2, #32
 8000d62:	40d9      	lsrs	r1, r3
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d70:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d74:	fb08 1110 	mls	r1, r8, r0, r1
 8000d78:	4094      	lsls	r4, r2
 8000d7a:	431c      	orrs	r4, r3
 8000d7c:	fa1f f78c 	uxth.w	r7, ip
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d86:	fb00 f107 	mul.w	r1, r0, r7
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	d908      	bls.n	8000da0 <__udivmoddi4+0x248>
 8000d8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d92:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d96:	d22c      	bcs.n	8000df2 <__udivmoddi4+0x29a>
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	d92a      	bls.n	8000df2 <__udivmoddi4+0x29a>
 8000d9c:	3802      	subs	r0, #2
 8000d9e:	4463      	add	r3, ip
 8000da0:	1a5b      	subs	r3, r3, r1
 8000da2:	fbb3 f1f8 	udiv	r1, r3, r8
 8000da6:	fb08 3311 	mls	r3, r8, r1, r3
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db0:	fb01 f307 	mul.w	r3, r1, r7
 8000db4:	42a3      	cmp	r3, r4
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x272>
 8000db8:	eb1c 0404 	adds.w	r4, ip, r4
 8000dbc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000dc0:	d213      	bcs.n	8000dea <__udivmoddi4+0x292>
 8000dc2:	42a3      	cmp	r3, r4
 8000dc4:	d911      	bls.n	8000dea <__udivmoddi4+0x292>
 8000dc6:	3902      	subs	r1, #2
 8000dc8:	4464      	add	r4, ip
 8000dca:	1ae4      	subs	r4, r4, r3
 8000dcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000dd0:	e73b      	b.n	8000c4a <__udivmoddi4+0xf2>
 8000dd2:	4604      	mov	r4, r0
 8000dd4:	e6f2      	b.n	8000bbc <__udivmoddi4+0x64>
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e708      	b.n	8000bec <__udivmoddi4+0x94>
 8000dda:	45c2      	cmp	sl, r8
 8000ddc:	d2af      	bcs.n	8000d3e <__udivmoddi4+0x1e6>
 8000dde:	ebb8 0e02 	subs.w	lr, r8, r2
 8000de2:	eb63 060c 	sbc.w	r6, r3, ip
 8000de6:	3801      	subs	r0, #1
 8000de8:	e7a9      	b.n	8000d3e <__udivmoddi4+0x1e6>
 8000dea:	4631      	mov	r1, r6
 8000dec:	e7ed      	b.n	8000dca <__udivmoddi4+0x272>
 8000dee:	4603      	mov	r3, r0
 8000df0:	e79a      	b.n	8000d28 <__udivmoddi4+0x1d0>
 8000df2:	4630      	mov	r0, r6
 8000df4:	e7d4      	b.n	8000da0 <__udivmoddi4+0x248>
 8000df6:	46b0      	mov	r8, r6
 8000df8:	e781      	b.n	8000cfe <__udivmoddi4+0x1a6>
 8000dfa:	4463      	add	r3, ip
 8000dfc:	3802      	subs	r0, #2
 8000dfe:	e74f      	b.n	8000ca0 <__udivmoddi4+0x148>
 8000e00:	4606      	mov	r6, r0
 8000e02:	4623      	mov	r3, r4
 8000e04:	4608      	mov	r0, r1
 8000e06:	e711      	b.n	8000c2c <__udivmoddi4+0xd4>
 8000e08:	3e02      	subs	r6, #2
 8000e0a:	4463      	add	r3, ip
 8000e0c:	e732      	b.n	8000c74 <__udivmoddi4+0x11c>
 8000e0e:	bf00      	nop

08000e10 <__aeabi_idiv0>:
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop

08000e14 <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un m�me num�ro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b088      	sub	sp, #32
 8000e18:	af02      	add	r7, sp, #8
 8000e1a:	60f8      	str	r0, [r7, #12]
 8000e1c:	60b9      	str	r1, [r7, #8]
 8000e1e:	603b      	str	r3, [r7, #0]
 8000e20:	4613      	mov	r3, r2
 8000e22:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 8000e24:	2301      	movs	r3, #1
 8000e26:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8000e28:	2300      	movs	r3, #0
 8000e2a:	75bb      	strb	r3, [r7, #22]
 8000e2c:	e04c      	b.n	8000ec8 <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 8000e2e:	7dbb      	ldrb	r3, [r7, #22]
 8000e30:	4a29      	ldr	r2, [pc, #164]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e32:	015b      	lsls	r3, r3, #5
 8000e34:	4413      	add	r3, r2
 8000e36:	330e      	adds	r3, #14
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d141      	bne.n	8000ec2 <HCSR04_add+0xae>
		{
			//on a trouv� une case libre.
			*id = i;
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	7dba      	ldrb	r2, [r7, #22]
 8000e42:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 8000e44:	7dbb      	ldrb	r3, [r7, #22]
 8000e46:	4a24      	ldr	r2, [pc, #144]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e48:	015b      	lsls	r3, r3, #5
 8000e4a:	4413      	add	r3, r2
 8000e4c:	330e      	adds	r3, #14
 8000e4e:	2201      	movs	r2, #1
 8000e50:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 8000e52:	7dbb      	ldrb	r3, [r7, #22]
 8000e54:	4a20      	ldr	r2, [pc, #128]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e56:	015b      	lsls	r3, r3, #5
 8000e58:	4413      	add	r3, r2
 8000e5a:	68ba      	ldr	r2, [r7, #8]
 8000e5c:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 8000e5e:	7dbb      	ldrb	r3, [r7, #22]
 8000e60:	4a1d      	ldr	r2, [pc, #116]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e62:	015b      	lsls	r3, r3, #5
 8000e64:	4413      	add	r3, r2
 8000e66:	3304      	adds	r3, #4
 8000e68:	88fa      	ldrh	r2, [r7, #6]
 8000e6a:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 8000e6c:	7dbb      	ldrb	r3, [r7, #22]
 8000e6e:	4a1a      	ldr	r2, [pc, #104]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e70:	015b      	lsls	r3, r3, #5
 8000e72:	4413      	add	r3, r2
 8000e74:	3308      	adds	r3, #8
 8000e76:	683a      	ldr	r2, [r7, #0]
 8000e78:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 8000e7a:	7dbb      	ldrb	r3, [r7, #22]
 8000e7c:	4a16      	ldr	r2, [pc, #88]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e7e:	015b      	lsls	r3, r3, #5
 8000e80:	4413      	add	r3, r2
 8000e82:	330c      	adds	r3, #12
 8000e84:	8c3a      	ldrh	r2, [r7, #32]
 8000e86:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 8000e88:	8c39      	ldrh	r1, [r7, #32]
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	9300      	str	r3, [sp, #0]
 8000e8e:	2302      	movs	r3, #2
 8000e90:	4a12      	ldr	r2, [pc, #72]	@ (8000edc <HCSR04_add+0xc8>)
 8000e92:	6838      	ldr	r0, [r7, #0]
 8000e94:	f000 fda4 	bl	80019e0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8000e98:	88f9      	ldrh	r1, [r7, #6]
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	9300      	str	r3, [sp, #0]
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	68b8      	ldr	r0, [r7, #8]
 8000ea4:	f000 fd9c 	bl	80019e0 <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 8000ea8:	8c3b      	ldrh	r3, [r7, #32]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f000 fbea 	bl	8001684 <EXTI_gpiopin_to_pin_number>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	480a      	ldr	r0, [pc, #40]	@ (8000ee0 <HCSR04_add+0xcc>)
 8000eb8:	f000 fb7c 	bl	80015b4 <EXTIT_set_callback>
			ret = HAL_OK;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	75fb      	strb	r3, [r7, #23]
			break;
 8000ec0:	e005      	b.n	8000ece <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8000ec2:	7dbb      	ldrb	r3, [r7, #22]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	75bb      	strb	r3, [r7, #22]
 8000ec8:	7dbb      	ldrb	r3, [r7, #22]
 8000eca:	2b04      	cmp	r3, #4
 8000ecc:	d9af      	bls.n	8000e2e <HCSR04_add+0x1a>
		}
	}

	return ret;
 8000ece:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3718      	adds	r7, #24
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	200006fc 	.word	0x200006fc
 8000edc:	10310000 	.word	0x10310000
 8000ee0:	08000f25 	.word	0x08000f25

08000ee4 <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	4a0a      	ldr	r2, [pc, #40]	@ (8000f1c <HCSR04_run_measure+0x38>)
 8000ef2:	015b      	lsls	r3, r3, #5
 8000ef4:	4413      	add	r3, r2
 8000ef6:	330e      	adds	r3, #14
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d009      	beq.n	8000f12 <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 8000efe:	4b08      	ldr	r3, [pc, #32]	@ (8000f20 <HCSR04_run_measure+0x3c>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d101      	bne.n	8000f0a <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 8000f06:	f000 f8e1 	bl	80010cc <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f000 f881 	bl	8001014 <HCSR04_trig>
	}
}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	200006fc 	.word	0x200006fc
 8000f20:	2000079c 	.word	0x2000079c

08000f24 <HCSR04_callback>:

/*
 * @brief Fonction de callback devant �tre appel�e uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 8000f24:	b590      	push	{r4, r7, lr}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8000f2e:	2300      	movs	r3, #0
 8000f30:	73fb      	strb	r3, [r7, #15]
 8000f32:	e063      	b.n	8000ffc <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv� !
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	4a36      	ldr	r2, [pc, #216]	@ (8001010 <HCSR04_callback+0xec>)
 8000f38:	015b      	lsls	r3, r3, #5
 8000f3a:	4413      	add	r3, r2
 8000f3c:	330c      	adds	r3, #12
 8000f3e:	881b      	ldrh	r3, [r3, #0]
 8000f40:	88fa      	ldrh	r2, [r7, #6]
 8000f42:	429a      	cmp	r2, r3
 8000f44:	d157      	bne.n	8000ff6 <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 8000f46:	7bfb      	ldrb	r3, [r7, #15]
 8000f48:	4a31      	ldr	r2, [pc, #196]	@ (8001010 <HCSR04_callback+0xec>)
 8000f4a:	015b      	lsls	r3, r3, #5
 8000f4c:	4413      	add	r3, r2
 8000f4e:	330e      	adds	r3, #14
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	2b03      	cmp	r3, #3
 8000f54:	d123      	bne.n	8000f9e <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
 8000f58:	4a2d      	ldr	r2, [pc, #180]	@ (8001010 <HCSR04_callback+0xec>)
 8000f5a:	015b      	lsls	r3, r3, #5
 8000f5c:	4413      	add	r3, r2
 8000f5e:	3308      	adds	r3, #8
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	7bfb      	ldrb	r3, [r7, #15]
 8000f64:	492a      	ldr	r1, [pc, #168]	@ (8001010 <HCSR04_callback+0xec>)
 8000f66:	015b      	lsls	r3, r3, #5
 8000f68:	440b      	add	r3, r1
 8000f6a:	330c      	adds	r3, #12
 8000f6c:	881b      	ldrh	r3, [r3, #0]
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4610      	mov	r0, r2
 8000f72:	f003 fd37 	bl	80049e4 <HAL_GPIO_ReadPin>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b01      	cmp	r3, #1
 8000f7a:	d143      	bne.n	8001004 <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 8000f7c:	7bfc      	ldrb	r4, [r7, #15]
 8000f7e:	f000 f89d 	bl	80010bc <HCSR04_ReadTimerUs>
 8000f82:	4602      	mov	r2, r0
 8000f84:	4922      	ldr	r1, [pc, #136]	@ (8001010 <HCSR04_callback+0xec>)
 8000f86:	0163      	lsls	r3, r4, #5
 8000f88:	440b      	add	r3, r1
 8000f8a:	3318      	adds	r3, #24
 8000f8c:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 8000f8e:	7bfb      	ldrb	r3, [r7, #15]
 8000f90:	4a1f      	ldr	r2, [pc, #124]	@ (8001010 <HCSR04_callback+0xec>)
 8000f92:	015b      	lsls	r3, r3, #5
 8000f94:	4413      	add	r3, r2
 8000f96:	330e      	adds	r3, #14
 8000f98:	2204      	movs	r2, #4
 8000f9a:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 8000f9c:	e032      	b.n	8001004 <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
 8000fa0:	4a1b      	ldr	r2, [pc, #108]	@ (8001010 <HCSR04_callback+0xec>)
 8000fa2:	015b      	lsls	r3, r3, #5
 8000fa4:	4413      	add	r3, r2
 8000fa6:	330e      	adds	r3, #14
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2b04      	cmp	r3, #4
 8000fac:	d12a      	bne.n	8001004 <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 8000fae:	7bfb      	ldrb	r3, [r7, #15]
 8000fb0:	4a17      	ldr	r2, [pc, #92]	@ (8001010 <HCSR04_callback+0xec>)
 8000fb2:	015b      	lsls	r3, r3, #5
 8000fb4:	4413      	add	r3, r2
 8000fb6:	3308      	adds	r3, #8
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	4914      	ldr	r1, [pc, #80]	@ (8001010 <HCSR04_callback+0xec>)
 8000fbe:	015b      	lsls	r3, r3, #5
 8000fc0:	440b      	add	r3, r1
 8000fc2:	330c      	adds	r3, #12
 8000fc4:	881b      	ldrh	r3, [r3, #0]
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4610      	mov	r0, r2
 8000fca:	f003 fd0b 	bl	80049e4 <HAL_GPIO_ReadPin>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d117      	bne.n	8001004 <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 8000fd4:	7bfc      	ldrb	r4, [r7, #15]
 8000fd6:	f000 f871 	bl	80010bc <HCSR04_ReadTimerUs>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	490c      	ldr	r1, [pc, #48]	@ (8001010 <HCSR04_callback+0xec>)
 8000fde:	0163      	lsls	r3, r4, #5
 8000fe0:	440b      	add	r3, r1
 8000fe2:	3314      	adds	r3, #20
 8000fe4:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 8000fe6:	7bfb      	ldrb	r3, [r7, #15]
 8000fe8:	4a09      	ldr	r2, [pc, #36]	@ (8001010 <HCSR04_callback+0xec>)
 8000fea:	015b      	lsls	r3, r3, #5
 8000fec:	4413      	add	r3, r2
 8000fee:	330e      	adds	r3, #14
 8000ff0:	2205      	movs	r2, #5
 8000ff2:	701a      	strb	r2, [r3, #0]
			break;
 8000ff4:	e006      	b.n	8001004 <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8000ff6:	7bfb      	ldrb	r3, [r7, #15]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	73fb      	strb	r3, [r7, #15]
 8000ffc:	7bfb      	ldrb	r3, [r7, #15]
 8000ffe:	2b04      	cmp	r3, #4
 8001000:	d998      	bls.n	8000f34 <HCSR04_callback+0x10>
		}
	}
}
 8001002:	e000      	b.n	8001006 <HCSR04_callback+0xe2>
			break;
 8001004:	bf00      	nop
}
 8001006:	bf00      	nop
 8001008:	3714      	adds	r7, #20
 800100a:	46bd      	mov	sp, r7
 800100c:	bd90      	pop	{r4, r7, pc}
 800100e:	bf00      	nop
 8001010:	200006fc 	.word	0x200006fc

08001014 <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 8001014:	b590      	push	{r4, r7, lr}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	4a25      	ldr	r2, [pc, #148]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001022:	015b      	lsls	r3, r3, #5
 8001024:	4413      	add	r3, r2
 8001026:	330e      	adds	r3, #14
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d03f      	beq.n	80010ae <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	4a21      	ldr	r2, [pc, #132]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001032:	015b      	lsls	r3, r3, #5
 8001034:	4413      	add	r3, r2
 8001036:	330e      	adds	r3, #14
 8001038:	2202      	movs	r2, #2
 800103a:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 800103c:	79fb      	ldrb	r3, [r7, #7]
 800103e:	4a1e      	ldr	r2, [pc, #120]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001040:	015b      	lsls	r3, r3, #5
 8001042:	4413      	add	r3, r2
 8001044:	6818      	ldr	r0, [r3, #0]
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	4a1b      	ldr	r2, [pc, #108]	@ (80010b8 <HCSR04_trig+0xa4>)
 800104a:	015b      	lsls	r3, r3, #5
 800104c:	4413      	add	r3, r2
 800104e:	3304      	adds	r3, #4
 8001050:	881b      	ldrh	r3, [r3, #0]
 8001052:	2201      	movs	r2, #1
 8001054:	4619      	mov	r1, r3
 8001056:	f003 fcdc 	bl	8004a12 <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 800105a:	f000 f82f 	bl	80010bc <HCSR04_ReadTimerUs>
 800105e:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//d�lai d'au moins 10us
 8001060:	bf00      	nop
 8001062:	f000 f82b 	bl	80010bc <HCSR04_ReadTimerUs>
 8001066:	4602      	mov	r2, r0
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	2b09      	cmp	r3, #9
 800106e:	d9f8      	bls.n	8001062 <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	4a11      	ldr	r2, [pc, #68]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001074:	015b      	lsls	r3, r3, #5
 8001076:	4413      	add	r3, r2
 8001078:	6818      	ldr	r0, [r3, #0]
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	4a0e      	ldr	r2, [pc, #56]	@ (80010b8 <HCSR04_trig+0xa4>)
 800107e:	015b      	lsls	r3, r3, #5
 8001080:	4413      	add	r3, r2
 8001082:	3304      	adds	r3, #4
 8001084:	881b      	ldrh	r3, [r3, #0]
 8001086:	2200      	movs	r2, #0
 8001088:	4619      	mov	r1, r3
 800108a:	f003 fcc2 	bl	8004a12 <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	4a09      	ldr	r2, [pc, #36]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001092:	015b      	lsls	r3, r3, #5
 8001094:	4413      	add	r3, r2
 8001096:	330e      	adds	r3, #14
 8001098:	2203      	movs	r2, #3
 800109a:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 800109c:	79fc      	ldrb	r4, [r7, #7]
 800109e:	f002 fbcf 	bl	8003840 <HAL_GetTick>
 80010a2:	4602      	mov	r2, r0
 80010a4:	4904      	ldr	r1, [pc, #16]	@ (80010b8 <HCSR04_trig+0xa4>)
 80010a6:	0163      	lsls	r3, r4, #5
 80010a8:	440b      	add	r3, r1
 80010aa:	3310      	adds	r3, #16
 80010ac:	601a      	str	r2, [r3, #0]
	}
}
 80010ae:	bf00      	nop
 80010b0:	3714      	adds	r7, #20
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd90      	pop	{r4, r7, pc}
 80010b6:	bf00      	nop
 80010b8:	200006fc 	.word	0x200006fc

080010bc <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu'� 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette r�solution correspond � 0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 80010c0:	2000      	movs	r0, #0
 80010c2:	f001 f9ad 	bl	8002420 <TIMER_read>
 80010c6:	4603      	mov	r3, r0
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	bd80      	pop	{r7, pc}

080010cc <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 80010d0:	2200      	movs	r2, #0
 80010d2:	f242 7110 	movw	r1, #10000	@ 0x2710
 80010d6:	2000      	movs	r0, #0
 80010d8:	f001 f836 	bl	8002148 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 80010dc:	21a0      	movs	r1, #160	@ 0xa0
 80010de:	2000      	movs	r0, #0
 80010e0:	f001 f9d4 	bl	800248c <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 80010e4:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80010e8:	2000      	movs	r0, #0
 80010ea:	f001 f9ad 	bl	8002448 <TIMER_set_period>
	timer_is_running = TRUE;
 80010ee:	4b02      	ldr	r3, [pc, #8]	@ (80010f8 <HCSR04_RunTimerUs+0x2c>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	601a      	str	r2, [r3, #0]
}
 80010f4:	bf00      	nop
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	2000079c 	.word	0x2000079c

080010fc <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001102:	2300      	movs	r3, #0
 8001104:	71fb      	strb	r3, [r7, #7]
 8001106:	e04e      	b.n	80011a6 <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	4a2b      	ldr	r2, [pc, #172]	@ (80011b8 <HCSR04_process_main+0xbc>)
 800110c:	015b      	lsls	r3, r3, #5
 800110e:	4413      	add	r3, r2
 8001110:	330e      	adds	r3, #14
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b08      	cmp	r3, #8
 8001116:	d840      	bhi.n	800119a <HCSR04_process_main+0x9e>
 8001118:	a201      	add	r2, pc, #4	@ (adr r2, 8001120 <HCSR04_process_main+0x24>)
 800111a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800111e:	bf00      	nop
 8001120:	0800119b 	.word	0x0800119b
 8001124:	0800119b 	.word	0x0800119b
 8001128:	0800119b 	.word	0x0800119b
 800112c:	08001145 	.word	0x08001145
 8001130:	08001145 	.word	0x08001145
 8001134:	0800116d 	.word	0x0800116d
 8001138:	0800119b 	.word	0x0800119b
 800113c:	0800119b 	.word	0x0800119b
 8001140:	0800119b 	.word	0x0800119b
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 8001144:	f002 fb7c 	bl	8003840 <HAL_GetTick>
 8001148:	4602      	mov	r2, r0
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	491a      	ldr	r1, [pc, #104]	@ (80011b8 <HCSR04_process_main+0xbc>)
 800114e:	015b      	lsls	r3, r3, #5
 8001150:	440b      	add	r3, r1
 8001152:	3310      	adds	r3, #16
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	2b96      	cmp	r3, #150	@ 0x96
 800115a:	d920      	bls.n	800119e <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 800115c:	79fb      	ldrb	r3, [r7, #7]
 800115e:	4a16      	ldr	r2, [pc, #88]	@ (80011b8 <HCSR04_process_main+0xbc>)
 8001160:	015b      	lsls	r3, r3, #5
 8001162:	4413      	add	r3, r2
 8001164:	330e      	adds	r3, #14
 8001166:	2206      	movs	r2, #6
 8001168:	701a      	strb	r2, [r3, #0]
				}
				break;
 800116a:	e018      	b.n	800119e <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement re�u un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	4618      	mov	r0, r3
 8001170:	f000 f824 	bl	80011bc <HCSR04_compute_distance>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d107      	bne.n	800118a <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	4a0e      	ldr	r2, [pc, #56]	@ (80011b8 <HCSR04_process_main+0xbc>)
 800117e:	015b      	lsls	r3, r3, #5
 8001180:	4413      	add	r3, r2
 8001182:	330e      	adds	r3, #14
 8001184:	2208      	movs	r2, #8
 8001186:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 8001188:	e00a      	b.n	80011a0 <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	4a0a      	ldr	r2, [pc, #40]	@ (80011b8 <HCSR04_process_main+0xbc>)
 800118e:	015b      	lsls	r3, r3, #5
 8001190:	4413      	add	r3, r2
 8001192:	330e      	adds	r3, #14
 8001194:	2207      	movs	r2, #7
 8001196:	701a      	strb	r2, [r3, #0]
				break;
 8001198:	e002      	b.n	80011a0 <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien � faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 800119a:	bf00      	nop
 800119c:	e000      	b.n	80011a0 <HCSR04_process_main+0xa4>
				break;
 800119e:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	3301      	adds	r3, #1
 80011a4:	71fb      	strb	r3, [r7, #7]
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	2b04      	cmp	r3, #4
 80011aa:	d9ad      	bls.n	8001108 <HCSR04_process_main+0xc>
		}
	}
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	200006fc 	.word	0x200006fc

080011bc <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypoth�se tant qu'on a pas une valeur correcte.
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	4a48      	ldr	r2, [pc, #288]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80011ca:	015b      	lsls	r3, r3, #5
 80011cc:	4413      	add	r3, r2
 80011ce:	331c      	adds	r3, #28
 80011d0:	2200      	movs	r2, #0
 80011d2:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	4a45      	ldr	r2, [pc, #276]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80011d8:	015b      	lsls	r3, r3, #5
 80011da:	4413      	add	r3, r2
 80011dc:	330e      	adds	r3, #14
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b05      	cmp	r3, #5
 80011e2:	d001      	beq.n	80011e8 <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e07d      	b.n	80012e4 <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	4a40      	ldr	r2, [pc, #256]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80011ec:	015b      	lsls	r3, r3, #5
 80011ee:	4413      	add	r3, r2
 80011f0:	3314      	adds	r3, #20
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	493d      	ldr	r1, [pc, #244]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80011f8:	015b      	lsls	r3, r3, #5
 80011fa:	440b      	add	r3, r1
 80011fc:	3318      	adds	r3, #24
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	429a      	cmp	r2, r3
 8001202:	d20e      	bcs.n	8001222 <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 8001204:	79fb      	ldrb	r3, [r7, #7]
 8001206:	4a39      	ldr	r2, [pc, #228]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001208:	015b      	lsls	r3, r3, #5
 800120a:	4413      	add	r3, r2
 800120c:	3314      	adds	r3, #20
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	79fa      	ldrb	r2, [r7, #7]
 8001212:	f503 431c 	add.w	r3, r3, #39936	@ 0x9c00
 8001216:	3340      	adds	r3, #64	@ 0x40
 8001218:	4934      	ldr	r1, [pc, #208]	@ (80012ec <HCSR04_compute_distance+0x130>)
 800121a:	0152      	lsls	r2, r2, #5
 800121c:	440a      	add	r2, r1
 800121e:	3214      	adds	r2, #20
 8001220:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	4a31      	ldr	r2, [pc, #196]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001226:	015b      	lsls	r3, r3, #5
 8001228:	4413      	add	r3, r2
 800122a:	3314      	adds	r3, #20
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	492e      	ldr	r1, [pc, #184]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001232:	015b      	lsls	r3, r3, #5
 8001234:	440b      	add	r3, r1
 8001236:	3318      	adds	r3, #24
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	429a      	cmp	r2, r3
 800123c:	d201      	bcs.n	8001242 <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e050      	b.n	80012e4 <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	4a29      	ldr	r2, [pc, #164]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001246:	015b      	lsls	r3, r3, #5
 8001248:	4413      	add	r3, r2
 800124a:	3314      	adds	r3, #20
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	4926      	ldr	r1, [pc, #152]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001252:	015b      	lsls	r3, r3, #5
 8001254:	440b      	add	r3, r1
 8001256:	3318      	adds	r3, #24
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim� ici en pulses de timer purs
 800125e:	68fa      	ldr	r2, [r7, #12]
 8001260:	4613      	mov	r3, r2
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	4413      	add	r3, r2
 8001266:	015b      	lsls	r3, r3, #5
 8001268:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Fr�quence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 800126a:	f003 ffdf 	bl	800522c <HAL_RCC_GetPCLK2Freq>
 800126e:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8001270:	4b1f      	ldr	r3, [pc, #124]	@ (80012f0 <HCSR04_compute_distance+0x134>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	0adb      	lsrs	r3, r3, #11
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	2b00      	cmp	r3, #0
 800127c:	d002      	beq.n	8001284 <HCSR04_compute_distance+0xc8>
			freq *= 2;
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	60bb      	str	r3, [r7, #8]
		//Fr�quence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//fr�quence exprim�e en MHz
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	4a1b      	ldr	r2, [pc, #108]	@ (80012f4 <HCSR04_compute_distance+0x138>)
 8001288:	fba2 2303 	umull	r2, r3, r2, r3
 800128c:	0c9b      	lsrs	r3, r3, #18
 800128e:	60bb      	str	r3, [r7, #8]
	if(!freq)
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d101      	bne.n	800129a <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
 8001298:	e024      	b.n	80012e4 <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 800129a:	68fa      	ldr	r2, [r7, #12]
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a2:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 80012aa:	fb02 f303 	mul.w	r3, r2, r3
 80012ae:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	4a11      	ldr	r2, [pc, #68]	@ (80012f8 <HCSR04_compute_distance+0x13c>)
 80012b4:	fba2 2303 	umull	r2, r3, r2, r3
 80012b8:	099b      	lsrs	r3, r3, #6
 80012ba:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	085b      	lsrs	r3, r3, #1
 80012c0:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del� 5m, on consid�re que la distance n'a pas �t� acquise (ou bien est infinie)
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d901      	bls.n	80012d0 <HCSR04_compute_distance+0x114>
		distance = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	68fa      	ldr	r2, [r7, #12]
 80012d4:	b291      	uxth	r1, r2
 80012d6:	4a05      	ldr	r2, [pc, #20]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80012d8:	015b      	lsls	r3, r3, #5
 80012da:	4413      	add	r3, r2
 80012dc:	331c      	adds	r3, #28
 80012de:	460a      	mov	r2, r1
 80012e0:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 80012e2:	2300      	movs	r3, #0
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3710      	adds	r7, #16
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	200006fc 	.word	0x200006fc
 80012f0:	40021000 	.word	0x40021000
 80012f4:	431bde83 	.word	0x431bde83
 80012f8:	10624dd3 	.word	0x10624dd3

080012fc <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir �t� initialis� pr�alablement
 * @pre		distance doit �tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	6039      	str	r1, [r7, #0]
 8001306:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 8001308:	2302      	movs	r3, #2
 800130a:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	4a1b      	ldr	r2, [pc, #108]	@ (800137c <HCSR04_get_value+0x80>)
 8001310:	015b      	lsls	r3, r3, #5
 8001312:	4413      	add	r3, r2
 8001314:	330e      	adds	r3, #14
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	2b08      	cmp	r3, #8
 800131a:	d826      	bhi.n	800136a <HCSR04_get_value+0x6e>
 800131c:	a201      	add	r2, pc, #4	@ (adr r2, 8001324 <HCSR04_get_value+0x28>)
 800131e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001322:	bf00      	nop
 8001324:	08001365 	.word	0x08001365
 8001328:	08001365 	.word	0x08001365
 800132c:	0800136b 	.word	0x0800136b
 8001330:	0800136b 	.word	0x0800136b
 8001334:	0800136b 	.word	0x0800136b
 8001338:	0800136b 	.word	0x0800136b
 800133c:	0800135f 	.word	0x0800135f
 8001340:	08001365 	.word	0x08001365
 8001344:	08001349 	.word	0x08001349
	{
		case HCSR04_STATE_IDLE:	//on a re�u une distance
			*distance = sensors[id].distance;
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	4a0c      	ldr	r2, [pc, #48]	@ (800137c <HCSR04_get_value+0x80>)
 800134c:	015b      	lsls	r3, r3, #5
 800134e:	4413      	add	r3, r2
 8001350:	331c      	adds	r3, #28
 8001352:	881a      	ldrh	r2, [r3, #0]
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 8001358:	2300      	movs	r3, #0
 800135a:	73fb      	strb	r3, [r7, #15]
			break;
 800135c:	e008      	b.n	8001370 <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	73fb      	strb	r3, [r7, #15]
			break;
 8001362:	e005      	b.n	8001370 <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis�
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc� en mesure.
		case HCSR04_STATE_ERROR:						//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 8001364:	2301      	movs	r3, #1
 8001366:	73fb      	strb	r3, [r7, #15]
			break;
 8001368:	e002      	b.n	8001370 <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 800136a:	2302      	movs	r3, #2
 800136c:	73fb      	strb	r3, [r7, #15]
			break;
 800136e:	bf00      	nop
	}
	return ret;
 8001370:	7bfb      	ldrb	r3, [r7, #15]
}
 8001372:	4618      	mov	r0, r3
 8001374:	3714      	adds	r7, #20
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr
 800137c:	200006fc 	.word	0x200006fc

08001380 <PORTS_adc_init>:
 * @func	void PORTS_adc_init(void)
 * @post	A l'issue de l'excution de cette fonction, le tableau adc_id contient pour chaque canal son rang dans le tableau des valeurs mesures (adc_converted_value)
 * @post	Chaque canal non utilis comme analogique a un champ  -1 dans le tableau adc_id.
 */
static void PORTS_adc_init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b086      	sub	sp, #24
 8001384:	af02      	add	r7, sp, #8
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig;

	// Initialisation du tableau des id des convertisseurs analogique numrique. Chaque canal non utilis verra sa case  -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8001386:	2300      	movs	r3, #0
 8001388:	73fb      	strb	r3, [r7, #15]
 800138a:	e006      	b.n	800139a <PORTS_adc_init+0x1a>
		adc_id[channel] = -1;
 800138c:	7bfb      	ldrb	r3, [r7, #15]
 800138e:	4a1a      	ldr	r2, [pc, #104]	@ (80013f8 <PORTS_adc_init+0x78>)
 8001390:	21ff      	movs	r1, #255	@ 0xff
 8001392:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8001394:	7bfb      	ldrb	r3, [r7, #15]
 8001396:	3301      	adds	r3, #1
 8001398:	73fb      	strb	r3, [r7, #15]
 800139a:	7bfb      	ldrb	r3, [r7, #15]
 800139c:	2b12      	cmp	r3, #18
 800139e:	d9f5      	bls.n	800138c <PORTS_adc_init+0xc>

	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80013a0:	2307      	movs	r3, #7
 80013a2:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	607b      	str	r3, [r7, #4]

	#if	USE_AN0
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 80013a8:	2301      	movs	r3, #1
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	2300      	movs	r3, #0
 80013ae:	2203      	movs	r2, #3
 80013b0:	2101      	movs	r1, #1
 80013b2:	4812      	ldr	r0, [pc, #72]	@ (80013fc <PORTS_adc_init+0x7c>)
 80013b4:	f000 fb14 	bl	80019e0 <BSP_GPIO_PinCfg>
		adc_id[ADC_0] = (int8_t)sConfig.Rank;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	b25a      	sxtb	r2, r3
 80013bc:	4b0e      	ldr	r3, [pc, #56]	@ (80013f8 <PORTS_adc_init+0x78>)
 80013be:	701a      	strb	r2, [r3, #0]
		sConfig.Rank++;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	3301      	adds	r3, #1
 80013c4:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 80013ca:	463b      	mov	r3, r7
 80013cc:	4619      	mov	r1, r3
 80013ce:	480c      	ldr	r0, [pc, #48]	@ (8001400 <PORTS_adc_init+0x80>)
 80013d0:	f002 fc1c 	bl	8003c0c <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_16;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif
	#if	USE_AN17
		adc_id[ADC_17] = (int8_t)sConfig.Rank;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	b25a      	sxtb	r2, r3
 80013d8:	4b07      	ldr	r3, [pc, #28]	@ (80013f8 <PORTS_adc_init+0x78>)
 80013da:	745a      	strb	r2, [r3, #17]
		sConfig.Rank++;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3301      	adds	r3, #1
 80013e0:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_17;
 80013e2:	2311      	movs	r3, #17
 80013e4:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 80013e6:	463b      	mov	r3, r7
 80013e8:	4619      	mov	r1, r3
 80013ea:	4805      	ldr	r0, [pc, #20]	@ (8001400 <PORTS_adc_init+0x80>)
 80013ec:	f002 fc0e 	bl	8003c0c <HAL_ADC_ConfigChannel>
	#endif

}
 80013f0:	bf00      	nop
 80013f2:	3710      	adds	r7, #16
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	200007ec 	.word	0x200007ec
 80013fc:	40010800 	.word	0x40010800
 8001400:	20000800 	.word	0x20000800

08001404 <ADC_init>:
 * @brief	Cette fonction initialise le priphrique ADC1, ainsi que le DMA (direct memory access).
 * @func	void ADC_init(void)
 * @post	A l'issue de l'excution de cette fonction, des conversions analogiques sont menes en permanence par l'ADC... et mettent  jour un tableau adc_converted_value que l'on peut consulter.
 */
void ADC_init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0
	__HAL_RCC_ADC1_CLK_ENABLE();
 800140a:	4b4a      	ldr	r3, [pc, #296]	@ (8001534 <ADC_init+0x130>)
 800140c:	699b      	ldr	r3, [r3, #24]
 800140e:	4a49      	ldr	r2, [pc, #292]	@ (8001534 <ADC_init+0x130>)
 8001410:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001414:	6193      	str	r3, [r2, #24]
 8001416:	4b47      	ldr	r3, [pc, #284]	@ (8001534 <ADC_init+0x130>)
 8001418:	699b      	ldr	r3, [r3, #24]
 800141a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800141e:	60bb      	str	r3, [r7, #8]
 8001420:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_ADC_CONFIG(RCC_ADCPCLK2_DIV6);
 8001422:	4b44      	ldr	r3, [pc, #272]	@ (8001534 <ADC_init+0x130>)
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800142a:	4a42      	ldr	r2, [pc, #264]	@ (8001534 <ADC_init+0x130>)
 800142c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001430:	6053      	str	r3, [r2, #4]

	//Dclenchements de l'ADC par le TIMER3 (TRGO)
	TIM_HandleTypeDef * htim;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIMER_run_us(TIMER3_ID,1000, FALSE);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette priode de mesure !)
 8001432:	2200      	movs	r2, #0
 8001434:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001438:	2002      	movs	r0, #2
 800143a:	f000 fe85 	bl	8002148 <TIMER_run_us>
	htim = TIMER_get_phandler(TIMER3_ID);
 800143e:	2002      	movs	r0, #2
 8001440:	f001 fb08 	bl	8002a54 <TIMER_get_phandler>
 8001444:	6178      	str	r0, [r7, #20]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8001446:	2330      	movs	r3, #48	@ 0x30
 8001448:	60fb      	str	r3, [r7, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800144a:	2380      	movs	r3, #128	@ 0x80
 800144c:	613b      	str	r3, [r7, #16]
	HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 800144e:	f107 030c 	add.w	r3, r7, #12
 8001452:	4619      	mov	r1, r3
 8001454:	6978      	ldr	r0, [r7, #20]
 8001456:	f004 fc9b 	bl	8005d90 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(htim,TIM_EVENTSOURCE_TRIGGER);
 800145a:	2140      	movs	r1, #64	@ 0x40
 800145c:	6978      	ldr	r0, [r7, #20]
 800145e:	f004 fa39 	bl	80058d4 <HAL_TIM_GenerateEvent>
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001462:	4b35      	ldr	r3, [pc, #212]	@ (8001538 <ADC_init+0x134>)
 8001464:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001468:	61da      	str	r2, [r3, #28]

	// Initialisation de l'ADC1
	hadc.Instance = ADC1;
 800146a:	4b33      	ldr	r3, [pc, #204]	@ (8001538 <ADC_init+0x134>)
 800146c:	4a33      	ldr	r2, [pc, #204]	@ (800153c <ADC_init+0x138>)
 800146e:	601a      	str	r2, [r3, #0]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;					//Alignement a droite des donnees mesurees dans le resultat sur 16 bits.
 8001470:	4b31      	ldr	r3, [pc, #196]	@ (8001538 <ADC_init+0x134>)
 8001472:	2200      	movs	r2, #0
 8001474:	605a      	str	r2, [r3, #4]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;							//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 8001476:	4b30      	ldr	r3, [pc, #192]	@ (8001538 <ADC_init+0x134>)
 8001478:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800147c:	609a      	str	r2, [r3, #8]
	hadc.Init.ContinuousConvMode = DISABLE;						//Mode continu : ENABLE si mesures en continu. DISABLE si une seule mesure a effectuer.
 800147e:	4b2e      	ldr	r3, [pc, #184]	@ (8001538 <ADC_init+0x134>)
 8001480:	2200      	movs	r2, #0
 8001482:	60da      	str	r2, [r3, #12]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;			//Nombre de conversions a effectuer dans un cycle de mesure. (minimum 1, maximum 18).
 8001484:	4b2c      	ldr	r3, [pc, #176]	@ (8001538 <ADC_init+0x134>)
 8001486:	2202      	movs	r2, #2
 8001488:	611a      	str	r2, [r3, #16]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 800148a:	4b2b      	ldr	r3, [pc, #172]	@ (8001538 <ADC_init+0x134>)
 800148c:	2200      	movs	r2, #0
 800148e:	615a      	str	r2, [r3, #20]
	hadc.Init.NbrOfDiscConversion = 0;
 8001490:	4b29      	ldr	r3, [pc, #164]	@ (8001538 <ADC_init+0x134>)
 8001492:	2200      	movs	r2, #0
 8001494:	619a      	str	r2, [r3, #24]

	HAL_ADC_Init(&hadc);										//Initialisation de l'ADCx avec la structure remplie
 8001496:	4828      	ldr	r0, [pc, #160]	@ (8001538 <ADC_init+0x134>)
 8001498:	f002 f9dc 	bl	8003854 <HAL_ADC_Init>

	// Initialisation des ports en analogique.
	PORTS_adc_init();
 800149c:	f7ff ff70 	bl	8001380 <PORTS_adc_init>

	//Configuration du DMA.
	__HAL_RCC_DMA1_CLK_ENABLE();
 80014a0:	4b24      	ldr	r3, [pc, #144]	@ (8001534 <ADC_init+0x130>)
 80014a2:	695b      	ldr	r3, [r3, #20]
 80014a4:	4a23      	ldr	r2, [pc, #140]	@ (8001534 <ADC_init+0x130>)
 80014a6:	f043 0301 	orr.w	r3, r3, #1
 80014aa:	6153      	str	r3, [r2, #20]
 80014ac:	4b21      	ldr	r3, [pc, #132]	@ (8001534 <ADC_init+0x130>)
 80014ae:	695b      	ldr	r3, [r3, #20]
 80014b0:	f003 0301 	and.w	r3, r3, #1
 80014b4:	607b      	str	r3, [r7, #4]
 80014b6:	687b      	ldr	r3, [r7, #4]
	hdma.Instance = DMA1_Channel1;
 80014b8:	4b21      	ldr	r3, [pc, #132]	@ (8001540 <ADC_init+0x13c>)
 80014ba:	4a22      	ldr	r2, [pc, #136]	@ (8001544 <ADC_init+0x140>)
 80014bc:	601a      	str	r2, [r3, #0]
	hdma.XferCpltCallback = NULL;
 80014be:	4b20      	ldr	r3, [pc, #128]	@ (8001540 <ADC_init+0x13c>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	629a      	str	r2, [r3, #40]	@ 0x28
	hdma.XferErrorCallback = NULL;
 80014c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001540 <ADC_init+0x13c>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	631a      	str	r2, [r3, #48]	@ 0x30
	hdma.XferHalfCpltCallback = NULL;
 80014ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001540 <ADC_init+0x13c>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	62da      	str	r2, [r3, #44]	@ 0x2c
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY;				//On indique au priphrique DMA qu'il doit copier des donnes d'un priphrique vers la mmoire.
 80014d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001540 <ADC_init+0x13c>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	605a      	str	r2, [r3, #4]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;					//A chaque copie, l'adresse source des donnes n'est pas incrmente (il se sert dans le mme registre de l'ADC pour chaque nouvelle donne)
 80014d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001540 <ADC_init+0x13c>)
 80014d8:	2200      	movs	r2, #0
 80014da:	609a      	str	r2, [r3, #8]
	hdma.Init.MemInc = DMA_MINC_ENABLE;						//A chaque copie, l'adresse destination des donnes est  incrmente (il range les donnes en mmoire dans un tableau)
 80014dc:	4b18      	ldr	r3, [pc, #96]	@ (8001540 <ADC_init+0x13c>)
 80014de:	2280      	movs	r2, #128	@ 0x80
 80014e0:	60da      	str	r2, [r3, #12]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80014e2:	4b17      	ldr	r3, [pc, #92]	@ (8001540 <ADC_init+0x13c>)
 80014e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014e8:	611a      	str	r2, [r3, #16]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80014ea:	4b15      	ldr	r3, [pc, #84]	@ (8001540 <ADC_init+0x13c>)
 80014ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80014f0:	615a      	str	r2, [r3, #20]
	hdma.Init.Mode = DMA_CIRCULAR;
 80014f2:	4b13      	ldr	r3, [pc, #76]	@ (8001540 <ADC_init+0x13c>)
 80014f4:	2220      	movs	r2, #32
 80014f6:	619a      	str	r2, [r3, #24]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 80014f8:	4b11      	ldr	r3, [pc, #68]	@ (8001540 <ADC_init+0x13c>)
 80014fa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014fe:	61da      	str	r2, [r3, #28]
	HAL_DMA_Init(&hdma);
 8001500:	480f      	ldr	r0, [pc, #60]	@ (8001540 <ADC_init+0x13c>)
 8001502:	f002 fe87 	bl	8004214 <HAL_DMA_Init>

	// Association entre le handler du DMA et celui de l'ADC
	__HAL_LINKDMA(&hadc, DMA_Handle, hdma);
 8001506:	4b0c      	ldr	r3, [pc, #48]	@ (8001538 <ADC_init+0x134>)
 8001508:	4a0d      	ldr	r2, [pc, #52]	@ (8001540 <ADC_init+0x13c>)
 800150a:	621a      	str	r2, [r3, #32]
 800150c:	4b0c      	ldr	r3, [pc, #48]	@ (8001540 <ADC_init+0x13c>)
 800150e:	4a0a      	ldr	r2, [pc, #40]	@ (8001538 <ADC_init+0x134>)
 8001510:	625a      	str	r2, [r3, #36]	@ 0x24

	//Configuration des interruptions.
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001512:	2200      	movs	r2, #0
 8001514:	2100      	movs	r1, #0
 8001516:	200b      	movs	r0, #11
 8001518:	f002 fe39 	bl	800418e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);				//Si vous souhaitez activer les interruption  chaque fin de remplissage DMA... dcommentez cette ligne.
 800151c:	200b      	movs	r0, #11
 800151e:	f002 fe52 	bl	80041c6 <HAL_NVIC_EnableIRQ>

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 8001522:	2202      	movs	r2, #2
 8001524:	4908      	ldr	r1, [pc, #32]	@ (8001548 <ADC_init+0x144>)
 8001526:	4804      	ldr	r0, [pc, #16]	@ (8001538 <ADC_init+0x134>)
 8001528:	f002 fa76 	bl	8003a18 <HAL_ADC_Start_DMA>

}
 800152c:	bf00      	nop
 800152e:	3718      	adds	r7, #24
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40021000 	.word	0x40021000
 8001538:	20000800 	.word	0x20000800
 800153c:	40012400 	.word	0x40012400
 8001540:	20000830 	.word	0x20000830
 8001544:	40020008 	.word	0x40020008
 8001548:	200007a0 	.word	0x200007a0

0800154c <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8001550:	4b07      	ldr	r3, [pc, #28]	@ (8001570 <DMA1_Channel1_IRQHandler+0x24>)
 8001552:	2201      	movs	r2, #1
 8001554:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 8001556:	4807      	ldr	r0, [pc, #28]	@ (8001574 <DMA1_Channel1_IRQHandler+0x28>)
 8001558:	f002 ff8c 	bl	8004474 <HAL_DMA_IRQHandler>
	if(callback_function)
 800155c:	4b06      	ldr	r3, [pc, #24]	@ (8001578 <DMA1_Channel1_IRQHandler+0x2c>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d002      	beq.n	800156a <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8001564:	4b04      	ldr	r3, [pc, #16]	@ (8001578 <DMA1_Channel1_IRQHandler+0x2c>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4798      	blx	r3
}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000878 	.word	0x20000878
 8001574:	20000830 	.word	0x20000830
 8001578:	20000874 	.word	0x20000874

0800157c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158a:	2b00      	cmp	r3, #0
 800158c:	db0b      	blt.n	80015a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800158e:	79fb      	ldrb	r3, [r7, #7]
 8001590:	f003 021f 	and.w	r2, r3, #31
 8001594:	4906      	ldr	r1, [pc, #24]	@ (80015b0 <__NVIC_EnableIRQ+0x34>)
 8001596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159a:	095b      	lsrs	r3, r3, #5
 800159c:	2001      	movs	r0, #1
 800159e:	fa00 f202 	lsl.w	r2, r0, r2
 80015a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015a6:	bf00      	nop
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bc80      	pop	{r7}
 80015ae:	4770      	bx	lr
 80015b0:	e000e100 	.word	0xe000e100

080015b4 <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	460b      	mov	r3, r1
 80015be:	607a      	str	r2, [r7, #4]
 80015c0:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 80015c2:	7afb      	ldrb	r3, [r7, #11]
 80015c4:	4907      	ldr	r1, [pc, #28]	@ (80015e4 <EXTIT_set_callback+0x30>)
 80015c6:	68fa      	ldr	r2, [r7, #12]
 80015c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d003      	beq.n	80015da <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 80015d2:	7afb      	ldrb	r3, [r7, #11]
 80015d4:	4618      	mov	r0, r3
 80015d6:	f000 f807 	bl	80015e8 <EXTIT_enable>
}
 80015da:	bf00      	nop
 80015dc:	3710      	adds	r7, #16
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	2000087c 	.word	0x2000087c

080015e8 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	2b0f      	cmp	r3, #15
 80015f6:	d80c      	bhi.n	8001612 <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	2201      	movs	r2, #1
 80015fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001600:	b21a      	sxth	r2, r3
 8001602:	4b1f      	ldr	r3, [pc, #124]	@ (8001680 <EXTIT_enable+0x98>)
 8001604:	881b      	ldrh	r3, [r3, #0]
 8001606:	b21b      	sxth	r3, r3
 8001608:	4313      	orrs	r3, r2
 800160a:	b21b      	sxth	r3, r3
 800160c:	b29a      	uxth	r2, r3
 800160e:	4b1c      	ldr	r3, [pc, #112]	@ (8001680 <EXTIT_enable+0x98>)
 8001610:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 8001612:	79fb      	ldrb	r3, [r7, #7]
 8001614:	2b04      	cmp	r3, #4
 8001616:	d821      	bhi.n	800165c <EXTIT_enable+0x74>
 8001618:	a201      	add	r2, pc, #4	@ (adr r2, 8001620 <EXTIT_enable+0x38>)
 800161a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800161e:	bf00      	nop
 8001620:	08001635 	.word	0x08001635
 8001624:	0800163d 	.word	0x0800163d
 8001628:	08001645 	.word	0x08001645
 800162c:	0800164d 	.word	0x0800164d
 8001630:	08001655 	.word	0x08001655
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 8001634:	2006      	movs	r0, #6
 8001636:	f7ff ffa1 	bl	800157c <__NVIC_EnableIRQ>
 800163a:	e01d      	b.n	8001678 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 800163c:	2007      	movs	r0, #7
 800163e:	f7ff ff9d 	bl	800157c <__NVIC_EnableIRQ>
 8001642:	e019      	b.n	8001678 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 8001644:	2008      	movs	r0, #8
 8001646:	f7ff ff99 	bl	800157c <__NVIC_EnableIRQ>
 800164a:	e015      	b.n	8001678 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 800164c:	2009      	movs	r0, #9
 800164e:	f7ff ff95 	bl	800157c <__NVIC_EnableIRQ>
 8001652:	e011      	b.n	8001678 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 8001654:	200a      	movs	r0, #10
 8001656:	f7ff ff91 	bl	800157c <__NVIC_EnableIRQ>
 800165a:	e00d      	b.n	8001678 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 800165c:	79fb      	ldrb	r3, [r7, #7]
 800165e:	2b09      	cmp	r3, #9
 8001660:	d803      	bhi.n	800166a <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001662:	2017      	movs	r0, #23
 8001664:	f7ff ff8a 	bl	800157c <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 8001668:	e005      	b.n	8001676 <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 800166a:	79fb      	ldrb	r3, [r7, #7]
 800166c:	2b0f      	cmp	r3, #15
 800166e:	d802      	bhi.n	8001676 <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001670:	2028      	movs	r0, #40	@ 0x28
 8001672:	f7ff ff83 	bl	800157c <__NVIC_EnableIRQ>
			break;
 8001676:	bf00      	nop
	}
}
 8001678:	bf00      	nop
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	200008bc 	.word	0x200008bc

08001684 <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 800168e:	23ff      	movs	r3, #255	@ 0xff
 8001690:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 8001692:	88fb      	ldrh	r3, [r7, #6]
 8001694:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001698:	f000 80b8 	beq.w	800180c <EXTI_gpiopin_to_pin_number+0x188>
 800169c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80016a0:	f300 80b7 	bgt.w	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 80016a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80016a8:	f000 80ad 	beq.w	8001806 <EXTI_gpiopin_to_pin_number+0x182>
 80016ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80016b0:	f300 80af 	bgt.w	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 80016b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80016b8:	f000 80a2 	beq.w	8001800 <EXTI_gpiopin_to_pin_number+0x17c>
 80016bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80016c0:	f300 80a7 	bgt.w	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 80016c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80016c8:	f000 8097 	beq.w	80017fa <EXTI_gpiopin_to_pin_number+0x176>
 80016cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80016d0:	f300 809f 	bgt.w	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 80016d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80016d8:	f000 808c 	beq.w	80017f4 <EXTI_gpiopin_to_pin_number+0x170>
 80016dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80016e0:	f300 8097 	bgt.w	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 80016e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016e8:	f000 8081 	beq.w	80017ee <EXTI_gpiopin_to_pin_number+0x16a>
 80016ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016f0:	f300 808f 	bgt.w	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 80016f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80016f8:	d076      	beq.n	80017e8 <EXTI_gpiopin_to_pin_number+0x164>
 80016fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80016fe:	f300 8088 	bgt.w	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 8001702:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001706:	d06c      	beq.n	80017e2 <EXTI_gpiopin_to_pin_number+0x15e>
 8001708:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800170c:	f300 8081 	bgt.w	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 8001710:	2b80      	cmp	r3, #128	@ 0x80
 8001712:	d063      	beq.n	80017dc <EXTI_gpiopin_to_pin_number+0x158>
 8001714:	2b80      	cmp	r3, #128	@ 0x80
 8001716:	dc7c      	bgt.n	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 8001718:	2b20      	cmp	r3, #32
 800171a:	dc47      	bgt.n	80017ac <EXTI_gpiopin_to_pin_number+0x128>
 800171c:	2b00      	cmp	r3, #0
 800171e:	dd78      	ble.n	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 8001720:	3b01      	subs	r3, #1
 8001722:	2b1f      	cmp	r3, #31
 8001724:	d875      	bhi.n	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 8001726:	a201      	add	r2, pc, #4	@ (adr r2, 800172c <EXTI_gpiopin_to_pin_number+0xa8>)
 8001728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800172c:	080017b3 	.word	0x080017b3
 8001730:	080017b9 	.word	0x080017b9
 8001734:	08001813 	.word	0x08001813
 8001738:	080017bf 	.word	0x080017bf
 800173c:	08001813 	.word	0x08001813
 8001740:	08001813 	.word	0x08001813
 8001744:	08001813 	.word	0x08001813
 8001748:	080017c5 	.word	0x080017c5
 800174c:	08001813 	.word	0x08001813
 8001750:	08001813 	.word	0x08001813
 8001754:	08001813 	.word	0x08001813
 8001758:	08001813 	.word	0x08001813
 800175c:	08001813 	.word	0x08001813
 8001760:	08001813 	.word	0x08001813
 8001764:	08001813 	.word	0x08001813
 8001768:	080017cb 	.word	0x080017cb
 800176c:	08001813 	.word	0x08001813
 8001770:	08001813 	.word	0x08001813
 8001774:	08001813 	.word	0x08001813
 8001778:	08001813 	.word	0x08001813
 800177c:	08001813 	.word	0x08001813
 8001780:	08001813 	.word	0x08001813
 8001784:	08001813 	.word	0x08001813
 8001788:	08001813 	.word	0x08001813
 800178c:	08001813 	.word	0x08001813
 8001790:	08001813 	.word	0x08001813
 8001794:	08001813 	.word	0x08001813
 8001798:	08001813 	.word	0x08001813
 800179c:	08001813 	.word	0x08001813
 80017a0:	08001813 	.word	0x08001813
 80017a4:	08001813 	.word	0x08001813
 80017a8:	080017d1 	.word	0x080017d1
 80017ac:	2b40      	cmp	r3, #64	@ 0x40
 80017ae:	d012      	beq.n	80017d6 <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 80017b0:	e02f      	b.n	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 80017b2:	2300      	movs	r3, #0
 80017b4:	73fb      	strb	r3, [r7, #15]
 80017b6:	e02d      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 80017b8:	2301      	movs	r3, #1
 80017ba:	73fb      	strb	r3, [r7, #15]
 80017bc:	e02a      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 80017be:	2302      	movs	r3, #2
 80017c0:	73fb      	strb	r3, [r7, #15]
 80017c2:	e027      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 80017c4:	2303      	movs	r3, #3
 80017c6:	73fb      	strb	r3, [r7, #15]
 80017c8:	e024      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 80017ca:	2304      	movs	r3, #4
 80017cc:	73fb      	strb	r3, [r7, #15]
 80017ce:	e021      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 80017d0:	2305      	movs	r3, #5
 80017d2:	73fb      	strb	r3, [r7, #15]
 80017d4:	e01e      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 80017d6:	2306      	movs	r3, #6
 80017d8:	73fb      	strb	r3, [r7, #15]
 80017da:	e01b      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 80017dc:	2307      	movs	r3, #7
 80017de:	73fb      	strb	r3, [r7, #15]
 80017e0:	e018      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 80017e2:	2308      	movs	r3, #8
 80017e4:	73fb      	strb	r3, [r7, #15]
 80017e6:	e015      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 80017e8:	2309      	movs	r3, #9
 80017ea:	73fb      	strb	r3, [r7, #15]
 80017ec:	e012      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 80017ee:	230a      	movs	r3, #10
 80017f0:	73fb      	strb	r3, [r7, #15]
 80017f2:	e00f      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 80017f4:	230b      	movs	r3, #11
 80017f6:	73fb      	strb	r3, [r7, #15]
 80017f8:	e00c      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 80017fa:	230c      	movs	r3, #12
 80017fc:	73fb      	strb	r3, [r7, #15]
 80017fe:	e009      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 8001800:	230d      	movs	r3, #13
 8001802:	73fb      	strb	r3, [r7, #15]
 8001804:	e006      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 8001806:	230e      	movs	r3, #14
 8001808:	73fb      	strb	r3, [r7, #15]
 800180a:	e003      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 800180c:	230f      	movs	r3, #15
 800180e:	73fb      	strb	r3, [r7, #15]
 8001810:	e000      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
			break;
 8001812:	bf00      	nop
	}
	return ret;
 8001814:	7bfb      	ldrb	r3, [r7, #15]
}
 8001816:	4618      	mov	r0, r3
 8001818:	3714      	adds	r7, #20
 800181a:	46bd      	mov	sp, r7
 800181c:	bc80      	pop	{r7}
 800181e:	4770      	bx	lr

08001820 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	4603      	mov	r3, r0
 8001828:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	2201      	movs	r2, #1
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001834:	4b10      	ldr	r3, [pc, #64]	@ (8001878 <EXTI_call+0x58>)
 8001836:	695a      	ldr	r2, [r3, #20]
 8001838:	89fb      	ldrh	r3, [r7, #14]
 800183a:	4013      	ands	r3, r2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d016      	beq.n	800186e <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8001840:	4a0d      	ldr	r2, [pc, #52]	@ (8001878 <EXTI_call+0x58>)
 8001842:	89fb      	ldrh	r3, [r7, #14]
 8001844:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8001846:	4b0d      	ldr	r3, [pc, #52]	@ (800187c <EXTI_call+0x5c>)
 8001848:	881a      	ldrh	r2, [r3, #0]
 800184a:	89fb      	ldrh	r3, [r7, #14]
 800184c:	4013      	ands	r3, r2
 800184e:	b29b      	uxth	r3, r3
 8001850:	2b00      	cmp	r3, #0
 8001852:	d00c      	beq.n	800186e <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001854:	79fb      	ldrb	r3, [r7, #7]
 8001856:	4a0a      	ldr	r2, [pc, #40]	@ (8001880 <EXTI_call+0x60>)
 8001858:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d006      	beq.n	800186e <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8001860:	79fb      	ldrb	r3, [r7, #7]
 8001862:	4a07      	ldr	r2, [pc, #28]	@ (8001880 <EXTI_call+0x60>)
 8001864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001868:	89fa      	ldrh	r2, [r7, #14]
 800186a:	4610      	mov	r0, r2
 800186c:	4798      	blx	r3
		}
	}
}
 800186e:	bf00      	nop
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40010400 	.word	0x40010400
 800187c:	200008bc 	.word	0x200008bc
 8001880:	2000087c 	.word	0x2000087c

08001884 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001888:	2000      	movs	r0, #0
 800188a:	f7ff ffc9 	bl	8001820 <EXTI_call>
}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}

08001892 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001892:	b580      	push	{r7, lr}
 8001894:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8001896:	2001      	movs	r0, #1
 8001898:	f7ff ffc2 	bl	8001820 <EXTI_call>
}
 800189c:	bf00      	nop
 800189e:	bd80      	pop	{r7, pc}

080018a0 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
	EXTI_call(2);
 80018a4:	2002      	movs	r0, #2
 80018a6:	f7ff ffbb 	bl	8001820 <EXTI_call>
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}

080018ae <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	af00      	add	r7, sp, #0
	EXTI_call(3);
 80018b2:	2003      	movs	r0, #3
 80018b4:	f7ff ffb4 	bl	8001820 <EXTI_call>
}
 80018b8:	bf00      	nop
 80018ba:	bd80      	pop	{r7, pc}

080018bc <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
	EXTI_call(4);
 80018c0:	2004      	movs	r0, #4
 80018c2:	f7ff ffad 	bl	8001820 <EXTI_call>
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}

080018ca <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 80018ca:	b580      	push	{r7, lr}
 80018cc:	af00      	add	r7, sp, #0
	EXTI_call(5);
 80018ce:	2005      	movs	r0, #5
 80018d0:	f7ff ffa6 	bl	8001820 <EXTI_call>
	EXTI_call(6);
 80018d4:	2006      	movs	r0, #6
 80018d6:	f7ff ffa3 	bl	8001820 <EXTI_call>
	EXTI_call(7);
 80018da:	2007      	movs	r0, #7
 80018dc:	f7ff ffa0 	bl	8001820 <EXTI_call>
	EXTI_call(8);
 80018e0:	2008      	movs	r0, #8
 80018e2:	f7ff ff9d 	bl	8001820 <EXTI_call>
	EXTI_call(9);
 80018e6:	2009      	movs	r0, #9
 80018e8:	f7ff ff9a 	bl	8001820 <EXTI_call>
}
 80018ec:	bf00      	nop
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
	EXTI_call(10);
 80018f4:	200a      	movs	r0, #10
 80018f6:	f7ff ff93 	bl	8001820 <EXTI_call>
	EXTI_call(11);
 80018fa:	200b      	movs	r0, #11
 80018fc:	f7ff ff90 	bl	8001820 <EXTI_call>
	EXTI_call(12);
 8001900:	200c      	movs	r0, #12
 8001902:	f7ff ff8d 	bl	8001820 <EXTI_call>
	EXTI_call(13);
 8001906:	200d      	movs	r0, #13
 8001908:	f7ff ff8a 	bl	8001820 <EXTI_call>
	EXTI_call(14);
 800190c:	200e      	movs	r0, #14
 800190e:	f7ff ff87 	bl	8001820 <EXTI_call>
	EXTI_call(15);
 8001912:	200f      	movs	r0, #15
 8001914:	f7ff ff84 	bl	8001820 <EXTI_call>
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}

0800191c <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 800191c:	b480      	push	{r7}
 800191e:	b089      	sub	sp, #36	@ 0x24
 8001920:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8001922:	4b2d      	ldr	r3, [pc, #180]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001924:	699b      	ldr	r3, [r3, #24]
 8001926:	4a2c      	ldr	r2, [pc, #176]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001928:	f043 0304 	orr.w	r3, r3, #4
 800192c:	6193      	str	r3, [r2, #24]
 800192e:	4b2a      	ldr	r3, [pc, #168]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	f003 0304 	and.w	r3, r3, #4
 8001936:	61bb      	str	r3, [r7, #24]
 8001938:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800193a:	4b27      	ldr	r3, [pc, #156]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 800193c:	699b      	ldr	r3, [r3, #24]
 800193e:	4a26      	ldr	r2, [pc, #152]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001940:	f043 0308 	orr.w	r3, r3, #8
 8001944:	6193      	str	r3, [r2, #24]
 8001946:	4b24      	ldr	r3, [pc, #144]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001948:	699b      	ldr	r3, [r3, #24]
 800194a:	f003 0308 	and.w	r3, r3, #8
 800194e:	617b      	str	r3, [r7, #20]
 8001950:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001952:	4b21      	ldr	r3, [pc, #132]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001954:	699b      	ldr	r3, [r3, #24]
 8001956:	4a20      	ldr	r2, [pc, #128]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001958:	f043 0310 	orr.w	r3, r3, #16
 800195c:	6193      	str	r3, [r2, #24]
 800195e:	4b1e      	ldr	r3, [pc, #120]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001960:	699b      	ldr	r3, [r3, #24]
 8001962:	f003 0310 	and.w	r3, r3, #16
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800196a:	4b1b      	ldr	r3, [pc, #108]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 800196c:	699b      	ldr	r3, [r3, #24]
 800196e:	4a1a      	ldr	r2, [pc, #104]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001970:	f043 0320 	orr.w	r3, r3, #32
 8001974:	6193      	str	r3, [r2, #24]
 8001976:	4b18      	ldr	r3, [pc, #96]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	f003 0320 	and.w	r3, r3, #32
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001982:	4b15      	ldr	r3, [pc, #84]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	4a14      	ldr	r2, [pc, #80]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001988:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800198c:	6193      	str	r3, [r2, #24]
 800198e:	4b12      	ldr	r3, [pc, #72]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001990:	699b      	ldr	r3, [r3, #24]
 8001992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001996:	60bb      	str	r3, [r7, #8]
 8001998:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 800199a:	4b0f      	ldr	r3, [pc, #60]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 800199c:	699b      	ldr	r3, [r3, #24]
 800199e:	4a0e      	ldr	r2, [pc, #56]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 80019a0:	f043 0301 	orr.w	r3, r3, #1
 80019a4:	6193      	str	r3, [r2, #24]
 80019a6:	4b0c      	ldr	r3, [pc, #48]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 80019a8:	699b      	ldr	r3, [r3, #24]
 80019aa:	f003 0301 	and.w	r3, r3, #1
 80019ae:	607b      	str	r3, [r7, #4]
 80019b0:	687b      	ldr	r3, [r7, #4]

#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 80019b2:	4b0a      	ldr	r3, [pc, #40]	@ (80019dc <BSP_GPIO_Enable+0xc0>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	61fb      	str	r3, [r7, #28]
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80019be:	61fb      	str	r3, [r7, #28]
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80019c6:	61fb      	str	r3, [r7, #28]
 80019c8:	4a04      	ldr	r2, [pc, #16]	@ (80019dc <BSP_GPIO_Enable+0xc0>)
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	6053      	str	r3, [r2, #4]
#endif
}
 80019ce:	bf00      	nop
 80019d0:	3724      	adds	r7, #36	@ 0x24
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr
 80019d8:	40021000 	.word	0x40021000
 80019dc:	40010000 	.word	0x40010000

080019e0 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b088      	sub	sp, #32
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	60f8      	str	r0, [r7, #12]
 80019e8:	60b9      	str	r1, [r7, #8]
 80019ea:	607a      	str	r2, [r7, #4]
 80019ec:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 80019fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019fc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 80019fe:	f107 0310 	add.w	r3, r7, #16
 8001a02:	4619      	mov	r1, r3
 8001a04:	68f8      	ldr	r0, [r7, #12]
 8001a06:	f002 fe69 	bl	80046dc <HAL_GPIO_Init>
}
 8001a0a:	bf00      	nop
 8001a0c:	3720      	adds	r7, #32
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
	...

08001a14 <RTC_init>:
 * 					Sinon, il est possible d'utiliser l'oscillateur interne : indiquez FALSE
 * 					Attention, cet oscillateur est m�diocre (pourcentage de d�viation de plusieurs pourcents !)
 * 						mais il est pratique pour valider le concept...
 */
void RTC_init(bool_e i_installed_an_external_oscillator)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
	__HAL_RCC_PWR_CLK_ENABLE();						//Enable the Power Controller (PWR) APB1 interface clock
 8001a1c:	4b30      	ldr	r3, [pc, #192]	@ (8001ae0 <RTC_init+0xcc>)
 8001a1e:	69db      	ldr	r3, [r3, #28]
 8001a20:	4a2f      	ldr	r2, [pc, #188]	@ (8001ae0 <RTC_init+0xcc>)
 8001a22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a26:	61d3      	str	r3, [r2, #28]
 8001a28:	4b2d      	ldr	r3, [pc, #180]	@ (8001ae0 <RTC_init+0xcc>)
 8001a2a:	69db      	ldr	r3, [r3, #28]
 8001a2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a30:	60bb      	str	r3, [r7, #8]
 8001a32:	68bb      	ldr	r3, [r7, #8]
	HAL_PWR_EnableBkUpAccess();						//Enable access to RTC domain
 8001a34:	f003 f806 	bl	8004a44 <HAL_PWR_EnableBkUpAccess>
	if(i_installed_an_external_oscillator)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d028      	beq.n	8001a90 <RTC_init+0x7c>
	{
		uint32_t tickstart;
		__HAL_RCC_LSE_CONFIG(RCC_LSE_ON);
 8001a3e:	4b28      	ldr	r3, [pc, #160]	@ (8001ae0 <RTC_init+0xcc>)
 8001a40:	6a1b      	ldr	r3, [r3, #32]
 8001a42:	4a27      	ldr	r2, [pc, #156]	@ (8001ae0 <RTC_init+0xcc>)
 8001a44:	f043 0301 	orr.w	r3, r3, #1
 8001a48:	6213      	str	r3, [r2, #32]

		tickstart = HAL_GetTick();
 8001a4a:	f001 fef9 	bl	8003840 <HAL_GetTick>
 8001a4e:	60f8      	str	r0, [r7, #12]
		while(!__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY))
 8001a50:	e00c      	b.n	8001a6c <RTC_init+0x58>
		{
			if((HAL_GetTick() - tickstart ) > LSE_STARTUP_TIMEOUT)
 8001a52:	f001 fef5 	bl	8003840 <HAL_GetTick>
 8001a56:	4602      	mov	r2, r0
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d903      	bls.n	8001a6c <RTC_init+0x58>
			{
				printf("LSE is not ready : did you place a 32768 Hz quartz on PC14-PC15?\n");
 8001a64:	481f      	ldr	r0, [pc, #124]	@ (8001ae4 <RTC_init+0xd0>)
 8001a66:	f005 facd 	bl	8007004 <puts>
				return;
 8001a6a:	e036      	b.n	8001ada <RTC_init+0xc6>
		while(!__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY))
 8001a6c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae0 <RTC_init+0xcc>)
 8001a6e:	6a1b      	ldr	r3, [r3, #32]
 8001a70:	f003 0302 	and.w	r3, r3, #2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0ec      	beq.n	8001a52 <RTC_init+0x3e>
			}
		}
		printf("LSE is ready\n");
 8001a78:	481b      	ldr	r0, [pc, #108]	@ (8001ae8 <RTC_init+0xd4>)
 8001a7a:	f005 fac3 	bl	8007004 <puts>
		__HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE);	//Select the external RTC clock source
 8001a7e:	4b18      	ldr	r3, [pc, #96]	@ (8001ae0 <RTC_init+0xcc>)
 8001a80:	6a1b      	ldr	r3, [r3, #32]
 8001a82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a86:	4a16      	ldr	r2, [pc, #88]	@ (8001ae0 <RTC_init+0xcc>)
 8001a88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a8c:	6213      	str	r3, [r2, #32]
 8001a8e:	e011      	b.n	8001ab4 <RTC_init+0xa0>
	}
	else
	{
		__HAL_RCC_LSI_ENABLE();
 8001a90:	4b16      	ldr	r3, [pc, #88]	@ (8001aec <RTC_init+0xd8>)
 8001a92:	2201      	movs	r2, #1
 8001a94:	601a      	str	r2, [r3, #0]
		while(!__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY));
 8001a96:	bf00      	nop
 8001a98:	4b11      	ldr	r3, [pc, #68]	@ (8001ae0 <RTC_init+0xcc>)
 8001a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a9c:	f003 0302 	and.w	r3, r3, #2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d0f9      	beq.n	8001a98 <RTC_init+0x84>
		__HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSI);	//Select the internal RTC clock source
 8001aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae0 <RTC_init+0xcc>)
 8001aa6:	6a1b      	ldr	r3, [r3, #32]
 8001aa8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001aac:	4a0c      	ldr	r2, [pc, #48]	@ (8001ae0 <RTC_init+0xcc>)
 8001aae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ab2:	6213      	str	r3, [r2, #32]
	}
	__HAL_RCC_RTC_ENABLE();							//Enable RTC Clock
 8001ab4:	4b0e      	ldr	r3, [pc, #56]	@ (8001af0 <RTC_init+0xdc>)
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	601a      	str	r2, [r3, #0]

	rtc_handle.Instance = RTC;
 8001aba:	4b0e      	ldr	r3, [pc, #56]	@ (8001af4 <RTC_init+0xe0>)
 8001abc:	4a0e      	ldr	r2, [pc, #56]	@ (8001af8 <RTC_init+0xe4>)
 8001abe:	601a      	str	r2, [r3, #0]
	rtc_handle.Init.AsynchPrediv = 		256*128;		//128*256 = 32768 => 1Hz !
 8001ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8001af4 <RTC_init+0xe0>)
 8001ac2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001ac6:	605a      	str	r2, [r3, #4]
	rtc_handle.Init.OutPut = 			RTC_OUTPUTSOURCE_NONE;
 8001ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8001af4 <RTC_init+0xe0>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	609a      	str	r2, [r3, #8]
	HAL_RTC_Init(&rtc_handle);								//Configure the RTC Prescaler (Asynchronous and Synchronous) and RTC hour
 8001ace:	4809      	ldr	r0, [pc, #36]	@ (8001af4 <RTC_init+0xe0>)
 8001ad0:	f003 fc9e 	bl	8005410 <HAL_RTC_Init>
	initialized = TRUE;
 8001ad4:	4b09      	ldr	r3, [pc, #36]	@ (8001afc <RTC_init+0xe8>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]
}
 8001ada:	3710      	adds	r7, #16
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	40021000 	.word	0x40021000
 8001ae4:	0800cce4 	.word	0x0800cce4
 8001ae8:	0800cd28 	.word	0x0800cd28
 8001aec:	42420480 	.word	0x42420480
 8001af0:	4242043c 	.word	0x4242043c
 8001af4:	200008c0 	.word	0x200008c0
 8001af8:	40002800 	.word	0x40002800
 8001afc:	200008d4 	.word	0x200008d4

08001b00 <RTC_IRQHandler>:
{
	HAL_RTC_DeactivateAlarm(&rtc_handle, RTC_ALARM_A);
}

void RTC_IRQHandler(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
	HAL_RTC_AlarmIRQHandler(&rtc_handle);
 8001b04:	4802      	ldr	r0, [pc, #8]	@ (8001b10 <RTC_IRQHandler+0x10>)
 8001b06:	f003 fd23 	bl	8005550 <HAL_RTC_AlarmIRQHandler>
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	200008c0 	.word	0x200008c0

08001b14 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
	if(alarm_interrupt_flag)
 8001b1c:	4b06      	ldr	r3, [pc, #24]	@ (8001b38 <HAL_RTC_AlarmAEventCallback+0x24>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d003      	beq.n	8001b2c <HAL_RTC_AlarmAEventCallback+0x18>
		*alarm_interrupt_flag = TRUE;
 8001b24:	4b04      	ldr	r3, [pc, #16]	@ (8001b38 <HAL_RTC_AlarmAEventCallback+0x24>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2201      	movs	r2, #1
 8001b2a:	601a      	str	r2, [r3, #0]
}
 8001b2c:	bf00      	nop
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bc80      	pop	{r7}
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	200008d8 	.word	0x200008d8

08001b3c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001b40:	f3bf 8f4f 	dsb	sy
}
 8001b44:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001b46:	4b06      	ldr	r3, [pc, #24]	@ (8001b60 <__NVIC_SystemReset+0x24>)
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001b4e:	4904      	ldr	r1, [pc, #16]	@ (8001b60 <__NVIC_SystemReset+0x24>)
 8001b50:	4b04      	ldr	r3, [pc, #16]	@ (8001b64 <__NVIC_SystemReset+0x28>)
 8001b52:	4313      	orrs	r3, r2
 8001b54:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b56:	f3bf 8f4f 	dsb	sy
}
 8001b5a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001b5c:	bf00      	nop
 8001b5e:	e7fd      	b.n	8001b5c <__NVIC_SystemReset+0x20>
 8001b60:	e000ed00 	.word	0xe000ed00
 8001b64:	05fa0004 	.word	0x05fa0004

08001b68 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8001b6c:	f7ff fed6 	bl	800191c <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 8001b70:	4b25      	ldr	r3, [pc, #148]	@ (8001c08 <HAL_MspInit+0xa0>)
 8001b72:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001b76:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 8001b78:	4b23      	ldr	r3, [pc, #140]	@ (8001c08 <HAL_MspInit+0xa0>)
 8001b7a:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001b7e:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 8001b80:	4b21      	ldr	r3, [pc, #132]	@ (8001c08 <HAL_MspInit+0xa0>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 8001b86:	4b20      	ldr	r3, [pc, #128]	@ (8001c08 <HAL_MspInit+0xa0>)
 8001b88:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001b8c:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8001c0c <HAL_MspInit+0xa4>)
 8001b90:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001b94:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 8001b96:	4b1d      	ldr	r3, [pc, #116]	@ (8001c0c <HAL_MspInit+0xa4>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 8001b9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c0c <HAL_MspInit+0xa4>)
 8001b9e:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001ba2:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001ba4:	4b19      	ldr	r3, [pc, #100]	@ (8001c0c <HAL_MspInit+0xa4>)
 8001ba6:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001baa:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001bac:	4b18      	ldr	r3, [pc, #96]	@ (8001c10 <HAL_MspInit+0xa8>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 8001bb2:	4b17      	ldr	r3, [pc, #92]	@ (8001c10 <HAL_MspInit+0xa8>)
 8001bb4:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001bb8:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 8001bba:	4b15      	ldr	r3, [pc, #84]	@ (8001c10 <HAL_MspInit+0xa8>)
 8001bbc:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001bc0:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001bc2:	4b13      	ldr	r3, [pc, #76]	@ (8001c10 <HAL_MspInit+0xa8>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8001bc8:	4b12      	ldr	r3, [pc, #72]	@ (8001c14 <HAL_MspInit+0xac>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 8001bce:	4b11      	ldr	r3, [pc, #68]	@ (8001c14 <HAL_MspInit+0xac>)
 8001bd0:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001bd4:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 8001bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8001c14 <HAL_MspInit+0xac>)
 8001bd8:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001bdc:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 8001bde:	4b0d      	ldr	r3, [pc, #52]	@ (8001c14 <HAL_MspInit+0xac>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 8001be4:	4b0c      	ldr	r3, [pc, #48]	@ (8001c18 <HAL_MspInit+0xb0>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 8001bea:	4b0b      	ldr	r3, [pc, #44]	@ (8001c18 <HAL_MspInit+0xb0>)
 8001bec:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001bf0:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 8001bf2:	4b09      	ldr	r3, [pc, #36]	@ (8001c18 <HAL_MspInit+0xb0>)
 8001bf4:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001bf8:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 8001bfa:	4b07      	ldr	r3, [pc, #28]	@ (8001c18 <HAL_MspInit+0xb0>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 8001c00:	f000 f813 	bl	8001c2a <SYS_ClockConfig>
}
 8001c04:	bf00      	nop
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40010800 	.word	0x40010800
 8001c0c:	40010c00 	.word	0x40010c00
 8001c10:	40011000 	.word	0x40011000
 8001c14:	40011400 	.word	0x40011400
 8001c18:	40011800 	.word	0x40011800

08001c1c <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c20:	2003      	movs	r0, #3
 8001c22:	f002 faa9 	bl	8004178 <HAL_NVIC_SetPriorityGrouping>
}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8001c2a:	b580      	push	{r7, lr}
 8001c2c:	b090      	sub	sp, #64	@ 0x40
 8001c2e:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8001c30:	f107 0318 	add.w	r3, r7, #24
 8001c34:	2228      	movs	r2, #40	@ 0x28
 8001c36:	2100      	movs	r1, #0
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f005 fb23 	bl	8007284 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	637b      	str	r3, [r7, #52]	@ 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001c42:	2300      	movs	r3, #0
 8001c44:	63bb      	str	r3, [r7, #56]	@ 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8001c46:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c50:	2310      	movs	r3, #16
 8001c52:	62fb      	str	r3, [r7, #44]	@ 0x2c
	osc.HSIState = RCC_HSI_ON;
 8001c54:	2301      	movs	r3, #1
 8001c56:	62bb      	str	r3, [r7, #40]	@ 0x28
	osc.HSEState = RCC_HSE_OFF;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_RCC_OscConfig(&osc);
 8001c60:	f107 0318 	add.w	r3, r7, #24
 8001c64:	4618      	mov	r0, r3
 8001c66:	f002 fef9 	bl	8004a5c <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c72:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c74:	2300      	movs	r3, #0
 8001c76:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c78:	2302      	movs	r3, #2
 8001c7a:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8001c7c:	230f      	movs	r3, #15
 8001c7e:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8001c80:	1d3b      	adds	r3, r7, #4
 8001c82:	2102      	movs	r1, #2
 8001c84:	4618      	mov	r0, r3
 8001c86:	f003 f96b 	bl	8004f60 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8001c8a:	f001 fcc3 	bl	8003614 <SystemCoreClockUpdate>
}
 8001c8e:	bf00      	nop
 8001c90:	3740      	adds	r7, #64	@ 0x40
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
	...

08001c98 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001ca0:	2204      	movs	r2, #4
 8001ca2:	4903      	ldr	r1, [pc, #12]	@ (8001cb0 <_exit+0x18>)
 8001ca4:	2001      	movs	r0, #1
 8001ca6:	f000 f8dd 	bl	8001e64 <_write>
	while (1) {
 8001caa:	bf00      	nop
 8001cac:	e7fd      	b.n	8001caa <_exit+0x12>
 8001cae:	bf00      	nop
 8001cb0:	0800cd38 	.word	0x0800cd38

08001cb4 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cc4:	605a      	str	r2, [r3, #4]
	return 0;
 8001cc6:	2300      	movs	r3, #0
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bc80      	pop	{r7}
 8001cd0:	4770      	bx	lr

08001cd2 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001cd2:	b480      	push	{r7}
 8001cd4:	af00      	add	r7, sp, #0
	return 1;
 8001cd6:	2301      	movs	r3, #1
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bc80      	pop	{r7}
 8001cde:	4770      	bx	lr

08001ce0 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001cea:	f005 fb19 	bl	8007320 <__errno>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2216      	movs	r2, #22
 8001cf2:	601a      	str	r2, [r3, #0]
	return (-1);
 8001cf4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3708      	adds	r7, #8
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001d08:	4b11      	ldr	r3, [pc, #68]	@ (8001d50 <_sbrk+0x50>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d102      	bne.n	8001d16 <_sbrk+0x16>
		heap_end = &end;
 8001d10:	4b0f      	ldr	r3, [pc, #60]	@ (8001d50 <_sbrk+0x50>)
 8001d12:	4a10      	ldr	r2, [pc, #64]	@ (8001d54 <_sbrk+0x54>)
 8001d14:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001d16:	4b0e      	ldr	r3, [pc, #56]	@ (8001d50 <_sbrk+0x50>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d50 <_sbrk+0x50>)
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4413      	add	r3, r2
 8001d24:	466a      	mov	r2, sp
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d907      	bls.n	8001d3a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001d2a:	f005 faf9 	bl	8007320 <__errno>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	220c      	movs	r2, #12
 8001d32:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001d34:	f04f 33ff 	mov.w	r3, #4294967295
 8001d38:	e006      	b.n	8001d48 <_sbrk+0x48>
	}

	heap_end += incr;
 8001d3a:	4b05      	ldr	r3, [pc, #20]	@ (8001d50 <_sbrk+0x50>)
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4413      	add	r3, r2
 8001d42:	4a03      	ldr	r2, [pc, #12]	@ (8001d50 <_sbrk+0x50>)
 8001d44:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001d46:	68fb      	ldr	r3, [r7, #12]
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3710      	adds	r7, #16
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	200008e4 	.word	0x200008e4
 8001d54:	20001058 	.word	0x20001058

08001d58 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8001d62:	f005 fadd 	bl	8007320 <__errno>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001d6c:	6838      	ldr	r0, [r7, #0]
 8001d6e:	f7ff ffc7 	bl	8001d00 <_sbrk>
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d7a:	d10b      	bne.n	8001d94 <_sbrk_r+0x3c>
 8001d7c:	f005 fad0 	bl	8007320 <__errno>
 8001d80:	4603      	mov	r3, r0
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d005      	beq.n	8001d94 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8001d88:	f005 faca 	bl	8007320 <__errno>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	601a      	str	r2, [r3, #0]
  return ret;
 8001d94:	68fb      	ldr	r3, [r7, #12]
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
	...

08001da0 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	71fb      	strb	r3, [r7, #7]
 8001daa:	460b      	mov	r3, r1
 8001dac:	71bb      	strb	r3, [r7, #6]
 8001dae:	4613      	mov	r3, r2
 8001db0:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8001db2:	4b08      	ldr	r3, [pc, #32]	@ (8001dd4 <SYS_set_std_usart+0x34>)
 8001db4:	4a08      	ldr	r2, [pc, #32]	@ (8001dd8 <SYS_set_std_usart+0x38>)
 8001db6:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001db8:	4a08      	ldr	r2, [pc, #32]	@ (8001ddc <SYS_set_std_usart+0x3c>)
 8001dba:	79fb      	ldrb	r3, [r7, #7]
 8001dbc:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001dbe:	4a08      	ldr	r2, [pc, #32]	@ (8001de0 <SYS_set_std_usart+0x40>)
 8001dc0:	79bb      	ldrb	r3, [r7, #6]
 8001dc2:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001dc4:	4a07      	ldr	r2, [pc, #28]	@ (8001de4 <SYS_set_std_usart+0x44>)
 8001dc6:	797b      	ldrb	r3, [r7, #5]
 8001dc8:	7013      	strb	r3, [r2, #0]
}
 8001dca:	bf00      	nop
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bc80      	pop	{r7}
 8001dd2:	4770      	bx	lr
 8001dd4:	200008e0 	.word	0x200008e0
 8001dd8:	e5e0e5e0 	.word	0xe5e0e5e0
 8001ddc:	200008de 	.word	0x200008de
 8001de0:	200008dc 	.word	0x200008dc
 8001de4:	200008dd 	.word	0x200008dd

08001de8 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b088      	sub	sp, #32
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	60f8      	str	r0, [r7, #12]
 8001df0:	60b9      	str	r1, [r7, #8]
 8001df2:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001df4:	2300      	movs	r3, #0
 8001df6:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d122      	bne.n	8001e44 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8001dfe:	2300      	movs	r3, #0
 8001e00:	61fb      	str	r3, [r7, #28]
 8001e02:	e01a      	b.n	8001e3a <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8001e04:	bf00      	nop
 8001e06:	4b16      	ldr	r3, [pc, #88]	@ (8001e60 <_read+0x78>)
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f000 fffa 	bl	8002e04 <UART_data_ready>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d0f7      	beq.n	8001e06 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8001e16:	4b12      	ldr	r3, [pc, #72]	@ (8001e60 <_read+0x78>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f001 f810 	bl	8002e40 <UART_get_next_byte>
 8001e20:	4603      	mov	r3, r0
 8001e22:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	1c5a      	adds	r2, r3, #1
 8001e28:	60ba      	str	r2, [r7, #8]
 8001e2a:	7dfa      	ldrb	r2, [r7, #23]
 8001e2c:	701a      	strb	r2, [r3, #0]
				num++;
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	3301      	adds	r3, #1
 8001e32:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	3301      	adds	r3, #1
 8001e38:	61fb      	str	r3, [r7, #28]
 8001e3a:	69fa      	ldr	r2, [r7, #28]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	dbe0      	blt.n	8001e04 <_read+0x1c>
			}
			break;
 8001e42:	e007      	b.n	8001e54 <_read+0x6c>
		default:
			errno = EBADF;
 8001e44:	f005 fa6c 	bl	8007320 <__errno>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2209      	movs	r2, #9
 8001e4c:	601a      	str	r2, [r3, #0]
			return -1;
 8001e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e52:	e000      	b.n	8001e56 <_read+0x6e>
	}
	return num;
 8001e54:	69bb      	ldr	r3, [r7, #24]
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3720      	adds	r7, #32
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	200008de 	.word	0x200008de

08001e64 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b086      	sub	sp, #24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d003      	beq.n	8001e7e <_write+0x1a>
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d014      	beq.n	8001ea6 <_write+0x42>
 8001e7c:	e027      	b.n	8001ece <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8001e7e:	2300      	movs	r3, #0
 8001e80:	617b      	str	r3, [r7, #20]
 8001e82:	e00b      	b.n	8001e9c <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8001e84:	4b18      	ldr	r3, [pc, #96]	@ (8001ee8 <_write+0x84>)
 8001e86:	7818      	ldrb	r0, [r3, #0]
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	1c5a      	adds	r2, r3, #1
 8001e8c:	60ba      	str	r2, [r7, #8]
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	4619      	mov	r1, r3
 8001e92:	f001 f831 	bl	8002ef8 <UART_putc>
			for (n = 0; n < len; n++)
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	3301      	adds	r3, #1
 8001e9a:	617b      	str	r3, [r7, #20]
 8001e9c:	697a      	ldr	r2, [r7, #20]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	dbef      	blt.n	8001e84 <_write+0x20>
#endif
			}
			break;
 8001ea4:	e01b      	b.n	8001ede <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	617b      	str	r3, [r7, #20]
 8001eaa:	e00b      	b.n	8001ec4 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8001eac:	4b0f      	ldr	r3, [pc, #60]	@ (8001eec <_write+0x88>)
 8001eae:	7818      	ldrb	r0, [r3, #0]
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	1c5a      	adds	r2, r3, #1
 8001eb4:	60ba      	str	r2, [r7, #8]
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	4619      	mov	r1, r3
 8001eba:	f001 f81d 	bl	8002ef8 <UART_putc>
			for (n = 0; n < len; n++)
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	617b      	str	r3, [r7, #20]
 8001ec4:	697a      	ldr	r2, [r7, #20]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	dbef      	blt.n	8001eac <_write+0x48>
#endif
			}
			break;
 8001ecc:	e007      	b.n	8001ede <_write+0x7a>
		default:
			errno = EBADF;
 8001ece:	f005 fa27 	bl	8007320 <__errno>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2209      	movs	r2, #9
 8001ed6:	601a      	str	r2, [r3, #0]
			return -1;
 8001ed8:	f04f 33ff 	mov.w	r3, #4294967295
 8001edc:	e000      	b.n	8001ee0 <_write+0x7c>
	}
	return len;
 8001ede:	687b      	ldr	r3, [r7, #4]
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3718      	adds	r7, #24
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	200008dc 	.word	0x200008dc
 8001eec:	200008dd 	.word	0x200008dd

08001ef0 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8001ef0:	b40f      	push	{r0, r1, r2, r3}
 8001ef2:	b580      	push	{r7, lr}
 8001ef4:	b0c2      	sub	sp, #264	@ 0x108
 8001ef6:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8001ef8:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001efc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8001f00:	4638      	mov	r0, r7
 8001f02:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001f06:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001f0a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f0e:	f005 f9ab 	bl	8007268 <vsnprintf>
 8001f12:	4603      	mov	r3, r0
 8001f14:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8001f18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001f1c:	2bff      	cmp	r3, #255	@ 0xff
 8001f1e:	d902      	bls.n	8001f26 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8001f20:	23ff      	movs	r3, #255	@ 0xff
 8001f22:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8001f26:	463b      	mov	r3, r7
 8001f28:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	2001      	movs	r0, #1
 8001f30:	f001 f824 	bl	8002f7c <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8001f34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001f44:	b004      	add	sp, #16
 8001f46:	4770      	bx	lr

08001f48 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b086      	sub	sp, #24
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8001f52:	4b51      	ldr	r3, [pc, #324]	@ (8002098 <dump_trap_info+0x150>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a51      	ldr	r2, [pc, #324]	@ (800209c <dump_trap_info+0x154>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d001      	beq.n	8001f60 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8001f5c:	f7ff fdee 	bl	8001b3c <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001f60:	f3ef 8305 	mrs	r3, IPSR
 8001f64:	60fb      	str	r3, [r7, #12]
  return(result);
 8001f66:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	484c      	ldr	r0, [pc, #304]	@ (80020a0 <dump_trap_info+0x158>)
 8001f6e:	f7ff ffbf 	bl	8001ef0 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	f003 0308 	and.w	r3, r3, #8
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d003      	beq.n	8001f84 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8001f7c:	4849      	ldr	r0, [pc, #292]	@ (80020a4 <dump_trap_info+0x15c>)
 8001f7e:	f7ff ffb7 	bl	8001ef0 <dump_printf>
 8001f82:	e002      	b.n	8001f8a <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8001f84:	4848      	ldr	r0, [pc, #288]	@ (80020a8 <dump_trap_info+0x160>)
 8001f86:	f7ff ffb3 	bl	8001ef0 <dump_printf>

	int offset, i;
	offset = 0;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8001f8e:	4847      	ldr	r0, [pc, #284]	@ (80020ac <dump_trap_info+0x164>)
 8001f90:	f7ff ffae 	bl	8001ef0 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	6819      	ldr	r1, [r3, #0]
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	461a      	mov	r2, r3
 8001fac:	4840      	ldr	r0, [pc, #256]	@ (80020b0 <dump_trap_info+0x168>)
 8001fae:	f7ff ff9f 	bl	8001ef0 <dump_printf>
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	3302      	adds	r3, #2
 8001fb6:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	687a      	ldr	r2, [r7, #4]
 8001fbe:	4413      	add	r3, r2
 8001fc0:	6819      	ldr	r1, [r3, #0]
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	4413      	add	r3, r2
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	461a      	mov	r2, r3
 8001fd0:	4838      	ldr	r0, [pc, #224]	@ (80020b4 <dump_trap_info+0x16c>)
 8001fd2:	f7ff ff8d 	bl	8001ef0 <dump_printf>
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	3302      	adds	r3, #2
 8001fda:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	1c5a      	adds	r2, r3, #1
 8001fe0:	617a      	str	r2, [r7, #20]
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4619      	mov	r1, r3
 8001fec:	4832      	ldr	r0, [pc, #200]	@ (80020b8 <dump_trap_info+0x170>)
 8001fee:	f7ff ff7f 	bl	8001ef0 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	1c5a      	adds	r2, r3, #1
 8001ff6:	617a      	str	r2, [r7, #20]
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	4413      	add	r3, r2
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4619      	mov	r1, r3
 8002002:	482e      	ldr	r0, [pc, #184]	@ (80020bc <dump_trap_info+0x174>)
 8002004:	f7ff ff74 	bl	8001ef0 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	1c5a      	adds	r2, r3, #1
 800200c:	617a      	str	r2, [r7, #20]
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	4413      	add	r3, r2
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4619      	mov	r1, r3
 8002018:	4829      	ldr	r0, [pc, #164]	@ (80020c0 <dump_trap_info+0x178>)
 800201a:	f7ff ff69 	bl	8001ef0 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	1c5a      	adds	r2, r3, #1
 8002022:	617a      	str	r2, [r7, #20]
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	4413      	add	r3, r2
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4619      	mov	r1, r3
 800202e:	4825      	ldr	r0, [pc, #148]	@ (80020c4 <dump_trap_info+0x17c>)
 8002030:	f7ff ff5e 	bl	8001ef0 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8002034:	4824      	ldr	r0, [pc, #144]	@ (80020c8 <dump_trap_info+0x180>)
 8002036:	f7ff ff5b 	bl	8001ef0 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800203a:	2300      	movs	r3, #0
 800203c:	613b      	str	r3, [r7, #16]
 800203e:	e019      	b.n	8002074 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	3301      	adds	r3, #1
 8002044:	f003 0303 	and.w	r3, r3, #3
 8002048:	2b00      	cmp	r3, #0
 800204a:	d105      	bne.n	8002058 <dump_trap_info+0x110>
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d002      	beq.n	8002058 <dump_trap_info+0x110>
			dump_printf("\n");
 8002052:	481e      	ldr	r0, [pc, #120]	@ (80020cc <dump_trap_info+0x184>)
 8002054:	f7ff ff4c 	bl	8001ef0 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	1c5a      	adds	r2, r3, #1
 800205c:	617a      	str	r2, [r7, #20]
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	4413      	add	r3, r2
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4619      	mov	r1, r3
 8002068:	4819      	ldr	r0, [pc, #100]	@ (80020d0 <dump_trap_info+0x188>)
 800206a:	f7ff ff41 	bl	8001ef0 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	3301      	adds	r3, #1
 8002072:	613b      	str	r3, [r7, #16]
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	2b1f      	cmp	r3, #31
 8002078:	dc06      	bgt.n	8002088 <dump_trap_info+0x140>
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	4413      	add	r3, r2
 8002082:	4a14      	ldr	r2, [pc, #80]	@ (80020d4 <dump_trap_info+0x18c>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d3db      	bcc.n	8002040 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8002088:	4810      	ldr	r0, [pc, #64]	@ (80020cc <dump_trap_info+0x184>)
 800208a:	f7ff ff31 	bl	8001ef0 <dump_printf>
	dump_printf("END of Fault Handler\n");
 800208e:	4812      	ldr	r0, [pc, #72]	@ (80020d8 <dump_trap_info+0x190>)
 8002090:	f7ff ff2e 	bl	8001ef0 <dump_printf>
	while(1);
 8002094:	bf00      	nop
 8002096:	e7fd      	b.n	8002094 <dump_trap_info+0x14c>
 8002098:	200008e0 	.word	0x200008e0
 800209c:	e5e0e5e0 	.word	0xe5e0e5e0
 80020a0:	0800cd7c 	.word	0x0800cd7c
 80020a4:	0800cd9c 	.word	0x0800cd9c
 80020a8:	0800cdb4 	.word	0x0800cdb4
 80020ac:	0800cdd0 	.word	0x0800cdd0
 80020b0:	0800cde4 	.word	0x0800cde4
 80020b4:	0800ce04 	.word	0x0800ce04
 80020b8:	0800ce24 	.word	0x0800ce24
 80020bc:	0800ce34 	.word	0x0800ce34
 80020c0:	0800ce48 	.word	0x0800ce48
 80020c4:	0800ce5c 	.word	0x0800ce5c
 80020c8:	0800ce70 	.word	0x0800ce70
 80020cc:	0800ce80 	.word	0x0800ce80
 80020d0:	0800ce84 	.word	0x0800ce84
 80020d4:	20005000 	.word	0x20005000
 80020d8:	0800ce90 	.word	0x0800ce90

080020dc <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 80020dc:	f01e 0f04 	tst.w	lr, #4
 80020e0:	bf0c      	ite	eq
 80020e2:	f3ef 8008 	mrseq	r0, MSP
 80020e6:	f3ef 8009 	mrsne	r0, PSP
 80020ea:	4671      	mov	r1, lr
 80020ec:	f7ff bf2c 	b.w	8001f48 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 80020f0:	bf00      	nop
	...

080020f4 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 80020f8:	4802      	ldr	r0, [pc, #8]	@ (8002104 <NMI_Handler+0x10>)
 80020fa:	f7ff fef9 	bl	8001ef0 <dump_printf>
}
 80020fe:	bf00      	nop
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	0800cea8 	.word	0x0800cea8

08002108 <SVC_Handler>:

void SVC_Handler(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 800210c:	4802      	ldr	r0, [pc, #8]	@ (8002118 <SVC_Handler+0x10>)
 800210e:	f7ff feef 	bl	8001ef0 <dump_printf>
}
 8002112:	bf00      	nop
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	0800cebc 	.word	0x0800cebc

0800211c <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8002120:	4802      	ldr	r0, [pc, #8]	@ (800212c <DebugMon_Handler+0x10>)
 8002122:	f7ff fee5 	bl	8001ef0 <dump_printf>
}
 8002126:	bf00      	nop
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	0800cedc 	.word	0x0800cedc

08002130 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8002134:	4802      	ldr	r0, [pc, #8]	@ (8002140 <PendSV_Handler+0x10>)
 8002136:	f7ff fedb 	bl	8001ef0 <dump_printf>
}
 800213a:	bf00      	nop
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	0800cef8 	.word	0x0800cef8
 8002144:	00000000 	.word	0x00000000

08002148 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8002148:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800214c:	b096      	sub	sp, #88	@ 0x58
 800214e:	af00      	add	r7, sp, #0
 8002150:	4603      	mov	r3, r0
 8002152:	6239      	str	r1, [r7, #32]
 8002154:	61fa      	str	r2, [r7, #28]
 8002156:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	// On active l'horloge du timer demand.
	switch(timer_id)
 800215a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800215e:	2b03      	cmp	r3, #3
 8002160:	d83e      	bhi.n	80021e0 <TIMER_run_us+0x98>
 8002162:	a201      	add	r2, pc, #4	@ (adr r2, 8002168 <TIMER_run_us+0x20>)
 8002164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002168:	08002179 	.word	0x08002179
 800216c:	08002193 	.word	0x08002193
 8002170:	080021ad 	.word	0x080021ad
 8002174:	080021c7 	.word	0x080021c7
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8002178:	4ba5      	ldr	r3, [pc, #660]	@ (8002410 <TIMER_run_us+0x2c8>)
 800217a:	699b      	ldr	r3, [r3, #24]
 800217c:	4aa4      	ldr	r2, [pc, #656]	@ (8002410 <TIMER_run_us+0x2c8>)
 800217e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002182:	6193      	str	r3, [r2, #24]
 8002184:	4ba2      	ldr	r3, [pc, #648]	@ (8002410 <TIMER_run_us+0x2c8>)
 8002186:	699b      	ldr	r3, [r3, #24]
 8002188:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800218c:	637b      	str	r3, [r7, #52]	@ 0x34
 800218e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
			break;
 8002190:	e027      	b.n	80021e2 <TIMER_run_us+0x9a>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 8002192:	4b9f      	ldr	r3, [pc, #636]	@ (8002410 <TIMER_run_us+0x2c8>)
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	4a9e      	ldr	r2, [pc, #632]	@ (8002410 <TIMER_run_us+0x2c8>)
 8002198:	f043 0301 	orr.w	r3, r3, #1
 800219c:	61d3      	str	r3, [r2, #28]
 800219e:	4b9c      	ldr	r3, [pc, #624]	@ (8002410 <TIMER_run_us+0x2c8>)
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	f003 0301 	and.w	r3, r3, #1
 80021a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80021a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
			break;
 80021aa:	e01a      	b.n	80021e2 <TIMER_run_us+0x9a>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 80021ac:	4b98      	ldr	r3, [pc, #608]	@ (8002410 <TIMER_run_us+0x2c8>)
 80021ae:	69db      	ldr	r3, [r3, #28]
 80021b0:	4a97      	ldr	r2, [pc, #604]	@ (8002410 <TIMER_run_us+0x2c8>)
 80021b2:	f043 0302 	orr.w	r3, r3, #2
 80021b6:	61d3      	str	r3, [r2, #28]
 80021b8:	4b95      	ldr	r3, [pc, #596]	@ (8002410 <TIMER_run_us+0x2c8>)
 80021ba:	69db      	ldr	r3, [r3, #28]
 80021bc:	f003 0302 	and.w	r3, r3, #2
 80021c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
			break;
 80021c4:	e00d      	b.n	80021e2 <TIMER_run_us+0x9a>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 80021c6:	4b92      	ldr	r3, [pc, #584]	@ (8002410 <TIMER_run_us+0x2c8>)
 80021c8:	69db      	ldr	r3, [r3, #28]
 80021ca:	4a91      	ldr	r2, [pc, #580]	@ (8002410 <TIMER_run_us+0x2c8>)
 80021cc:	f043 0304 	orr.w	r3, r3, #4
 80021d0:	61d3      	str	r3, [r2, #28]
 80021d2:	4b8f      	ldr	r3, [pc, #572]	@ (8002410 <TIMER_run_us+0x2c8>)
 80021d4:	69db      	ldr	r3, [r3, #28]
 80021d6:	f003 0304 	and.w	r3, r3, #4
 80021da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80021dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
			break;
 80021de:	e000      	b.n	80021e2 <TIMER_run_us+0x9a>
		default:
			break;
 80021e0:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 80021e2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80021e6:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 80021ea:	4b8a      	ldr	r3, [pc, #552]	@ (8002414 <TIMER_run_us+0x2cc>)
 80021ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80021f0:	4a89      	ldr	r2, [pc, #548]	@ (8002418 <TIMER_run_us+0x2d0>)
 80021f2:	0183      	lsls	r3, r0, #6
 80021f4:	4413      	add	r3, r2
 80021f6:	6019      	str	r1, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 80021f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d10d      	bne.n	800221c <TIMER_run_us+0xd4>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8002200:	f003 f814 	bl	800522c <HAL_RCC_GetPCLK2Freq>
 8002204:	6578      	str	r0, [r7, #84]	@ 0x54
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8002206:	4b82      	ldr	r3, [pc, #520]	@ (8002410 <TIMER_run_us+0x2c8>)
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	0adb      	lsrs	r3, r3, #11
 800220c:	f003 0307 	and.w	r3, r3, #7
 8002210:	2b00      	cmp	r3, #0
 8002212:	d010      	beq.n	8002236 <TIMER_run_us+0xee>
			freq *= 2;
 8002214:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002216:	005b      	lsls	r3, r3, #1
 8002218:	657b      	str	r3, [r7, #84]	@ 0x54
 800221a:	e00c      	b.n	8002236 <TIMER_run_us+0xee>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 800221c:	f002 fff2 	bl	8005204 <HAL_RCC_GetPCLK1Freq>
 8002220:	6578      	str	r0, [r7, #84]	@ 0x54
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8002222:	4b7b      	ldr	r3, [pc, #492]	@ (8002410 <TIMER_run_us+0x2c8>)
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	0a1b      	lsrs	r3, r3, #8
 8002228:	f003 0307 	and.w	r3, r3, #7
 800222c:	2b00      	cmp	r3, #0
 800222e:	d002      	beq.n	8002236 <TIMER_run_us+0xee>
			freq *= 2;
 8002230:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002232:	005b      	lsls	r3, r3, #1
 8002234:	657b      	str	r3, [r7, #84]	@ 0x54
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8002236:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002238:	2200      	movs	r2, #0
 800223a:	613b      	str	r3, [r7, #16]
 800223c:	617a      	str	r2, [r7, #20]
 800223e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002242:	a171      	add	r1, pc, #452	@ (adr r1, 8002408 <TIMER_run_us+0x2c0>)
 8002244:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002248:	f7fe fc1e 	bl	8000a88 <__aeabi_ldivmod>
 800224c:	4602      	mov	r2, r0
 800224e:	460b      	mov	r3, r1
 8002250:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8002254:	6a3b      	ldr	r3, [r7, #32]
 8002256:	2200      	movs	r2, #0
 8002258:	469a      	mov	sl, r3
 800225a:	4693      	mov	fp, r2
 800225c:	4652      	mov	r2, sl
 800225e:	465b      	mov	r3, fp
 8002260:	f04f 0000 	mov.w	r0, #0
 8002264:	f04f 0100 	mov.w	r1, #0
 8002268:	0159      	lsls	r1, r3, #5
 800226a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800226e:	0150      	lsls	r0, r2, #5
 8002270:	4602      	mov	r2, r0
 8002272:	460b      	mov	r3, r1
 8002274:	ebb2 040a 	subs.w	r4, r2, sl
 8002278:	eb63 050b 	sbc.w	r5, r3, fp
 800227c:	f04f 0200 	mov.w	r2, #0
 8002280:	f04f 0300 	mov.w	r3, #0
 8002284:	026b      	lsls	r3, r5, #9
 8002286:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 800228a:	0262      	lsls	r2, r4, #9
 800228c:	4614      	mov	r4, r2
 800228e:	461d      	mov	r5, r3
 8002290:	eb14 080a 	adds.w	r8, r4, sl
 8002294:	eb45 090b 	adc.w	r9, r5, fp
 8002298:	f04f 0200 	mov.w	r2, #0
 800229c:	f04f 0300 	mov.w	r3, #0
 80022a0:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80022a4:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80022a8:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80022ac:	ebb2 0108 	subs.w	r1, r2, r8
 80022b0:	6039      	str	r1, [r7, #0]
 80022b2:	eb63 0309 	sbc.w	r3, r3, r9
 80022b6:	607b      	str	r3, [r7, #4]
 80022b8:	e9d7 3400 	ldrd	r3, r4, [r7]
 80022bc:	461a      	mov	r2, r3
 80022be:	eb12 020a 	adds.w	r2, r2, sl
 80022c2:	60ba      	str	r2, [r7, #8]
 80022c4:	4623      	mov	r3, r4
 80022c6:	eb43 030b 	adc.w	r3, r3, fp
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80022d0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80022d4:	f7fe fc28 	bl	8000b28 <__aeabi_uldivmod>
 80022d8:	4602      	mov	r2, r0
 80022da:	460b      	mov	r3, r1
 80022dc:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

	if(period > 65536)
 80022e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80022e4:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 80022e8:	f173 0300 	sbcs.w	r3, r3, #0
 80022ec:	d32b      	bcc.n	8002346 <TIMER_run_us+0x1fe>
	{
		uint32_t prescaler = 1;
 80022ee:	2301      	movs	r3, #1
 80022f0:	647b      	str	r3, [r7, #68]	@ 0x44
		while(period > 65536)
 80022f2:	e00e      	b.n	8002312 <TIMER_run_us+0x1ca>
		{
			prescaler *= 2;
 80022f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	647b      	str	r3, [r7, #68]	@ 0x44
			period /= 2;
 80022fa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80022fe:	f04f 0200 	mov.w	r2, #0
 8002302:	f04f 0300 	mov.w	r3, #0
 8002306:	0842      	lsrs	r2, r0, #1
 8002308:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 800230c:	084b      	lsrs	r3, r1, #1
 800230e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
		while(period > 65536)
 8002312:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002316:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 800231a:	f173 0300 	sbcs.w	r3, r3, #0
 800231e:	d2e9      	bcs.n	80022f4 <TIMER_run_us+0x1ac>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8002320:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002324:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002326:	3a01      	subs	r2, #1
 8002328:	493b      	ldr	r1, [pc, #236]	@ (8002418 <TIMER_run_us+0x2d0>)
 800232a:	019b      	lsls	r3, r3, #6
 800232c:	440b      	add	r3, r1
 800232e:	3304      	adds	r3, #4
 8002330:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8002332:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002334:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002338:	3a01      	subs	r2, #1
 800233a:	4937      	ldr	r1, [pc, #220]	@ (8002418 <TIMER_run_us+0x2d0>)
 800233c:	019b      	lsls	r3, r3, #6
 800233e:	440b      	add	r3, r1
 8002340:	330c      	adds	r3, #12
 8002342:	601a      	str	r2, [r3, #0]
 8002344:	e010      	b.n	8002368 <TIMER_run_us+0x220>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8002346:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800234a:	4a33      	ldr	r2, [pc, #204]	@ (8002418 <TIMER_run_us+0x2d0>)
 800234c:	019b      	lsls	r3, r3, #6
 800234e:	4413      	add	r3, r2
 8002350:	3304      	adds	r3, #4
 8002352:	2200      	movs	r2, #0
 8002354:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8002356:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002358:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800235c:	3a01      	subs	r2, #1
 800235e:	492e      	ldr	r1, [pc, #184]	@ (8002418 <TIMER_run_us+0x2d0>)
 8002360:	019b      	lsls	r3, r3, #6
 8002362:	440b      	add	r3, r1
 8002364:	330c      	adds	r3, #12
 8002366:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002368:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800236c:	4a2a      	ldr	r2, [pc, #168]	@ (8002418 <TIMER_run_us+0x2d0>)
 800236e:	019b      	lsls	r3, r3, #6
 8002370:	4413      	add	r3, r2
 8002372:	3310      	adds	r3, #16
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8002378:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800237c:	4a26      	ldr	r2, [pc, #152]	@ (8002418 <TIMER_run_us+0x2d0>)
 800237e:	019b      	lsls	r3, r3, #6
 8002380:	4413      	add	r3, r2
 8002382:	3308      	adds	r3, #8
 8002384:	2200      	movs	r2, #0
 8002386:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8002388:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800238c:	019b      	lsls	r3, r3, #6
 800238e:	4a22      	ldr	r2, [pc, #136]	@ (8002418 <TIMER_run_us+0x2d0>)
 8002390:	4413      	add	r3, r2
 8002392:	4618      	mov	r0, r3
 8002394:	f003 f981 	bl	800569a <HAL_TIM_Base_Init>

	if(enable_irq)
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d014      	beq.n	80023c8 <TIMER_run_us+0x280>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 800239e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023a2:	4618      	mov	r0, r3
 80023a4:	f000 fbd2 	bl	8002b4c <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 80023a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023ac:	4a1b      	ldr	r2, [pc, #108]	@ (800241c <TIMER_run_us+0x2d4>)
 80023ae:	56d3      	ldrsb	r3, [r2, r3]
 80023b0:	2201      	movs	r2, #1
 80023b2:	2104      	movs	r1, #4
 80023b4:	4618      	mov	r0, r3
 80023b6:	f001 feea 	bl	800418e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 80023ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023be:	4a17      	ldr	r2, [pc, #92]	@ (800241c <TIMER_run_us+0x2d4>)
 80023c0:	56d3      	ldrsb	r3, [r2, r3]
 80023c2:	4618      	mov	r0, r3
 80023c4:	f001 feff 	bl	80041c6 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 80023c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023cc:	019b      	lsls	r3, r3, #6
 80023ce:	4a12      	ldr	r2, [pc, #72]	@ (8002418 <TIMER_run_us+0x2d0>)
 80023d0:	4413      	add	r3, r2
 80023d2:	4618      	mov	r0, r3
 80023d4:	f003 f995 	bl	8005702 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 80023d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023dc:	4a0e      	ldr	r2, [pc, #56]	@ (8002418 <TIMER_run_us+0x2d0>)
 80023de:	019b      	lsls	r3, r3, #6
 80023e0:	4413      	add	r3, r2
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023ea:	490b      	ldr	r1, [pc, #44]	@ (8002418 <TIMER_run_us+0x2d0>)
 80023ec:	019b      	lsls	r3, r3, #6
 80023ee:	440b      	add	r3, r1
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f042 0201 	orr.w	r2, r2, #1
 80023f6:	601a      	str	r2, [r3, #0]
}
 80023f8:	bf00      	nop
 80023fa:	3758      	adds	r7, #88	@ 0x58
 80023fc:	46bd      	mov	sp, r7
 80023fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002402:	bf00      	nop
 8002404:	f3af 8000 	nop.w
 8002408:	d4a51000 	.word	0xd4a51000
 800240c:	000000e8 	.word	0x000000e8
 8002410:	40021000 	.word	0x40021000
 8002414:	20000000 	.word	0x20000000
 8002418:	200008e8 	.word	0x200008e8
 800241c:	0800d268 	.word	0x0800d268

08002420 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	4603      	mov	r3, r0
 8002428:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 800242a:	79fb      	ldrb	r3, [r7, #7]
 800242c:	4a05      	ldr	r2, [pc, #20]	@ (8002444 <TIMER_read+0x24>)
 800242e:	019b      	lsls	r3, r3, #6
 8002430:	4413      	add	r3, r2
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002436:	b29b      	uxth	r3, r3
}
 8002438:	4618      	mov	r0, r3
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	bc80      	pop	{r7}
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	200008e8 	.word	0x200008e8

08002448 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	4603      	mov	r3, r0
 8002450:	460a      	mov	r2, r1
 8002452:	71fb      	strb	r3, [r7, #7]
 8002454:	4613      	mov	r3, r2
 8002456:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8002458:	88bb      	ldrh	r3, [r7, #4]
 800245a:	1e59      	subs	r1, r3, #1
 800245c:	79fb      	ldrb	r3, [r7, #7]
 800245e:	4a0a      	ldr	r2, [pc, #40]	@ (8002488 <TIMER_set_period+0x40>)
 8002460:	019b      	lsls	r3, r3, #6
 8002462:	4413      	add	r3, r2
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	460a      	mov	r2, r1
 8002468:	62da      	str	r2, [r3, #44]	@ 0x2c
 800246a:	88bb      	ldrh	r3, [r7, #4]
 800246c:	1e5a      	subs	r2, r3, #1
 800246e:	79fb      	ldrb	r3, [r7, #7]
 8002470:	4611      	mov	r1, r2
 8002472:	4a05      	ldr	r2, [pc, #20]	@ (8002488 <TIMER_set_period+0x40>)
 8002474:	019b      	lsls	r3, r3, #6
 8002476:	4413      	add	r3, r2
 8002478:	330c      	adds	r3, #12
 800247a:	6019      	str	r1, [r3, #0]
}
 800247c:	bf00      	nop
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	bc80      	pop	{r7}
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	200008e8 	.word	0x200008e8

0800248c <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	4603      	mov	r3, r0
 8002494:	460a      	mov	r2, r1
 8002496:	71fb      	strb	r3, [r7, #7]
 8002498:	4613      	mov	r3, r2
 800249a:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 800249c:	88bb      	ldrh	r3, [r7, #4]
 800249e:	1e59      	subs	r1, r3, #1
 80024a0:	79fb      	ldrb	r3, [r7, #7]
 80024a2:	4a05      	ldr	r2, [pc, #20]	@ (80024b8 <TIMER_set_prescaler+0x2c>)
 80024a4:	019b      	lsls	r3, r3, #6
 80024a6:	4413      	add	r3, r2
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	460a      	mov	r2, r1
 80024ac:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80024ae:	bf00      	nop
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bc80      	pop	{r7}
 80024b6:	4770      	bx	lr
 80024b8:	200008e8 	.word	0x200008e8

080024bc <TIMER_enable_PWM>:

void TIMER_enable_PWM(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b092      	sub	sp, #72	@ 0x48
 80024c0:	af02      	add	r7, sp, #8
 80024c2:	60b9      	str	r1, [r7, #8]
 80024c4:	607b      	str	r3, [r7, #4]
 80024c6:	4603      	mov	r3, r0
 80024c8:	73fb      	strb	r3, [r7, #15]
 80024ca:	4613      	mov	r3, r2
 80024cc:	81bb      	strh	r3, [r7, #12]
	switch(timer_id)
 80024ce:	7bfb      	ldrb	r3, [r7, #15]
 80024d0:	2b03      	cmp	r3, #3
 80024d2:	f200 8227 	bhi.w	8002924 <TIMER_enable_PWM+0x468>
 80024d6:	a201      	add	r2, pc, #4	@ (adr r2, 80024dc <TIMER_enable_PWM+0x20>)
 80024d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024dc:	080024ed 	.word	0x080024ed
 80024e0:	08002635 	.word	0x08002635
 80024e4:	0800279d 	.word	0x0800279d
 80024e8:	08002895 	.word	0x08002895
	{
		case TIMER1_ID:
			if(negative_channel)
 80024ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d054      	beq.n	800259c <TIMER_enable_PWM+0xe0>
			{
				if(remap)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d011      	beq.n	800251c <TIMER_enable_PWM+0x60>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 80024f8:	4ba5      	ldr	r3, [pc, #660]	@ (8002790 <TIMER_enable_PWM+0x2d4>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002500:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002504:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002508:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800250c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800250e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002510:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002514:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002516:	4a9e      	ldr	r2, [pc, #632]	@ (8002790 <TIMER_enable_PWM+0x2d4>)
 8002518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800251a:	6053      	str	r3, [r2, #4]
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	2b08      	cmp	r3, #8
 8002520:	d02d      	beq.n	800257e <TIMER_enable_PWM+0xc2>
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	2b08      	cmp	r3, #8
 8002526:	f200 8081 	bhi.w	800262c <TIMER_enable_PWM+0x170>
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d003      	beq.n	8002538 <TIMER_enable_PWM+0x7c>
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	2b04      	cmp	r3, #4
 8002534:	d014      	beq.n	8002560 <TIMER_enable_PWM+0xa4>
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					default:	break;
 8002536:	e079      	b.n	800262c <TIMER_enable_PWM+0x170>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <TIMER_enable_PWM+0x86>
 800253e:	4895      	ldr	r0, [pc, #596]	@ (8002794 <TIMER_enable_PWM+0x2d8>)
 8002540:	e000      	b.n	8002544 <TIMER_enable_PWM+0x88>
 8002542:	4895      	ldr	r0, [pc, #596]	@ (8002798 <TIMER_enable_PWM+0x2dc>)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <TIMER_enable_PWM+0x92>
 800254a:	2180      	movs	r1, #128	@ 0x80
 800254c:	e001      	b.n	8002552 <TIMER_enable_PWM+0x96>
 800254e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002552:	2303      	movs	r3, #3
 8002554:	9300      	str	r3, [sp, #0]
 8002556:	2300      	movs	r3, #0
 8002558:	2202      	movs	r2, #2
 800255a:	f7ff fa41 	bl	80019e0 <BSP_GPIO_PinCfg>
 800255e:	e068      	b.n	8002632 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <TIMER_enable_PWM+0xae>
 8002566:	2101      	movs	r1, #1
 8002568:	e001      	b.n	800256e <TIMER_enable_PWM+0xb2>
 800256a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800256e:	2303      	movs	r3, #3
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	2300      	movs	r3, #0
 8002574:	2202      	movs	r2, #2
 8002576:	4888      	ldr	r0, [pc, #544]	@ (8002798 <TIMER_enable_PWM+0x2dc>)
 8002578:	f7ff fa32 	bl	80019e0 <BSP_GPIO_PinCfg>
 800257c:	e059      	b.n	8002632 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <TIMER_enable_PWM+0xcc>
 8002584:	2102      	movs	r1, #2
 8002586:	e001      	b.n	800258c <TIMER_enable_PWM+0xd0>
 8002588:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800258c:	2303      	movs	r3, #3
 800258e:	9300      	str	r3, [sp, #0]
 8002590:	2300      	movs	r3, #0
 8002592:	2202      	movs	r2, #2
 8002594:	4880      	ldr	r0, [pc, #512]	@ (8002798 <TIMER_enable_PWM+0x2dc>)
 8002596:	f7ff fa23 	bl	80019e0 <BSP_GPIO_PinCfg>
 800259a:	e04a      	b.n	8002632 <TIMER_enable_PWM+0x176>
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	2b0c      	cmp	r3, #12
 80025a0:	d846      	bhi.n	8002630 <TIMER_enable_PWM+0x174>
 80025a2:	a201      	add	r2, pc, #4	@ (adr r2, 80025a8 <TIMER_enable_PWM+0xec>)
 80025a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025a8:	080025dd 	.word	0x080025dd
 80025ac:	08002631 	.word	0x08002631
 80025b0:	08002631 	.word	0x08002631
 80025b4:	08002631 	.word	0x08002631
 80025b8:	080025f1 	.word	0x080025f1
 80025bc:	08002631 	.word	0x08002631
 80025c0:	08002631 	.word	0x08002631
 80025c4:	08002631 	.word	0x08002631
 80025c8:	08002605 	.word	0x08002605
 80025cc:	08002631 	.word	0x08002631
 80025d0:	08002631 	.word	0x08002631
 80025d4:	08002631 	.word	0x08002631
 80025d8:	08002619 	.word	0x08002619
			}
			else
			{
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80025dc:	2303      	movs	r3, #3
 80025de:	9300      	str	r3, [sp, #0]
 80025e0:	2300      	movs	r3, #0
 80025e2:	2202      	movs	r2, #2
 80025e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80025e8:	486a      	ldr	r0, [pc, #424]	@ (8002794 <TIMER_enable_PWM+0x2d8>)
 80025ea:	f7ff f9f9 	bl	80019e0 <BSP_GPIO_PinCfg>
 80025ee:	e020      	b.n	8002632 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80025f0:	2303      	movs	r3, #3
 80025f2:	9300      	str	r3, [sp, #0]
 80025f4:	2300      	movs	r3, #0
 80025f6:	2202      	movs	r2, #2
 80025f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80025fc:	4865      	ldr	r0, [pc, #404]	@ (8002794 <TIMER_enable_PWM+0x2d8>)
 80025fe:	f7ff f9ef 	bl	80019e0 <BSP_GPIO_PinCfg>
 8002602:	e016      	b.n	8002632 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002604:	2303      	movs	r3, #3
 8002606:	9300      	str	r3, [sp, #0]
 8002608:	2300      	movs	r3, #0
 800260a:	2202      	movs	r2, #2
 800260c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002610:	4860      	ldr	r0, [pc, #384]	@ (8002794 <TIMER_enable_PWM+0x2d8>)
 8002612:	f7ff f9e5 	bl	80019e0 <BSP_GPIO_PinCfg>
 8002616:	e00c      	b.n	8002632 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002618:	2303      	movs	r3, #3
 800261a:	9300      	str	r3, [sp, #0]
 800261c:	2300      	movs	r3, #0
 800261e:	2202      	movs	r2, #2
 8002620:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002624:	485b      	ldr	r0, [pc, #364]	@ (8002794 <TIMER_enable_PWM+0x2d8>)
 8002626:	f7ff f9db 	bl	80019e0 <BSP_GPIO_PinCfg>
 800262a:	e002      	b.n	8002632 <TIMER_enable_PWM+0x176>
					default:	break;
 800262c:	bf00      	nop
 800262e:	e17a      	b.n	8002926 <TIMER_enable_PWM+0x46a>
					default:	break;
 8002630:	bf00      	nop
				}
			}
			break;
 8002632:	e178      	b.n	8002926 <TIMER_enable_PWM+0x46a>
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	2b0c      	cmp	r3, #12
 8002638:	f200 80a1 	bhi.w	800277e <TIMER_enable_PWM+0x2c2>
 800263c:	a201      	add	r2, pc, #4	@ (adr r2, 8002644 <TIMER_enable_PWM+0x188>)
 800263e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002642:	bf00      	nop
 8002644:	08002679 	.word	0x08002679
 8002648:	0800277f 	.word	0x0800277f
 800264c:	0800277f 	.word	0x0800277f
 8002650:	0800277f 	.word	0x0800277f
 8002654:	0800268b 	.word	0x0800268b
 8002658:	0800277f 	.word	0x0800277f
 800265c:	0800277f 	.word	0x0800277f
 8002660:	0800277f 	.word	0x0800277f
 8002664:	080026db 	.word	0x080026db
 8002668:	0800277f 	.word	0x0800277f
 800266c:	0800277f 	.word	0x0800277f
 8002670:	0800277f 	.word	0x0800277f
 8002674:	0800272d 	.word	0x0800272d
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002678:	2303      	movs	r3, #3
 800267a:	9300      	str	r3, [sp, #0]
 800267c:	2300      	movs	r3, #0
 800267e:	2202      	movs	r2, #2
 8002680:	2101      	movs	r1, #1
 8002682:	4844      	ldr	r0, [pc, #272]	@ (8002794 <TIMER_enable_PWM+0x2d8>)
 8002684:	f7ff f9ac 	bl	80019e0 <BSP_GPIO_PinCfg>
					break;
 8002688:	e080      	b.n	800278c <TIMER_enable_PWM+0x2d0>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d001      	beq.n	8002694 <TIMER_enable_PWM+0x1d8>
 8002690:	4841      	ldr	r0, [pc, #260]	@ (8002798 <TIMER_enable_PWM+0x2dc>)
 8002692:	e000      	b.n	8002696 <TIMER_enable_PWM+0x1da>
 8002694:	483f      	ldr	r0, [pc, #252]	@ (8002794 <TIMER_enable_PWM+0x2d8>)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <TIMER_enable_PWM+0x1e4>
 800269c:	2108      	movs	r1, #8
 800269e:	e000      	b.n	80026a2 <TIMER_enable_PWM+0x1e6>
 80026a0:	2102      	movs	r1, #2
 80026a2:	2303      	movs	r3, #3
 80026a4:	9300      	str	r3, [sp, #0]
 80026a6:	2300      	movs	r3, #0
 80026a8:	2202      	movs	r2, #2
 80026aa:	f7ff f999 	bl	80019e0 <BSP_GPIO_PinCfg>
					if (remap)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d066      	beq.n	8002782 <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80026b4:	4b36      	ldr	r3, [pc, #216]	@ (8002790 <TIMER_enable_PWM+0x2d4>)
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80026ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80026c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026c4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80026c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80026ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80026d2:	4a2f      	ldr	r2, [pc, #188]	@ (8002790 <TIMER_enable_PWM+0x2d4>)
 80026d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026d6:	6053      	str	r3, [r2, #4]
					break;
 80026d8:	e053      	b.n	8002782 <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <TIMER_enable_PWM+0x228>
 80026e0:	482d      	ldr	r0, [pc, #180]	@ (8002798 <TIMER_enable_PWM+0x2dc>)
 80026e2:	e000      	b.n	80026e6 <TIMER_enable_PWM+0x22a>
 80026e4:	482b      	ldr	r0, [pc, #172]	@ (8002794 <TIMER_enable_PWM+0x2d8>)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d002      	beq.n	80026f2 <TIMER_enable_PWM+0x236>
 80026ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026f0:	e000      	b.n	80026f4 <TIMER_enable_PWM+0x238>
 80026f2:	2104      	movs	r1, #4
 80026f4:	2303      	movs	r3, #3
 80026f6:	9300      	str	r3, [sp, #0]
 80026f8:	2300      	movs	r3, #0
 80026fa:	2202      	movs	r2, #2
 80026fc:	f7ff f970 	bl	80019e0 <BSP_GPIO_PinCfg>
					if(remap)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d03f      	beq.n	8002786 <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8002706:	4b22      	ldr	r3, [pc, #136]	@ (8002790 <TIMER_enable_PWM+0x2d4>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	637b      	str	r3, [r7, #52]	@ 0x34
 800270c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800270e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002712:	637b      	str	r3, [r7, #52]	@ 0x34
 8002714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002716:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800271a:	637b      	str	r3, [r7, #52]	@ 0x34
 800271c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800271e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002722:	637b      	str	r3, [r7, #52]	@ 0x34
 8002724:	4a1a      	ldr	r2, [pc, #104]	@ (8002790 <TIMER_enable_PWM+0x2d4>)
 8002726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002728:	6053      	str	r3, [r2, #4]
					break;
 800272a:	e02c      	b.n	8002786 <TIMER_enable_PWM+0x2ca>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <TIMER_enable_PWM+0x27a>
 8002732:	4819      	ldr	r0, [pc, #100]	@ (8002798 <TIMER_enable_PWM+0x2dc>)
 8002734:	e000      	b.n	8002738 <TIMER_enable_PWM+0x27c>
 8002736:	4817      	ldr	r0, [pc, #92]	@ (8002794 <TIMER_enable_PWM+0x2d8>)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d002      	beq.n	8002744 <TIMER_enable_PWM+0x288>
 800273e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002742:	e000      	b.n	8002746 <TIMER_enable_PWM+0x28a>
 8002744:	2108      	movs	r1, #8
 8002746:	2303      	movs	r3, #3
 8002748:	9300      	str	r3, [sp, #0]
 800274a:	2300      	movs	r3, #0
 800274c:	2202      	movs	r2, #2
 800274e:	f7ff f947 	bl	80019e0 <BSP_GPIO_PinCfg>
					if (remap)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d018      	beq.n	800278a <TIMER_enable_PWM+0x2ce>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8002758:	4b0d      	ldr	r3, [pc, #52]	@ (8002790 <TIMER_enable_PWM+0x2d4>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800275e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002760:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002764:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002768:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800276c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800276e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002770:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002774:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002776:	4a06      	ldr	r2, [pc, #24]	@ (8002790 <TIMER_enable_PWM+0x2d4>)
 8002778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800277a:	6053      	str	r3, [r2, #4]
					break;
 800277c:	e005      	b.n	800278a <TIMER_enable_PWM+0x2ce>
				default:	break;
 800277e:	bf00      	nop
 8002780:	e0d1      	b.n	8002926 <TIMER_enable_PWM+0x46a>
					break;
 8002782:	bf00      	nop
 8002784:	e0cf      	b.n	8002926 <TIMER_enable_PWM+0x46a>
					break;
 8002786:	bf00      	nop
 8002788:	e0cd      	b.n	8002926 <TIMER_enable_PWM+0x46a>
					break;
 800278a:	bf00      	nop
			}
			break;
 800278c:	e0cb      	b.n	8002926 <TIMER_enable_PWM+0x46a>
 800278e:	bf00      	nop
 8002790:	40010000 	.word	0x40010000
 8002794:	40010800 	.word	0x40010800
 8002798:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d011      	beq.n	80027c6 <TIMER_enable_PWM+0x30a>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 80027a2:	4b7f      	ldr	r3, [pc, #508]	@ (80029a0 <TIMER_enable_PWM+0x4e4>)
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80027a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027aa:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80027ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80027b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027b2:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80027b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80027b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027ba:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 80027be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80027c0:	4a77      	ldr	r2, [pc, #476]	@ (80029a0 <TIMER_enable_PWM+0x4e4>)
 80027c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027c4:	6053      	str	r3, [r2, #4]
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	2b0c      	cmp	r3, #12
 80027ca:	d861      	bhi.n	8002890 <TIMER_enable_PWM+0x3d4>
 80027cc:	a201      	add	r2, pc, #4	@ (adr r2, 80027d4 <TIMER_enable_PWM+0x318>)
 80027ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027d2:	bf00      	nop
 80027d4:	08002809 	.word	0x08002809
 80027d8:	08002891 	.word	0x08002891
 80027dc:	08002891 	.word	0x08002891
 80027e0:	08002891 	.word	0x08002891
 80027e4:	08002825 	.word	0x08002825
 80027e8:	08002891 	.word	0x08002891
 80027ec:	08002891 	.word	0x08002891
 80027f0:	08002891 	.word	0x08002891
 80027f4:	08002841 	.word	0x08002841
 80027f8:	08002891 	.word	0x08002891
 80027fc:	08002891 	.word	0x08002891
 8002800:	08002891 	.word	0x08002891
 8002804:	08002869 	.word	0x08002869
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d001      	beq.n	8002812 <TIMER_enable_PWM+0x356>
 800280e:	4865      	ldr	r0, [pc, #404]	@ (80029a4 <TIMER_enable_PWM+0x4e8>)
 8002810:	e000      	b.n	8002814 <TIMER_enable_PWM+0x358>
 8002812:	4865      	ldr	r0, [pc, #404]	@ (80029a8 <TIMER_enable_PWM+0x4ec>)
 8002814:	2303      	movs	r3, #3
 8002816:	9300      	str	r3, [sp, #0]
 8002818:	2300      	movs	r3, #0
 800281a:	2202      	movs	r2, #2
 800281c:	2140      	movs	r1, #64	@ 0x40
 800281e:	f7ff f8df 	bl	80019e0 <BSP_GPIO_PinCfg>
 8002822:	e036      	b.n	8002892 <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <TIMER_enable_PWM+0x372>
 800282a:	485e      	ldr	r0, [pc, #376]	@ (80029a4 <TIMER_enable_PWM+0x4e8>)
 800282c:	e000      	b.n	8002830 <TIMER_enable_PWM+0x374>
 800282e:	485e      	ldr	r0, [pc, #376]	@ (80029a8 <TIMER_enable_PWM+0x4ec>)
 8002830:	2303      	movs	r3, #3
 8002832:	9300      	str	r3, [sp, #0]
 8002834:	2300      	movs	r3, #0
 8002836:	2202      	movs	r2, #2
 8002838:	2180      	movs	r1, #128	@ 0x80
 800283a:	f7ff f8d1 	bl	80019e0 <BSP_GPIO_PinCfg>
 800283e:	e028      	b.n	8002892 <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <TIMER_enable_PWM+0x38e>
 8002846:	4857      	ldr	r0, [pc, #348]	@ (80029a4 <TIMER_enable_PWM+0x4e8>)
 8002848:	e000      	b.n	800284c <TIMER_enable_PWM+0x390>
 800284a:	4858      	ldr	r0, [pc, #352]	@ (80029ac <TIMER_enable_PWM+0x4f0>)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d002      	beq.n	8002858 <TIMER_enable_PWM+0x39c>
 8002852:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002856:	e000      	b.n	800285a <TIMER_enable_PWM+0x39e>
 8002858:	2101      	movs	r1, #1
 800285a:	2303      	movs	r3, #3
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	2300      	movs	r3, #0
 8002860:	2202      	movs	r2, #2
 8002862:	f7ff f8bd 	bl	80019e0 <BSP_GPIO_PinCfg>
 8002866:	e014      	b.n	8002892 <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <TIMER_enable_PWM+0x3b6>
 800286e:	484d      	ldr	r0, [pc, #308]	@ (80029a4 <TIMER_enable_PWM+0x4e8>)
 8002870:	e000      	b.n	8002874 <TIMER_enable_PWM+0x3b8>
 8002872:	484e      	ldr	r0, [pc, #312]	@ (80029ac <TIMER_enable_PWM+0x4f0>)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d002      	beq.n	8002880 <TIMER_enable_PWM+0x3c4>
 800287a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800287e:	e000      	b.n	8002882 <TIMER_enable_PWM+0x3c6>
 8002880:	2102      	movs	r1, #2
 8002882:	2303      	movs	r3, #3
 8002884:	9300      	str	r3, [sp, #0]
 8002886:	2300      	movs	r3, #0
 8002888:	2202      	movs	r2, #2
 800288a:	f7ff f8a9 	bl	80019e0 <BSP_GPIO_PinCfg>
 800288e:	e000      	b.n	8002892 <TIMER_enable_PWM+0x3d6>
				default:	break;
 8002890:	bf00      	nop
			}
			break;
 8002892:	e048      	b.n	8002926 <TIMER_enable_PWM+0x46a>
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	2b0c      	cmp	r3, #12
 8002898:	d842      	bhi.n	8002920 <TIMER_enable_PWM+0x464>
 800289a:	a201      	add	r2, pc, #4	@ (adr r2, 80028a0 <TIMER_enable_PWM+0x3e4>)
 800289c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028a0:	080028d5 	.word	0x080028d5
 80028a4:	08002921 	.word	0x08002921
 80028a8:	08002921 	.word	0x08002921
 80028ac:	08002921 	.word	0x08002921
 80028b0:	080028e7 	.word	0x080028e7
 80028b4:	08002921 	.word	0x08002921
 80028b8:	08002921 	.word	0x08002921
 80028bc:	08002921 	.word	0x08002921
 80028c0:	080028f9 	.word	0x080028f9
 80028c4:	08002921 	.word	0x08002921
 80028c8:	08002921 	.word	0x08002921
 80028cc:	08002921 	.word	0x08002921
 80028d0:	0800290d 	.word	0x0800290d
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80028d4:	2303      	movs	r3, #3
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	2300      	movs	r3, #0
 80028da:	2202      	movs	r2, #2
 80028dc:	2140      	movs	r1, #64	@ 0x40
 80028de:	4833      	ldr	r0, [pc, #204]	@ (80029ac <TIMER_enable_PWM+0x4f0>)
 80028e0:	f7ff f87e 	bl	80019e0 <BSP_GPIO_PinCfg>
 80028e4:	e01d      	b.n	8002922 <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80028e6:	2303      	movs	r3, #3
 80028e8:	9300      	str	r3, [sp, #0]
 80028ea:	2300      	movs	r3, #0
 80028ec:	2202      	movs	r2, #2
 80028ee:	2180      	movs	r1, #128	@ 0x80
 80028f0:	482e      	ldr	r0, [pc, #184]	@ (80029ac <TIMER_enable_PWM+0x4f0>)
 80028f2:	f7ff f875 	bl	80019e0 <BSP_GPIO_PinCfg>
 80028f6:	e014      	b.n	8002922 <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80028f8:	2303      	movs	r3, #3
 80028fa:	9300      	str	r3, [sp, #0]
 80028fc:	2300      	movs	r3, #0
 80028fe:	2202      	movs	r2, #2
 8002900:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002904:	4829      	ldr	r0, [pc, #164]	@ (80029ac <TIMER_enable_PWM+0x4f0>)
 8002906:	f7ff f86b 	bl	80019e0 <BSP_GPIO_PinCfg>
 800290a:	e00a      	b.n	8002922 <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 800290c:	2303      	movs	r3, #3
 800290e:	9300      	str	r3, [sp, #0]
 8002910:	2300      	movs	r3, #0
 8002912:	2202      	movs	r2, #2
 8002914:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002918:	4824      	ldr	r0, [pc, #144]	@ (80029ac <TIMER_enable_PWM+0x4f0>)
 800291a:	f7ff f861 	bl	80019e0 <BSP_GPIO_PinCfg>
 800291e:	e000      	b.n	8002922 <TIMER_enable_PWM+0x466>
				default:	break;
 8002920:	bf00      	nop
			}
			break;
 8002922:	e000      	b.n	8002926 <TIMER_enable_PWM+0x46a>
		default:
			break;
 8002924:	bf00      	nop
	}

	TIM_OC_InitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 8002926:	2360      	movs	r3, #96	@ 0x60
 8002928:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 800292a:	2300      	movs	r3, #0
 800292c:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 800292e:	2300      	movs	r3, #0
 8002930:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002932:	2300      	movs	r3, #0
 8002934:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 8002936:	2300      	movs	r3, #0
 8002938:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 800293a:	2300      	movs	r3, #0
 800293c:	62bb      	str	r3, [r7, #40]	@ 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 800293e:	2300      	movs	r3, #0
 8002940:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 8002942:	7bfb      	ldrb	r3, [r7, #15]
 8002944:	019b      	lsls	r3, r3, #6
 8002946:	4a1a      	ldr	r2, [pc, #104]	@ (80029b0 <TIMER_enable_PWM+0x4f4>)
 8002948:	4413      	add	r3, r2
 800294a:	4618      	mov	r0, r3
 800294c:	f002 fefc 	bl	8005748 <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 8002950:	7bfb      	ldrb	r3, [r7, #15]
 8002952:	019b      	lsls	r3, r3, #6
 8002954:	4a16      	ldr	r2, [pc, #88]	@ (80029b0 <TIMER_enable_PWM+0x4f4>)
 8002956:	4413      	add	r3, r2
 8002958:	f107 0110 	add.w	r1, r7, #16
 800295c:	68ba      	ldr	r2, [r7, #8]
 800295e:	4618      	mov	r0, r3
 8002960:	f002 ff58 	bl	8005814 <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 8002964:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002966:	2b00      	cmp	r3, #0
 8002968:	d008      	beq.n	800297c <TIMER_enable_PWM+0x4c0>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 800296a:	7bfb      	ldrb	r3, [r7, #15]
 800296c:	019b      	lsls	r3, r3, #6
 800296e:	4a10      	ldr	r2, [pc, #64]	@ (80029b0 <TIMER_enable_PWM+0x4f4>)
 8002970:	4413      	add	r3, r2
 8002972:	68b9      	ldr	r1, [r7, #8]
 8002974:	4618      	mov	r0, r3
 8002976:	f003 f9e1 	bl	8005d3c <HAL_TIMEx_PWMN_Start>
 800297a:	e007      	b.n	800298c <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 800297c:	7bfb      	ldrb	r3, [r7, #15]
 800297e:	019b      	lsls	r3, r3, #6
 8002980:	4a0b      	ldr	r2, [pc, #44]	@ (80029b0 <TIMER_enable_PWM+0x4f4>)
 8002982:	4413      	add	r3, r2
 8002984:	68b9      	ldr	r1, [r7, #8]
 8002986:	4618      	mov	r0, r3
 8002988:	f002 ff12 	bl	80057b0 <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 800298c:	89ba      	ldrh	r2, [r7, #12]
 800298e:	7bfb      	ldrb	r3, [r7, #15]
 8002990:	68b9      	ldr	r1, [r7, #8]
 8002992:	4618      	mov	r0, r3
 8002994:	f000 f80e 	bl	80029b4 <TIMER_set_duty>
}
 8002998:	bf00      	nop
 800299a:	3740      	adds	r7, #64	@ 0x40
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	40010000 	.word	0x40010000
 80029a4:	40011000 	.word	0x40011000
 80029a8:	40010800 	.word	0x40010800
 80029ac:	40010c00 	.word	0x40010c00
 80029b0:	200008e8 	.word	0x200008e8

080029b4 <TIMER_set_duty>:
 * duty : [0..1000]
 * 				1000 = 100%
 * 				0 = 0%
 */
void TIMER_set_duty(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	4603      	mov	r3, r0
 80029bc:	6039      	str	r1, [r7, #0]
 80029be:	71fb      	strb	r3, [r7, #7]
 80029c0:	4613      	mov	r3, r2
 80029c2:	80bb      	strh	r3, [r7, #4]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas tre plus grand que 1000 !
 80029c4:	88bb      	ldrh	r3, [r7, #4]
 80029c6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80029ca:	bf28      	it	cs
 80029cc:	f44f 737a 	movcs.w	r3, #1000	@ 0x3e8
 80029d0:	80bb      	strh	r3, [r7, #4]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 80029d2:	88bb      	ldrh	r3, [r7, #4]
 80029d4:	79fa      	ldrb	r2, [r7, #7]
 80029d6:	491d      	ldr	r1, [pc, #116]	@ (8002a4c <TIMER_set_duty+0x98>)
 80029d8:	0192      	lsls	r2, r2, #6
 80029da:	440a      	add	r2, r1
 80029dc:	320c      	adds	r2, #12
 80029de:	6812      	ldr	r2, [r2, #0]
 80029e0:	3201      	adds	r2, #1
 80029e2:	fb02 f303 	mul.w	r3, r2, r3
 80029e6:	4a1a      	ldr	r2, [pc, #104]	@ (8002a50 <TIMER_set_duty+0x9c>)
 80029e8:	fba2 2303 	umull	r2, r3, r2, r3
 80029ec:	099b      	lsrs	r3, r3, #6
 80029ee:	80bb      	strh	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d107      	bne.n	8002a06 <TIMER_set_duty+0x52>
 80029f6:	79fb      	ldrb	r3, [r7, #7]
 80029f8:	4a14      	ldr	r2, [pc, #80]	@ (8002a4c <TIMER_set_duty+0x98>)
 80029fa:	019b      	lsls	r3, r3, #6
 80029fc:	4413      	add	r3, r2
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	88ba      	ldrh	r2, [r7, #4]
 8002a02:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002a04:	e01c      	b.n	8002a40 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	2b04      	cmp	r3, #4
 8002a0a:	d107      	bne.n	8002a1c <TIMER_set_duty+0x68>
 8002a0c:	79fb      	ldrb	r3, [r7, #7]
 8002a0e:	4a0f      	ldr	r2, [pc, #60]	@ (8002a4c <TIMER_set_duty+0x98>)
 8002a10:	019b      	lsls	r3, r3, #6
 8002a12:	4413      	add	r3, r2
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	88bb      	ldrh	r3, [r7, #4]
 8002a18:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002a1a:	e011      	b.n	8002a40 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	2b08      	cmp	r3, #8
 8002a20:	d107      	bne.n	8002a32 <TIMER_set_duty+0x7e>
 8002a22:	79fb      	ldrb	r3, [r7, #7]
 8002a24:	4a09      	ldr	r2, [pc, #36]	@ (8002a4c <TIMER_set_duty+0x98>)
 8002a26:	019b      	lsls	r3, r3, #6
 8002a28:	4413      	add	r3, r2
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	88bb      	ldrh	r3, [r7, #4]
 8002a2e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002a30:	e006      	b.n	8002a40 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002a32:	79fb      	ldrb	r3, [r7, #7]
 8002a34:	4a05      	ldr	r2, [pc, #20]	@ (8002a4c <TIMER_set_duty+0x98>)
 8002a36:	019b      	lsls	r3, r3, #6
 8002a38:	4413      	add	r3, r2
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	88bb      	ldrh	r3, [r7, #4]
 8002a3e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002a40:	bf00      	nop
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bc80      	pop	{r7}
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	200008e8 	.word	0x200008e8
 8002a50:	10624dd3 	.word	0x10624dd3

08002a54 <TIMER_get_phandler>:
/**
 * @brief	accesseur sur le handler.
 * @func 	void TIMER_get_phandler(void)
 *///Rcupration de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 8002a5e:	79fb      	ldrb	r3, [r7, #7]
 8002a60:	019b      	lsls	r3, r3, #6
 8002a62:	4a03      	ldr	r2, [pc, #12]	@ (8002a70 <TIMER_get_phandler+0x1c>)
 8002a64:	4413      	add	r3, r2
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bc80      	pop	{r7}
 8002a6e:	4770      	bx	lr
 8002a70:	200008e8 	.word	0x200008e8

08002a74 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8002a74:	b480      	push	{r7}
 8002a76:	af00      	add	r7, sp, #0

}
 8002a78:	bf00      	nop
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bc80      	pop	{r7}
 8002a7e:	4770      	bx	lr

08002a80 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0

}
 8002a84:	bf00      	nop
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bc80      	pop	{r7}
 8002a8a:	4770      	bx	lr

08002a8c <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0

}
 8002a90:	bf00      	nop
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bc80      	pop	{r7}
 8002a96:	4770      	bx	lr

08002a98 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0

}
 8002a9c:	bf00      	nop
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bc80      	pop	{r7}
 8002aa2:	4770      	bx	lr

08002aa4 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002aa8:	4b07      	ldr	r3, [pc, #28]	@ (8002ac8 <TIM1_UP_IRQHandler+0x24>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d106      	bne.n	8002ac4 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002ab6:	4b04      	ldr	r3, [pc, #16]	@ (8002ac8 <TIM1_UP_IRQHandler+0x24>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f06f 0201 	mvn.w	r2, #1
 8002abe:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002ac0:	f7ff ffd8 	bl	8002a74 <TIMER1_user_handler_it>
	}
}
 8002ac4:	bf00      	nop
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	200008e8 	.word	0x200008e8

08002acc <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002ad0:	4b07      	ldr	r3, [pc, #28]	@ (8002af0 <TIM2_IRQHandler+0x24>)
 8002ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad4:	68db      	ldr	r3, [r3, #12]
 8002ad6:	f003 0301 	and.w	r3, r3, #1
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d106      	bne.n	8002aec <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002ade:	4b04      	ldr	r3, [pc, #16]	@ (8002af0 <TIM2_IRQHandler+0x24>)
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae2:	f06f 0201 	mvn.w	r2, #1
 8002ae6:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002ae8:	f7ff ffca 	bl	8002a80 <TIMER2_user_handler_it>
	}
}
 8002aec:	bf00      	nop
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	200008e8 	.word	0x200008e8

08002af4 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8002af4:	b580      	push	{r7, lr}
 8002af6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002af8:	4b08      	ldr	r3, [pc, #32]	@ (8002b1c <TIM3_IRQHandler+0x28>)
 8002afa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	f003 0301 	and.w	r3, r3, #1
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d107      	bne.n	8002b18 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002b08:	4b04      	ldr	r3, [pc, #16]	@ (8002b1c <TIM3_IRQHandler+0x28>)
 8002b0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b0e:	f06f 0201 	mvn.w	r2, #1
 8002b12:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002b14:	f7ff ffba 	bl	8002a8c <TIMER3_user_handler_it>
	}
}
 8002b18:	bf00      	nop
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	200008e8 	.word	0x200008e8

08002b20 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8002b20:	b580      	push	{r7, lr}
 8002b22:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002b24:	4b08      	ldr	r3, [pc, #32]	@ (8002b48 <TIM4_IRQHandler+0x28>)
 8002b26:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	f003 0301 	and.w	r3, r3, #1
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d107      	bne.n	8002b44 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002b34:	4b04      	ldr	r3, [pc, #16]	@ (8002b48 <TIM4_IRQHandler+0x28>)
 8002b36:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002b3a:	f06f 0201 	mvn.w	r2, #1
 8002b3e:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002b40:	f7ff ffaa 	bl	8002a98 <TIMER4_user_handler_it>
	}
}
 8002b44:	bf00      	nop
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	200008e8 	.word	0x200008e8

08002b4c <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	4603      	mov	r3, r0
 8002b54:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 8002b56:	79fb      	ldrb	r3, [r7, #7]
 8002b58:	2b03      	cmp	r3, #3
 8002b5a:	d825      	bhi.n	8002ba8 <clear_it_status+0x5c>
 8002b5c:	a201      	add	r2, pc, #4	@ (adr r2, 8002b64 <clear_it_status+0x18>)
 8002b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b62:	bf00      	nop
 8002b64:	08002b75 	.word	0x08002b75
 8002b68:	08002b81 	.word	0x08002b81
 8002b6c:	08002b8d 	.word	0x08002b8d
 8002b70:	08002b9b 	.word	0x08002b9b
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8002b74:	4b0f      	ldr	r3, [pc, #60]	@ (8002bb4 <clear_it_status+0x68>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f06f 0201 	mvn.w	r2, #1
 8002b7c:	611a      	str	r2, [r3, #16]
			break;
 8002b7e:	e014      	b.n	8002baa <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8002b80:	4b0c      	ldr	r3, [pc, #48]	@ (8002bb4 <clear_it_status+0x68>)
 8002b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b84:	f06f 0201 	mvn.w	r2, #1
 8002b88:	611a      	str	r2, [r3, #16]
			break;
 8002b8a:	e00e      	b.n	8002baa <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8002b8c:	4b09      	ldr	r3, [pc, #36]	@ (8002bb4 <clear_it_status+0x68>)
 8002b8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b92:	f06f 0201 	mvn.w	r2, #1
 8002b96:	611a      	str	r2, [r3, #16]
			break;
 8002b98:	e007      	b.n	8002baa <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002b9a:	4b06      	ldr	r3, [pc, #24]	@ (8002bb4 <clear_it_status+0x68>)
 8002b9c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002ba0:	f06f 0201 	mvn.w	r2, #1
 8002ba4:	611a      	str	r2, [r3, #16]
			break;
 8002ba6:	e000      	b.n	8002baa <clear_it_status+0x5e>
		default:
			break;
 8002ba8:	bf00      	nop

	}
}
 8002baa:	bf00      	nop
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bc80      	pop	{r7}
 8002bb2:	4770      	bx	lr
 8002bb4:	200008e8 	.word	0x200008e8

08002bb8 <__NVIC_EnableIRQ>:
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	db0b      	blt.n	8002be2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bca:	79fb      	ldrb	r3, [r7, #7]
 8002bcc:	f003 021f 	and.w	r2, r3, #31
 8002bd0:	4906      	ldr	r1, [pc, #24]	@ (8002bec <__NVIC_EnableIRQ+0x34>)
 8002bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd6:	095b      	lsrs	r3, r3, #5
 8002bd8:	2001      	movs	r0, #1
 8002bda:	fa00 f202 	lsl.w	r2, r0, r2
 8002bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002be2:	bf00      	nop
 8002be4:	370c      	adds	r7, #12
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bc80      	pop	{r7}
 8002bea:	4770      	bx	lr
 8002bec:	e000e100 	.word	0xe000e100

08002bf0 <__NVIC_DisableIRQ>:
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	db12      	blt.n	8002c28 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c02:	79fb      	ldrb	r3, [r7, #7]
 8002c04:	f003 021f 	and.w	r2, r3, #31
 8002c08:	490a      	ldr	r1, [pc, #40]	@ (8002c34 <__NVIC_DisableIRQ+0x44>)
 8002c0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c0e:	095b      	lsrs	r3, r3, #5
 8002c10:	2001      	movs	r0, #1
 8002c12:	fa00 f202 	lsl.w	r2, r0, r2
 8002c16:	3320      	adds	r3, #32
 8002c18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002c1c:	f3bf 8f4f 	dsb	sy
}
 8002c20:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002c22:	f3bf 8f6f 	isb	sy
}
 8002c26:	bf00      	nop
}
 8002c28:	bf00      	nop
 8002c2a:	370c      	adds	r7, #12
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bc80      	pop	{r7}
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	e000e100 	.word	0xe000e100

08002c38 <__NVIC_SystemReset>:
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002c3c:	f3bf 8f4f 	dsb	sy
}
 8002c40:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002c42:	4b06      	ldr	r3, [pc, #24]	@ (8002c5c <__NVIC_SystemReset+0x24>)
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002c4a:	4904      	ldr	r1, [pc, #16]	@ (8002c5c <__NVIC_SystemReset+0x24>)
 8002c4c:	4b04      	ldr	r3, [pc, #16]	@ (8002c60 <__NVIC_SystemReset+0x28>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002c52:	f3bf 8f4f 	dsb	sy
}
 8002c56:	bf00      	nop
    __NOP();
 8002c58:	bf00      	nop
 8002c5a:	e7fd      	b.n	8002c58 <__NVIC_SystemReset+0x20>
 8002c5c:	e000ed00 	.word	0xe000ed00
 8002c60:	05fa0004 	.word	0x05fa0004

08002c64 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	6039      	str	r1, [r7, #0]
 8002c6e:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c76:	d806      	bhi.n	8002c86 <UART_init+0x22>
 8002c78:	4a56      	ldr	r2, [pc, #344]	@ (8002dd4 <UART_init+0x170>)
 8002c7a:	218a      	movs	r1, #138	@ 0x8a
 8002c7c:	4856      	ldr	r0, [pc, #344]	@ (8002dd8 <UART_init+0x174>)
 8002c7e:	f004 f969 	bl	8006f54 <printf>
 8002c82:	f7ff ffd9 	bl	8002c38 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8002c86:	79fb      	ldrb	r3, [r7, #7]
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d906      	bls.n	8002c9a <UART_init+0x36>
 8002c8c:	4a53      	ldr	r2, [pc, #332]	@ (8002ddc <UART_init+0x178>)
 8002c8e:	218b      	movs	r1, #139	@ 0x8b
 8002c90:	4851      	ldr	r0, [pc, #324]	@ (8002dd8 <UART_init+0x174>)
 8002c92:	f004 f95f 	bl	8006f54 <printf>
 8002c96:	f7ff ffcf 	bl	8002c38 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8002c9a:	79fb      	ldrb	r3, [r7, #7]
 8002c9c:	4a50      	ldr	r2, [pc, #320]	@ (8002de0 <UART_init+0x17c>)
 8002c9e:	2100      	movs	r1, #0
 8002ca0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8002ca4:	79fb      	ldrb	r3, [r7, #7]
 8002ca6:	4a4f      	ldr	r2, [pc, #316]	@ (8002de4 <UART_init+0x180>)
 8002ca8:	2100      	movs	r1, #0
 8002caa:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8002cac:	79fb      	ldrb	r3, [r7, #7]
 8002cae:	4a4e      	ldr	r2, [pc, #312]	@ (8002de8 <UART_init+0x184>)
 8002cb0:	2100      	movs	r1, #0
 8002cb2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8002cb6:	79fa      	ldrb	r2, [r7, #7]
 8002cb8:	79fb      	ldrb	r3, [r7, #7]
 8002cba:	494c      	ldr	r1, [pc, #304]	@ (8002dec <UART_init+0x188>)
 8002cbc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002cc0:	494b      	ldr	r1, [pc, #300]	@ (8002df0 <UART_init+0x18c>)
 8002cc2:	019b      	lsls	r3, r3, #6
 8002cc4:	440b      	add	r3, r1
 8002cc6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8002cc8:	79fb      	ldrb	r3, [r7, #7]
 8002cca:	4a49      	ldr	r2, [pc, #292]	@ (8002df0 <UART_init+0x18c>)
 8002ccc:	019b      	lsls	r3, r3, #6
 8002cce:	4413      	add	r3, r2
 8002cd0:	3304      	adds	r3, #4
 8002cd2:	683a      	ldr	r2, [r7, #0]
 8002cd4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8002cd6:	79fb      	ldrb	r3, [r7, #7]
 8002cd8:	4a45      	ldr	r2, [pc, #276]	@ (8002df0 <UART_init+0x18c>)
 8002cda:	019b      	lsls	r3, r3, #6
 8002cdc:	4413      	add	r3, r2
 8002cde:	3308      	adds	r3, #8
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8002ce4:	79fb      	ldrb	r3, [r7, #7]
 8002ce6:	4a42      	ldr	r2, [pc, #264]	@ (8002df0 <UART_init+0x18c>)
 8002ce8:	019b      	lsls	r3, r3, #6
 8002cea:	4413      	add	r3, r2
 8002cec:	330c      	adds	r3, #12
 8002cee:	2200      	movs	r2, #0
 8002cf0:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8002cf2:	79fb      	ldrb	r3, [r7, #7]
 8002cf4:	4a3e      	ldr	r2, [pc, #248]	@ (8002df0 <UART_init+0x18c>)
 8002cf6:	019b      	lsls	r3, r3, #6
 8002cf8:	4413      	add	r3, r2
 8002cfa:	3310      	adds	r3, #16
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8002d00:	79fb      	ldrb	r3, [r7, #7]
 8002d02:	4a3b      	ldr	r2, [pc, #236]	@ (8002df0 <UART_init+0x18c>)
 8002d04:	019b      	lsls	r3, r3, #6
 8002d06:	4413      	add	r3, r2
 8002d08:	3318      	adds	r3, #24
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8002d0e:	79fb      	ldrb	r3, [r7, #7]
 8002d10:	4a37      	ldr	r2, [pc, #220]	@ (8002df0 <UART_init+0x18c>)
 8002d12:	019b      	lsls	r3, r3, #6
 8002d14:	4413      	add	r3, r2
 8002d16:	3314      	adds	r3, #20
 8002d18:	220c      	movs	r2, #12
 8002d1a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8002d1c:	79fb      	ldrb	r3, [r7, #7]
 8002d1e:	4a34      	ldr	r2, [pc, #208]	@ (8002df0 <UART_init+0x18c>)
 8002d20:	019b      	lsls	r3, r3, #6
 8002d22:	4413      	add	r3, r2
 8002d24:	331c      	adds	r3, #28
 8002d26:	2200      	movs	r2, #0
 8002d28:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
 8002d2c:	019b      	lsls	r3, r3, #6
 8002d2e:	4a30      	ldr	r2, [pc, #192]	@ (8002df0 <UART_init+0x18c>)
 8002d30:	4413      	add	r3, r2
 8002d32:	4618      	mov	r0, r3
 8002d34:	f003 f894 	bl	8005e60 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8002d38:	79fb      	ldrb	r3, [r7, #7]
 8002d3a:	4a2d      	ldr	r2, [pc, #180]	@ (8002df0 <UART_init+0x18c>)
 8002d3c:	019b      	lsls	r3, r3, #6
 8002d3e:	4413      	add	r3, r2
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	68da      	ldr	r2, [r3, #12]
 8002d44:	79fb      	ldrb	r3, [r7, #7]
 8002d46:	492a      	ldr	r1, [pc, #168]	@ (8002df0 <UART_init+0x18c>)
 8002d48:	019b      	lsls	r3, r3, #6
 8002d4a:	440b      	add	r3, r1
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002d52:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8002d54:	79fb      	ldrb	r3, [r7, #7]
 8002d56:	4a27      	ldr	r2, [pc, #156]	@ (8002df4 <UART_init+0x190>)
 8002d58:	56d3      	ldrsb	r3, [r2, r3]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	2101      	movs	r1, #1
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f001 fa15 	bl	800418e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002d64:	79fb      	ldrb	r3, [r7, #7]
 8002d66:	4a23      	ldr	r2, [pc, #140]	@ (8002df4 <UART_init+0x190>)
 8002d68:	56d3      	ldrsb	r3, [r2, r3]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f001 fa2b 	bl	80041c6 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8002d70:	79fb      	ldrb	r3, [r7, #7]
 8002d72:	019b      	lsls	r3, r3, #6
 8002d74:	4a1e      	ldr	r2, [pc, #120]	@ (8002df0 <UART_init+0x18c>)
 8002d76:	1898      	adds	r0, r3, r2
 8002d78:	79fb      	ldrb	r3, [r7, #7]
 8002d7a:	79fa      	ldrb	r2, [r7, #7]
 8002d7c:	4919      	ldr	r1, [pc, #100]	@ (8002de4 <UART_init+0x180>)
 8002d7e:	5c8a      	ldrb	r2, [r1, r2]
 8002d80:	01db      	lsls	r3, r3, #7
 8002d82:	4413      	add	r3, r2
 8002d84:	4a1c      	ldr	r2, [pc, #112]	@ (8002df8 <UART_init+0x194>)
 8002d86:	4413      	add	r3, r2
 8002d88:	2201      	movs	r2, #1
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	f003 f8f9 	bl	8005f82 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8002d90:	4b1a      	ldr	r3, [pc, #104]	@ (8002dfc <UART_init+0x198>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	6898      	ldr	r0, [r3, #8]
 8002d96:	2300      	movs	r3, #0
 8002d98:	2202      	movs	r2, #2
 8002d9a:	2100      	movs	r1, #0
 8002d9c:	f004 f93a 	bl	8007014 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8002da0:	4b16      	ldr	r3, [pc, #88]	@ (8002dfc <UART_init+0x198>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	68d8      	ldr	r0, [r3, #12]
 8002da6:	2300      	movs	r3, #0
 8002da8:	2202      	movs	r2, #2
 8002daa:	2100      	movs	r1, #0
 8002dac:	f004 f932 	bl	8007014 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8002db0:	4b12      	ldr	r3, [pc, #72]	@ (8002dfc <UART_init+0x198>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	6858      	ldr	r0, [r3, #4]
 8002db6:	2300      	movs	r3, #0
 8002db8:	2202      	movs	r2, #2
 8002dba:	2100      	movs	r1, #0
 8002dbc:	f004 f92a 	bl	8007014 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8002dc0:	79fb      	ldrb	r3, [r7, #7]
 8002dc2:	4a0f      	ldr	r2, [pc, #60]	@ (8002e00 <UART_init+0x19c>)
 8002dc4:	2101      	movs	r1, #1
 8002dc6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002dca:	bf00      	nop
 8002dcc:	3708      	adds	r7, #8
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	0800cf20 	.word	0x0800cf20
 8002dd8:	0800cf30 	.word	0x0800cf30
 8002ddc:	0800cf6c 	.word	0x0800cf6c
 8002de0:	20000c2c 	.word	0x20000c2c
 8002de4:	20000c28 	.word	0x20000c28
 8002de8:	20000c38 	.word	0x20000c38
 8002dec:	20000010 	.word	0x20000010
 8002df0:	200009e8 	.word	0x200009e8
 8002df4:	0800d26c 	.word	0x0800d26c
 8002df8:	20000aa8 	.word	0x20000aa8
 8002dfc:	20000448 	.word	0x20000448
 8002e00:	20000c44 	.word	0x20000c44

08002e04 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8002e0e:	79fb      	ldrb	r3, [r7, #7]
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d906      	bls.n	8002e22 <UART_data_ready+0x1e>
 8002e14:	4a07      	ldr	r2, [pc, #28]	@ (8002e34 <UART_data_ready+0x30>)
 8002e16:	21cd      	movs	r1, #205	@ 0xcd
 8002e18:	4807      	ldr	r0, [pc, #28]	@ (8002e38 <UART_data_ready+0x34>)
 8002e1a:	f004 f89b 	bl	8006f54 <printf>
 8002e1e:	f7ff ff0b 	bl	8002c38 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8002e22:	79fb      	ldrb	r3, [r7, #7]
 8002e24:	4a05      	ldr	r2, [pc, #20]	@ (8002e3c <UART_data_ready+0x38>)
 8002e26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3708      	adds	r7, #8
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	0800cf6c 	.word	0x0800cf6c
 8002e38:	0800cf30 	.word	0x0800cf30
 8002e3c:	20000c38 	.word	0x20000c38

08002e40 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8002e4a:	79fb      	ldrb	r3, [r7, #7]
 8002e4c:	2b02      	cmp	r3, #2
 8002e4e:	d906      	bls.n	8002e5e <UART_get_next_byte+0x1e>
 8002e50:	4a22      	ldr	r2, [pc, #136]	@ (8002edc <UART_get_next_byte+0x9c>)
 8002e52:	21d9      	movs	r1, #217	@ 0xd9
 8002e54:	4822      	ldr	r0, [pc, #136]	@ (8002ee0 <UART_get_next_byte+0xa0>)
 8002e56:	f004 f87d 	bl	8006f54 <printf>
 8002e5a:	f7ff feed 	bl	8002c38 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8002e5e:	79fb      	ldrb	r3, [r7, #7]
 8002e60:	4a20      	ldr	r2, [pc, #128]	@ (8002ee4 <UART_get_next_byte+0xa4>)
 8002e62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <UART_get_next_byte+0x2e>
		return 0;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	e031      	b.n	8002ed2 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8002e6e:	79fa      	ldrb	r2, [r7, #7]
 8002e70:	79fb      	ldrb	r3, [r7, #7]
 8002e72:	491d      	ldr	r1, [pc, #116]	@ (8002ee8 <UART_get_next_byte+0xa8>)
 8002e74:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002e78:	491c      	ldr	r1, [pc, #112]	@ (8002eec <UART_get_next_byte+0xac>)
 8002e7a:	01d2      	lsls	r2, r2, #7
 8002e7c:	440a      	add	r2, r1
 8002e7e:	4413      	add	r3, r2
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8002e84:	79fb      	ldrb	r3, [r7, #7]
 8002e86:	4a18      	ldr	r2, [pc, #96]	@ (8002ee8 <UART_get_next_byte+0xa8>)
 8002e88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e8c:	1c5a      	adds	r2, r3, #1
 8002e8e:	79fb      	ldrb	r3, [r7, #7]
 8002e90:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e94:	4914      	ldr	r1, [pc, #80]	@ (8002ee8 <UART_get_next_byte+0xa8>)
 8002e96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002e9a:	79fb      	ldrb	r3, [r7, #7]
 8002e9c:	4a14      	ldr	r2, [pc, #80]	@ (8002ef0 <UART_get_next_byte+0xb0>)
 8002e9e:	56d3      	ldrsb	r3, [r2, r3]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7ff fea5 	bl	8002bf0 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8002ea6:	79fb      	ldrb	r3, [r7, #7]
 8002ea8:	4a12      	ldr	r2, [pc, #72]	@ (8002ef4 <UART_get_next_byte+0xb4>)
 8002eaa:	5cd3      	ldrb	r3, [r2, r3]
 8002eac:	4619      	mov	r1, r3
 8002eae:	79fb      	ldrb	r3, [r7, #7]
 8002eb0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ee8 <UART_get_next_byte+0xa8>)
 8002eb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eb6:	4299      	cmp	r1, r3
 8002eb8:	d104      	bne.n	8002ec4 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8002eba:	79fb      	ldrb	r3, [r7, #7]
 8002ebc:	4a09      	ldr	r2, [pc, #36]	@ (8002ee4 <UART_get_next_byte+0xa4>)
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002ec4:	79fb      	ldrb	r3, [r7, #7]
 8002ec6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ef0 <UART_get_next_byte+0xb0>)
 8002ec8:	56d3      	ldrsb	r3, [r2, r3]
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7ff fe74 	bl	8002bb8 <__NVIC_EnableIRQ>
	return ret;
 8002ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	0800cf6c 	.word	0x0800cf6c
 8002ee0:	0800cf30 	.word	0x0800cf30
 8002ee4:	20000c38 	.word	0x20000c38
 8002ee8:	20000c2c 	.word	0x20000c2c
 8002eec:	20000aa8 	.word	0x20000aa8
 8002ef0:	0800d26c 	.word	0x0800d26c
 8002ef4:	20000c28 	.word	0x20000c28

08002ef8 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	4603      	mov	r3, r0
 8002f00:	460a      	mov	r2, r1
 8002f02:	71fb      	strb	r3, [r7, #7]
 8002f04:	4613      	mov	r3, r2
 8002f06:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8002f08:	79fb      	ldrb	r3, [r7, #7]
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d907      	bls.n	8002f1e <UART_putc+0x26>
 8002f0e:	4a16      	ldr	r2, [pc, #88]	@ (8002f68 <UART_putc+0x70>)
 8002f10:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 8002f14:	4815      	ldr	r0, [pc, #84]	@ (8002f6c <UART_putc+0x74>)
 8002f16:	f004 f81d 	bl	8006f54 <printf>
 8002f1a:	f7ff fe8d 	bl	8002c38 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8002f1e:	79fb      	ldrb	r3, [r7, #7]
 8002f20:	4a13      	ldr	r2, [pc, #76]	@ (8002f70 <UART_putc+0x78>)
 8002f22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d019      	beq.n	8002f5e <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002f2a:	79fb      	ldrb	r3, [r7, #7]
 8002f2c:	4a11      	ldr	r2, [pc, #68]	@ (8002f74 <UART_putc+0x7c>)
 8002f2e:	56d3      	ldrsb	r3, [r2, r3]
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7ff fe5d 	bl	8002bf0 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8002f36:	79fb      	ldrb	r3, [r7, #7]
 8002f38:	019b      	lsls	r3, r3, #6
 8002f3a:	4a0f      	ldr	r2, [pc, #60]	@ (8002f78 <UART_putc+0x80>)
 8002f3c:	4413      	add	r3, r2
 8002f3e:	1db9      	adds	r1, r7, #6
 8002f40:	2201      	movs	r2, #1
 8002f42:	4618      	mov	r0, r3
 8002f44:	f002 ffd9 	bl	8005efa <HAL_UART_Transmit_IT>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002f4c:	79fb      	ldrb	r3, [r7, #7]
 8002f4e:	4a09      	ldr	r2, [pc, #36]	@ (8002f74 <UART_putc+0x7c>)
 8002f50:	56d3      	ldrsb	r3, [r2, r3]
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7ff fe30 	bl	8002bb8 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8002f58:	7bfb      	ldrb	r3, [r7, #15]
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d0e5      	beq.n	8002f2a <UART_putc+0x32>
	}
}
 8002f5e:	bf00      	nop
 8002f60:	3710      	adds	r7, #16
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	0800cf6c 	.word	0x0800cf6c
 8002f6c:	0800cf30 	.word	0x0800cf30
 8002f70:	20000c44 	.word	0x20000c44
 8002f74:	0800d26c 	.word	0x0800d26c
 8002f78:	200009e8 	.word	0x200009e8

08002f7c <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b087      	sub	sp, #28
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	4603      	mov	r3, r0
 8002f84:	60b9      	str	r1, [r7, #8]
 8002f86:	607a      	str	r2, [r7, #4]
 8002f88:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8002f8a:	7bfb      	ldrb	r3, [r7, #15]
 8002f8c:	4a13      	ldr	r2, [pc, #76]	@ (8002fdc <UART_impolite_force_puts_on_uart+0x60>)
 8002f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d01d      	beq.n	8002fd2 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8002f96:	7bfb      	ldrb	r3, [r7, #15]
 8002f98:	4a11      	ldr	r2, [pc, #68]	@ (8002fe0 <UART_impolite_force_puts_on_uart+0x64>)
 8002f9a:	019b      	lsls	r3, r3, #6
 8002f9c:	4413      	add	r3, r2
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	617b      	str	r3, [r7, #20]
 8002fa6:	e010      	b.n	8002fca <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8002fa8:	bf00      	nop
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d0f9      	beq.n	8002faa <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8002fb6:	68ba      	ldr	r2, [r7, #8]
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	4413      	add	r3, r2
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	617b      	str	r3, [r7, #20]
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d3ea      	bcc.n	8002fa8 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8002fd2:	bf00      	nop
 8002fd4:	371c      	adds	r7, #28
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bc80      	pop	{r7}
 8002fda:	4770      	bx	lr
 8002fdc:	20000c44 	.word	0x20000c44
 8002fe0:	200009e8 	.word	0x200009e8

08002fe4 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8002fe8:	4802      	ldr	r0, [pc, #8]	@ (8002ff4 <USART1_IRQHandler+0x10>)
 8002fea:	f003 f81f 	bl	800602c <HAL_UART_IRQHandler>
}
 8002fee:	bf00      	nop
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	200009e8 	.word	0x200009e8

08002ff8 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8002ffc:	4802      	ldr	r0, [pc, #8]	@ (8003008 <USART2_IRQHandler+0x10>)
 8002ffe:	f003 f815 	bl	800602c <HAL_UART_IRQHandler>
}
 8003002:	bf00      	nop
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	20000a28 	.word	0x20000a28

0800300c <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8003010:	4802      	ldr	r0, [pc, #8]	@ (800301c <USART3_IRQHandler+0x10>)
 8003012:	f003 f80b 	bl	800602c <HAL_UART_IRQHandler>
}
 8003016:	bf00      	nop
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	20000a68 	.word	0x20000a68

08003020 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a24      	ldr	r2, [pc, #144]	@ (80030c0 <HAL_UART_RxCpltCallback+0xa0>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d102      	bne.n	8003038 <HAL_UART_RxCpltCallback+0x18>
 8003032:	2300      	movs	r3, #0
 8003034:	73fb      	strb	r3, [r7, #15]
 8003036:	e00e      	b.n	8003056 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a21      	ldr	r2, [pc, #132]	@ (80030c4 <HAL_UART_RxCpltCallback+0xa4>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d102      	bne.n	8003048 <HAL_UART_RxCpltCallback+0x28>
 8003042:	2301      	movs	r3, #1
 8003044:	73fb      	strb	r3, [r7, #15]
 8003046:	e006      	b.n	8003056 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a1e      	ldr	r2, [pc, #120]	@ (80030c8 <HAL_UART_RxCpltCallback+0xa8>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d131      	bne.n	80030b6 <HAL_UART_RxCpltCallback+0x96>
 8003052:	2302      	movs	r3, #2
 8003054:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8003056:	7bfb      	ldrb	r3, [r7, #15]
 8003058:	4a1c      	ldr	r2, [pc, #112]	@ (80030cc <HAL_UART_RxCpltCallback+0xac>)
 800305a:	2101      	movs	r1, #1
 800305c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8003060:	7bfb      	ldrb	r3, [r7, #15]
 8003062:	4a1b      	ldr	r2, [pc, #108]	@ (80030d0 <HAL_UART_RxCpltCallback+0xb0>)
 8003064:	5cd3      	ldrb	r3, [r2, r3]
 8003066:	3301      	adds	r3, #1
 8003068:	425a      	negs	r2, r3
 800306a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800306e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003072:	bf58      	it	pl
 8003074:	4253      	negpl	r3, r2
 8003076:	7bfa      	ldrb	r2, [r7, #15]
 8003078:	b2d9      	uxtb	r1, r3
 800307a:	4b15      	ldr	r3, [pc, #84]	@ (80030d0 <HAL_UART_RxCpltCallback+0xb0>)
 800307c:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 800307e:	7bfb      	ldrb	r3, [r7, #15]
 8003080:	019b      	lsls	r3, r3, #6
 8003082:	4a14      	ldr	r2, [pc, #80]	@ (80030d4 <HAL_UART_RxCpltCallback+0xb4>)
 8003084:	1898      	adds	r0, r3, r2
 8003086:	7bfb      	ldrb	r3, [r7, #15]
 8003088:	7bfa      	ldrb	r2, [r7, #15]
 800308a:	4911      	ldr	r1, [pc, #68]	@ (80030d0 <HAL_UART_RxCpltCallback+0xb0>)
 800308c:	5c8a      	ldrb	r2, [r1, r2]
 800308e:	01db      	lsls	r3, r3, #7
 8003090:	4413      	add	r3, r2
 8003092:	4a11      	ldr	r2, [pc, #68]	@ (80030d8 <HAL_UART_RxCpltCallback+0xb8>)
 8003094:	4413      	add	r3, r2
 8003096:	2201      	movs	r2, #1
 8003098:	4619      	mov	r1, r3
 800309a:	f002 ff72 	bl	8005f82 <HAL_UART_Receive_IT>

	if(callback_uart_rx[uart_id] != NULL)
 800309e:	7bfb      	ldrb	r3, [r7, #15]
 80030a0:	4a0e      	ldr	r2, [pc, #56]	@ (80030dc <HAL_UART_RxCpltCallback+0xbc>)
 80030a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d006      	beq.n	80030b8 <HAL_UART_RxCpltCallback+0x98>
		callback_uart_rx[uart_id]();
 80030aa:	7bfb      	ldrb	r3, [r7, #15]
 80030ac:	4a0b      	ldr	r2, [pc, #44]	@ (80030dc <HAL_UART_RxCpltCallback+0xbc>)
 80030ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030b2:	4798      	blx	r3
 80030b4:	e000      	b.n	80030b8 <HAL_UART_RxCpltCallback+0x98>
	else return;
 80030b6:	bf00      	nop
}
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	40013800 	.word	0x40013800
 80030c4:	40004400 	.word	0x40004400
 80030c8:	40004800 	.word	0x40004800
 80030cc:	20000c38 	.word	0x20000c38
 80030d0:	20000c28 	.word	0x20000c28
 80030d4:	200009e8 	.word	0x200009e8
 80030d8:	20000aa8 	.word	0x20000aa8
 80030dc:	20000c50 	.word	0x20000c50

080030e0 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b08c      	sub	sp, #48	@ 0x30
 80030e4:	af02      	add	r7, sp, #8
 80030e6:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	22c0      	movs	r2, #192	@ 0xc0
 80030ee:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2200      	movs	r2, #0
 80030f6:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2200      	movs	r2, #0
 80030fe:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2200      	movs	r2, #0
 8003106:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2200      	movs	r2, #0
 800310e:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	2200      	movs	r2, #0
 8003116:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	2200      	movs	r2, #0
 800311e:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a53      	ldr	r2, [pc, #332]	@ (8003274 <HAL_UART_MspInit+0x194>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d142      	bne.n	80031b0 <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 800312a:	4b53      	ldr	r3, [pc, #332]	@ (8003278 <HAL_UART_MspInit+0x198>)
 800312c:	699b      	ldr	r3, [r3, #24]
 800312e:	4a52      	ldr	r2, [pc, #328]	@ (8003278 <HAL_UART_MspInit+0x198>)
 8003130:	f043 0301 	orr.w	r3, r3, #1
 8003134:	6193      	str	r3, [r2, #24]
 8003136:	4b50      	ldr	r3, [pc, #320]	@ (8003278 <HAL_UART_MspInit+0x198>)
 8003138:	699b      	ldr	r3, [r3, #24]
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	623b      	str	r3, [r7, #32]
 8003140:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8003142:	4b4d      	ldr	r3, [pc, #308]	@ (8003278 <HAL_UART_MspInit+0x198>)
 8003144:	699b      	ldr	r3, [r3, #24]
 8003146:	4a4c      	ldr	r2, [pc, #304]	@ (8003278 <HAL_UART_MspInit+0x198>)
 8003148:	f043 0308 	orr.w	r3, r3, #8
 800314c:	6193      	str	r3, [r2, #24]
 800314e:	4b4a      	ldr	r3, [pc, #296]	@ (8003278 <HAL_UART_MspInit+0x198>)
 8003150:	699b      	ldr	r3, [r3, #24]
 8003152:	f003 0308 	and.w	r3, r3, #8
 8003156:	61fb      	str	r3, [r7, #28]
 8003158:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 800315a:	2303      	movs	r3, #3
 800315c:	9300      	str	r3, [sp, #0]
 800315e:	2301      	movs	r3, #1
 8003160:	2202      	movs	r2, #2
 8003162:	2140      	movs	r1, #64	@ 0x40
 8003164:	4845      	ldr	r0, [pc, #276]	@ (800327c <HAL_UART_MspInit+0x19c>)
 8003166:	f7fe fc3b 	bl	80019e0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800316a:	2303      	movs	r3, #3
 800316c:	9300      	str	r3, [sp, #0]
 800316e:	2301      	movs	r3, #1
 8003170:	2200      	movs	r2, #0
 8003172:	2180      	movs	r1, #128	@ 0x80
 8003174:	4841      	ldr	r0, [pc, #260]	@ (800327c <HAL_UART_MspInit+0x19c>)
 8003176:	f7fe fc33 	bl	80019e0 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 800317a:	4b41      	ldr	r3, [pc, #260]	@ (8003280 <HAL_UART_MspInit+0x1a0>)
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003182:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8003186:	627b      	str	r3, [r7, #36]	@ 0x24
 8003188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318a:	f043 0304 	orr.w	r3, r3, #4
 800318e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003190:	4a3b      	ldr	r2, [pc, #236]	@ (8003280 <HAL_UART_MspInit+0x1a0>)
 8003192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003194:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8003196:	4b38      	ldr	r3, [pc, #224]	@ (8003278 <HAL_UART_MspInit+0x198>)
 8003198:	699b      	ldr	r3, [r3, #24]
 800319a:	4a37      	ldr	r2, [pc, #220]	@ (8003278 <HAL_UART_MspInit+0x198>)
 800319c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031a0:	6193      	str	r3, [r2, #24]
 80031a2:	4b35      	ldr	r3, [pc, #212]	@ (8003278 <HAL_UART_MspInit+0x198>)
 80031a4:	699b      	ldr	r3, [r3, #24]
 80031a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031aa:	61bb      	str	r3, [r7, #24]
 80031ac:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 80031ae:	e05c      	b.n	800326a <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a33      	ldr	r2, [pc, #204]	@ (8003284 <HAL_UART_MspInit+0x1a4>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d128      	bne.n	800320c <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 80031ba:	4b2f      	ldr	r3, [pc, #188]	@ (8003278 <HAL_UART_MspInit+0x198>)
 80031bc:	699b      	ldr	r3, [r3, #24]
 80031be:	4a2e      	ldr	r2, [pc, #184]	@ (8003278 <HAL_UART_MspInit+0x198>)
 80031c0:	f043 0304 	orr.w	r3, r3, #4
 80031c4:	6193      	str	r3, [r2, #24]
 80031c6:	4b2c      	ldr	r3, [pc, #176]	@ (8003278 <HAL_UART_MspInit+0x198>)
 80031c8:	699b      	ldr	r3, [r3, #24]
 80031ca:	f003 0304 	and.w	r3, r3, #4
 80031ce:	617b      	str	r3, [r7, #20]
 80031d0:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80031d2:	2303      	movs	r3, #3
 80031d4:	9300      	str	r3, [sp, #0]
 80031d6:	2301      	movs	r3, #1
 80031d8:	2202      	movs	r2, #2
 80031da:	2104      	movs	r1, #4
 80031dc:	482a      	ldr	r0, [pc, #168]	@ (8003288 <HAL_UART_MspInit+0x1a8>)
 80031de:	f7fe fbff 	bl	80019e0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80031e2:	2303      	movs	r3, #3
 80031e4:	9300      	str	r3, [sp, #0]
 80031e6:	2301      	movs	r3, #1
 80031e8:	2200      	movs	r2, #0
 80031ea:	2108      	movs	r1, #8
 80031ec:	4826      	ldr	r0, [pc, #152]	@ (8003288 <HAL_UART_MspInit+0x1a8>)
 80031ee:	f7fe fbf7 	bl	80019e0 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 80031f2:	4b21      	ldr	r3, [pc, #132]	@ (8003278 <HAL_UART_MspInit+0x198>)
 80031f4:	69db      	ldr	r3, [r3, #28]
 80031f6:	4a20      	ldr	r2, [pc, #128]	@ (8003278 <HAL_UART_MspInit+0x198>)
 80031f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031fc:	61d3      	str	r3, [r2, #28]
 80031fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003278 <HAL_UART_MspInit+0x198>)
 8003200:	69db      	ldr	r3, [r3, #28]
 8003202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003206:	613b      	str	r3, [r7, #16]
 8003208:	693b      	ldr	r3, [r7, #16]
}
 800320a:	e02e      	b.n	800326a <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a1e      	ldr	r2, [pc, #120]	@ (800328c <HAL_UART_MspInit+0x1ac>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d129      	bne.n	800326a <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8003216:	4b18      	ldr	r3, [pc, #96]	@ (8003278 <HAL_UART_MspInit+0x198>)
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	4a17      	ldr	r2, [pc, #92]	@ (8003278 <HAL_UART_MspInit+0x198>)
 800321c:	f043 0308 	orr.w	r3, r3, #8
 8003220:	6193      	str	r3, [r2, #24]
 8003222:	4b15      	ldr	r3, [pc, #84]	@ (8003278 <HAL_UART_MspInit+0x198>)
 8003224:	699b      	ldr	r3, [r3, #24]
 8003226:	f003 0308 	and.w	r3, r3, #8
 800322a:	60fb      	str	r3, [r7, #12]
 800322c:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800322e:	2303      	movs	r3, #3
 8003230:	9300      	str	r3, [sp, #0]
 8003232:	2301      	movs	r3, #1
 8003234:	2202      	movs	r2, #2
 8003236:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800323a:	4810      	ldr	r0, [pc, #64]	@ (800327c <HAL_UART_MspInit+0x19c>)
 800323c:	f7fe fbd0 	bl	80019e0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003240:	2303      	movs	r3, #3
 8003242:	9300      	str	r3, [sp, #0]
 8003244:	2301      	movs	r3, #1
 8003246:	2200      	movs	r2, #0
 8003248:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800324c:	480b      	ldr	r0, [pc, #44]	@ (800327c <HAL_UART_MspInit+0x19c>)
 800324e:	f7fe fbc7 	bl	80019e0 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8003252:	4b09      	ldr	r3, [pc, #36]	@ (8003278 <HAL_UART_MspInit+0x198>)
 8003254:	69db      	ldr	r3, [r3, #28]
 8003256:	4a08      	ldr	r2, [pc, #32]	@ (8003278 <HAL_UART_MspInit+0x198>)
 8003258:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800325c:	61d3      	str	r3, [r2, #28]
 800325e:	4b06      	ldr	r3, [pc, #24]	@ (8003278 <HAL_UART_MspInit+0x198>)
 8003260:	69db      	ldr	r3, [r3, #28]
 8003262:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003266:	60bb      	str	r3, [r7, #8]
 8003268:	68bb      	ldr	r3, [r7, #8]
}
 800326a:	bf00      	nop
 800326c:	3728      	adds	r7, #40	@ 0x28
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	40013800 	.word	0x40013800
 8003278:	40021000 	.word	0x40021000
 800327c:	40010c00 	.word	0x40010c00
 8003280:	40010000 	.word	0x40010000
 8003284:	40004400 	.word	0x40004400
 8003288:	40010800 	.word	0x40010800
 800328c:	40004800 	.word	0x40004800

08003290 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800329c:	2b08      	cmp	r3, #8
 800329e:	d106      	bne.n	80032ae <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	63da      	str	r2, [r3, #60]	@ 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2222      	movs	r2, #34	@ 0x22
 80032aa:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }

}
 80032ae:	bf00      	nop
 80032b0:	370c      	adds	r7, #12
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bc80      	pop	{r7}
 80032b6:	4770      	bx	lr

080032b8 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 80032bc:	4b03      	ldr	r3, [pc, #12]	@ (80032cc <WWDG_IRQHandler+0x14>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4903      	ldr	r1, [pc, #12]	@ (80032d0 <WWDG_IRQHandler+0x18>)
 80032c2:	4618      	mov	r0, r3
 80032c4:	f7fe fe14 	bl	8001ef0 <dump_printf>
	while(1);
 80032c8:	bf00      	nop
 80032ca:	e7fd      	b.n	80032c8 <WWDG_IRQHandler+0x10>
 80032cc:	2000001c 	.word	0x2000001c
 80032d0:	0800cffc 	.word	0x0800cffc

080032d4 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 80032d8:	4b03      	ldr	r3, [pc, #12]	@ (80032e8 <PVD_IRQHandler+0x14>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4903      	ldr	r1, [pc, #12]	@ (80032ec <PVD_IRQHandler+0x18>)
 80032de:	4618      	mov	r0, r3
 80032e0:	f7fe fe06 	bl	8001ef0 <dump_printf>
	while(1);
 80032e4:	bf00      	nop
 80032e6:	e7fd      	b.n	80032e4 <PVD_IRQHandler+0x10>
 80032e8:	2000001c 	.word	0x2000001c
 80032ec:	0800d004 	.word	0x0800d004

080032f0 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 80032f4:	4b03      	ldr	r3, [pc, #12]	@ (8003304 <TAMPER_IRQHandler+0x14>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4903      	ldr	r1, [pc, #12]	@ (8003308 <TAMPER_IRQHandler+0x18>)
 80032fa:	4618      	mov	r0, r3
 80032fc:	f7fe fdf8 	bl	8001ef0 <dump_printf>
	while(1);
 8003300:	bf00      	nop
 8003302:	e7fd      	b.n	8003300 <TAMPER_IRQHandler+0x10>
 8003304:	2000001c 	.word	0x2000001c
 8003308:	0800d008 	.word	0x0800d008

0800330c <FLASH_IRQHandler>:
	dump_printf(msg, "RTC");
	while(1);
}

__weak void FLASH_IRQHandler(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8003310:	4b03      	ldr	r3, [pc, #12]	@ (8003320 <FLASH_IRQHandler+0x14>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4903      	ldr	r1, [pc, #12]	@ (8003324 <FLASH_IRQHandler+0x18>)
 8003316:	4618      	mov	r0, r3
 8003318:	f7fe fdea 	bl	8001ef0 <dump_printf>
	while(1);
 800331c:	bf00      	nop
 800331e:	e7fd      	b.n	800331c <FLASH_IRQHandler+0x10>
 8003320:	2000001c 	.word	0x2000001c
 8003324:	0800d014 	.word	0x0800d014

08003328 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 800332c:	4b03      	ldr	r3, [pc, #12]	@ (800333c <RCC_IRQHandler+0x14>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4903      	ldr	r1, [pc, #12]	@ (8003340 <RCC_IRQHandler+0x18>)
 8003332:	4618      	mov	r0, r3
 8003334:	f7fe fddc 	bl	8001ef0 <dump_printf>
	while(1);
 8003338:	bf00      	nop
 800333a:	e7fd      	b.n	8003338 <RCC_IRQHandler+0x10>
 800333c:	2000001c 	.word	0x2000001c
 8003340:	0800d01c 	.word	0x0800d01c

08003344 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8003348:	4b03      	ldr	r3, [pc, #12]	@ (8003358 <DMA1_Channel2_IRQHandler+0x14>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4903      	ldr	r1, [pc, #12]	@ (800335c <DMA1_Channel2_IRQHandler+0x18>)
 800334e:	4618      	mov	r0, r3
 8003350:	f7fe fdce 	bl	8001ef0 <dump_printf>
	while(1);
 8003354:	bf00      	nop
 8003356:	e7fd      	b.n	8003354 <DMA1_Channel2_IRQHandler+0x10>
 8003358:	2000001c 	.word	0x2000001c
 800335c:	0800d058 	.word	0x0800d058

08003360 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8003364:	4b03      	ldr	r3, [pc, #12]	@ (8003374 <DMA1_Channel3_IRQHandler+0x14>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4903      	ldr	r1, [pc, #12]	@ (8003378 <DMA1_Channel3_IRQHandler+0x18>)
 800336a:	4618      	mov	r0, r3
 800336c:	f7fe fdc0 	bl	8001ef0 <dump_printf>
	while(1);
 8003370:	bf00      	nop
 8003372:	e7fd      	b.n	8003370 <DMA1_Channel3_IRQHandler+0x10>
 8003374:	2000001c 	.word	0x2000001c
 8003378:	0800d068 	.word	0x0800d068

0800337c <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8003380:	4b03      	ldr	r3, [pc, #12]	@ (8003390 <DMA1_Channel4_IRQHandler+0x14>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4903      	ldr	r1, [pc, #12]	@ (8003394 <DMA1_Channel4_IRQHandler+0x18>)
 8003386:	4618      	mov	r0, r3
 8003388:	f7fe fdb2 	bl	8001ef0 <dump_printf>
	while(1);
 800338c:	bf00      	nop
 800338e:	e7fd      	b.n	800338c <DMA1_Channel4_IRQHandler+0x10>
 8003390:	2000001c 	.word	0x2000001c
 8003394:	0800d078 	.word	0x0800d078

08003398 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 800339c:	4b03      	ldr	r3, [pc, #12]	@ (80033ac <DMA1_Channel5_IRQHandler+0x14>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4903      	ldr	r1, [pc, #12]	@ (80033b0 <DMA1_Channel5_IRQHandler+0x18>)
 80033a2:	4618      	mov	r0, r3
 80033a4:	f7fe fda4 	bl	8001ef0 <dump_printf>
	while(1);
 80033a8:	bf00      	nop
 80033aa:	e7fd      	b.n	80033a8 <DMA1_Channel5_IRQHandler+0x10>
 80033ac:	2000001c 	.word	0x2000001c
 80033b0:	0800d088 	.word	0x0800d088

080033b4 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 80033b8:	4b03      	ldr	r3, [pc, #12]	@ (80033c8 <DMA1_Channel6_IRQHandler+0x14>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4903      	ldr	r1, [pc, #12]	@ (80033cc <DMA1_Channel6_IRQHandler+0x18>)
 80033be:	4618      	mov	r0, r3
 80033c0:	f7fe fd96 	bl	8001ef0 <dump_printf>
	while(1);
 80033c4:	bf00      	nop
 80033c6:	e7fd      	b.n	80033c4 <DMA1_Channel6_IRQHandler+0x10>
 80033c8:	2000001c 	.word	0x2000001c
 80033cc:	0800d098 	.word	0x0800d098

080033d0 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 80033d4:	4b03      	ldr	r3, [pc, #12]	@ (80033e4 <DMA1_Channel7_IRQHandler+0x14>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4903      	ldr	r1, [pc, #12]	@ (80033e8 <DMA1_Channel7_IRQHandler+0x18>)
 80033da:	4618      	mov	r0, r3
 80033dc:	f7fe fd88 	bl	8001ef0 <dump_printf>
	while(1);
 80033e0:	bf00      	nop
 80033e2:	e7fd      	b.n	80033e0 <DMA1_Channel7_IRQHandler+0x10>
 80033e4:	2000001c 	.word	0x2000001c
 80033e8:	0800d0a8 	.word	0x0800d0a8

080033ec <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 80033f0:	4b03      	ldr	r3, [pc, #12]	@ (8003400 <ADC1_2_IRQHandler+0x14>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4903      	ldr	r1, [pc, #12]	@ (8003404 <ADC1_2_IRQHandler+0x18>)
 80033f6:	4618      	mov	r0, r3
 80033f8:	f7fe fd7a 	bl	8001ef0 <dump_printf>
	while(1);
 80033fc:	bf00      	nop
 80033fe:	e7fd      	b.n	80033fc <ADC1_2_IRQHandler+0x10>
 8003400:	2000001c 	.word	0x2000001c
 8003404:	0800d0b8 	.word	0x0800d0b8

08003408 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 800340c:	4b03      	ldr	r3, [pc, #12]	@ (800341c <USB_HP_CAN1_TX_IRQHandler+0x14>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4903      	ldr	r1, [pc, #12]	@ (8003420 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8003412:	4618      	mov	r0, r3
 8003414:	f7fe fd6c 	bl	8001ef0 <dump_printf>
	while(1);
 8003418:	bf00      	nop
 800341a:	e7fd      	b.n	8003418 <USB_HP_CAN1_TX_IRQHandler+0x10>
 800341c:	2000001c 	.word	0x2000001c
 8003420:	0800d0c0 	.word	0x0800d0c0

08003424 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8003428:	4b03      	ldr	r3, [pc, #12]	@ (8003438 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4903      	ldr	r1, [pc, #12]	@ (800343c <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 800342e:	4618      	mov	r0, r3
 8003430:	f7fe fd5e 	bl	8001ef0 <dump_printf>
	while(1);
 8003434:	bf00      	nop
 8003436:	e7fd      	b.n	8003434 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8003438:	2000001c 	.word	0x2000001c
 800343c:	0800d0d0 	.word	0x0800d0d0

08003440 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8003444:	4b03      	ldr	r3, [pc, #12]	@ (8003454 <CAN1_RX1_IRQHandler+0x14>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4903      	ldr	r1, [pc, #12]	@ (8003458 <CAN1_RX1_IRQHandler+0x18>)
 800344a:	4618      	mov	r0, r3
 800344c:	f7fe fd50 	bl	8001ef0 <dump_printf>
	while(1);
 8003450:	bf00      	nop
 8003452:	e7fd      	b.n	8003450 <CAN1_RX1_IRQHandler+0x10>
 8003454:	2000001c 	.word	0x2000001c
 8003458:	0800d0e0 	.word	0x0800d0e0

0800345c <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8003460:	4b03      	ldr	r3, [pc, #12]	@ (8003470 <CAN1_SCE_IRQHandler+0x14>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4903      	ldr	r1, [pc, #12]	@ (8003474 <CAN1_SCE_IRQHandler+0x18>)
 8003466:	4618      	mov	r0, r3
 8003468:	f7fe fd42 	bl	8001ef0 <dump_printf>
	while(1);
 800346c:	bf00      	nop
 800346e:	e7fd      	b.n	800346c <CAN1_SCE_IRQHandler+0x10>
 8003470:	2000001c 	.word	0x2000001c
 8003474:	0800d0ec 	.word	0x0800d0ec

08003478 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 800347c:	4b03      	ldr	r3, [pc, #12]	@ (800348c <TIM1_BRK_IRQHandler+0x14>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4903      	ldr	r1, [pc, #12]	@ (8003490 <TIM1_BRK_IRQHandler+0x18>)
 8003482:	4618      	mov	r0, r3
 8003484:	f7fe fd34 	bl	8001ef0 <dump_printf>
	while(1);
 8003488:	bf00      	nop
 800348a:	e7fd      	b.n	8003488 <TIM1_BRK_IRQHandler+0x10>
 800348c:	2000001c 	.word	0x2000001c
 8003490:	0800d100 	.word	0x0800d100

08003494 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8003498:	4b03      	ldr	r3, [pc, #12]	@ (80034a8 <TIM1_TRG_COM_IRQHandler+0x14>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4903      	ldr	r1, [pc, #12]	@ (80034ac <TIM1_TRG_COM_IRQHandler+0x18>)
 800349e:	4618      	mov	r0, r3
 80034a0:	f7fe fd26 	bl	8001ef0 <dump_printf>
	while(1);
 80034a4:	bf00      	nop
 80034a6:	e7fd      	b.n	80034a4 <TIM1_TRG_COM_IRQHandler+0x10>
 80034a8:	2000001c 	.word	0x2000001c
 80034ac:	0800d114 	.word	0x0800d114

080034b0 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 80034b4:	4b03      	ldr	r3, [pc, #12]	@ (80034c4 <TIM1_CC_IRQHandler+0x14>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4903      	ldr	r1, [pc, #12]	@ (80034c8 <TIM1_CC_IRQHandler+0x18>)
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7fe fd18 	bl	8001ef0 <dump_printf>
	while(1);
 80034c0:	bf00      	nop
 80034c2:	e7fd      	b.n	80034c0 <TIM1_CC_IRQHandler+0x10>
 80034c4:	2000001c 	.word	0x2000001c
 80034c8:	0800d124 	.word	0x0800d124

080034cc <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 80034d0:	4b03      	ldr	r3, [pc, #12]	@ (80034e0 <I2C1_EV_IRQHandler+0x14>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4903      	ldr	r1, [pc, #12]	@ (80034e4 <I2C1_EV_IRQHandler+0x18>)
 80034d6:	4618      	mov	r0, r3
 80034d8:	f7fe fd0a 	bl	8001ef0 <dump_printf>
	while(1);
 80034dc:	bf00      	nop
 80034de:	e7fd      	b.n	80034dc <I2C1_EV_IRQHandler+0x10>
 80034e0:	2000001c 	.word	0x2000001c
 80034e4:	0800d144 	.word	0x0800d144

080034e8 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 80034ec:	4b03      	ldr	r3, [pc, #12]	@ (80034fc <I2C1_ER_IRQHandler+0x14>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4903      	ldr	r1, [pc, #12]	@ (8003500 <I2C1_ER_IRQHandler+0x18>)
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7fe fcfc 	bl	8001ef0 <dump_printf>
	while(1);
 80034f8:	bf00      	nop
 80034fa:	e7fd      	b.n	80034f8 <I2C1_ER_IRQHandler+0x10>
 80034fc:	2000001c 	.word	0x2000001c
 8003500:	0800d14c 	.word	0x0800d14c

08003504 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8003508:	4b03      	ldr	r3, [pc, #12]	@ (8003518 <I2C2_EV_IRQHandler+0x14>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4903      	ldr	r1, [pc, #12]	@ (800351c <I2C2_EV_IRQHandler+0x18>)
 800350e:	4618      	mov	r0, r3
 8003510:	f7fe fcee 	bl	8001ef0 <dump_printf>
	while(1);
 8003514:	bf00      	nop
 8003516:	e7fd      	b.n	8003514 <I2C2_EV_IRQHandler+0x10>
 8003518:	2000001c 	.word	0x2000001c
 800351c:	0800d154 	.word	0x0800d154

08003520 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8003524:	4b03      	ldr	r3, [pc, #12]	@ (8003534 <I2C2_ER_IRQHandler+0x14>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4903      	ldr	r1, [pc, #12]	@ (8003538 <I2C2_ER_IRQHandler+0x18>)
 800352a:	4618      	mov	r0, r3
 800352c:	f7fe fce0 	bl	8001ef0 <dump_printf>
	while(1);
 8003530:	bf00      	nop
 8003532:	e7fd      	b.n	8003530 <I2C2_ER_IRQHandler+0x10>
 8003534:	2000001c 	.word	0x2000001c
 8003538:	0800d15c 	.word	0x0800d15c

0800353c <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8003540:	4b03      	ldr	r3, [pc, #12]	@ (8003550 <SPI1_IRQHandler+0x14>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4903      	ldr	r1, [pc, #12]	@ (8003554 <SPI1_IRQHandler+0x18>)
 8003546:	4618      	mov	r0, r3
 8003548:	f7fe fcd2 	bl	8001ef0 <dump_printf>
	while(1);
 800354c:	bf00      	nop
 800354e:	e7fd      	b.n	800354c <SPI1_IRQHandler+0x10>
 8003550:	2000001c 	.word	0x2000001c
 8003554:	0800d164 	.word	0x0800d164

08003558 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 800355c:	4b03      	ldr	r3, [pc, #12]	@ (800356c <SPI2_IRQHandler+0x14>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4903      	ldr	r1, [pc, #12]	@ (8003570 <SPI2_IRQHandler+0x18>)
 8003562:	4618      	mov	r0, r3
 8003564:	f7fe fcc4 	bl	8001ef0 <dump_printf>
	while(1);
 8003568:	bf00      	nop
 800356a:	e7fd      	b.n	8003568 <SPI2_IRQHandler+0x10>
 800356c:	2000001c 	.word	0x2000001c
 8003570:	0800d16c 	.word	0x0800d16c

08003574 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8003578:	4b03      	ldr	r3, [pc, #12]	@ (8003588 <RTC_Alarm_IRQHandler+0x14>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4903      	ldr	r1, [pc, #12]	@ (800358c <RTC_Alarm_IRQHandler+0x18>)
 800357e:	4618      	mov	r0, r3
 8003580:	f7fe fcb6 	bl	8001ef0 <dump_printf>
	while(1);
 8003584:	bf00      	nop
 8003586:	e7fd      	b.n	8003584 <RTC_Alarm_IRQHandler+0x10>
 8003588:	2000001c 	.word	0x2000001c
 800358c:	0800d198 	.word	0x0800d198

08003590 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8003594:	4b03      	ldr	r3, [pc, #12]	@ (80035a4 <USBWakeUp_IRQHandler+0x14>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4903      	ldr	r1, [pc, #12]	@ (80035a8 <USBWakeUp_IRQHandler+0x18>)
 800359a:	4618      	mov	r0, r3
 800359c:	f7fe fca8 	bl	8001ef0 <dump_printf>
}
 80035a0:	bf00      	nop
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	2000001c 	.word	0x2000001c
 80035a8:	0800d1a4 	.word	0x0800d1a4

080035ac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80035ac:	b480      	push	{r7}
 80035ae:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80035b0:	4b15      	ldr	r3, [pc, #84]	@ (8003608 <SystemInit+0x5c>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a14      	ldr	r2, [pc, #80]	@ (8003608 <SystemInit+0x5c>)
 80035b6:	f043 0301 	orr.w	r3, r3, #1
 80035ba:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80035bc:	4b12      	ldr	r3, [pc, #72]	@ (8003608 <SystemInit+0x5c>)
 80035be:	685a      	ldr	r2, [r3, #4]
 80035c0:	4911      	ldr	r1, [pc, #68]	@ (8003608 <SystemInit+0x5c>)
 80035c2:	4b12      	ldr	r3, [pc, #72]	@ (800360c <SystemInit+0x60>)
 80035c4:	4013      	ands	r3, r2
 80035c6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80035c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003608 <SystemInit+0x5c>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a0e      	ldr	r2, [pc, #56]	@ (8003608 <SystemInit+0x5c>)
 80035ce:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 80035d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035d6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80035d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003608 <SystemInit+0x5c>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a0a      	ldr	r2, [pc, #40]	@ (8003608 <SystemInit+0x5c>)
 80035de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035e2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80035e4:	4b08      	ldr	r3, [pc, #32]	@ (8003608 <SystemInit+0x5c>)
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	4a07      	ldr	r2, [pc, #28]	@ (8003608 <SystemInit+0x5c>)
 80035ea:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 80035ee:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80035f0:	4b05      	ldr	r3, [pc, #20]	@ (8003608 <SystemInit+0x5c>)
 80035f2:	f44f 021f 	mov.w	r2, #10420224	@ 0x9f0000
 80035f6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80035f8:	4b05      	ldr	r3, [pc, #20]	@ (8003610 <SystemInit+0x64>)
 80035fa:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80035fe:	609a      	str	r2, [r3, #8]
#endif 
}
 8003600:	bf00      	nop
 8003602:	46bd      	mov	sp, r7
 8003604:	bc80      	pop	{r7}
 8003606:	4770      	bx	lr
 8003608:	40021000 	.word	0x40021000
 800360c:	f8ff0000 	.word	0xf8ff0000
 8003610:	e000ed00 	.word	0xe000ed00

08003614 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8003614:	b480      	push	{r7}
 8003616:	b085      	sub	sp, #20
 8003618:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 800361a:	2300      	movs	r3, #0
 800361c:	60fb      	str	r3, [r7, #12]
 800361e:	2300      	movs	r3, #0
 8003620:	60bb      	str	r3, [r7, #8]
 8003622:	2300      	movs	r3, #0
 8003624:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003626:	4b2f      	ldr	r3, [pc, #188]	@ (80036e4 <SystemCoreClockUpdate+0xd0>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f003 030c 	and.w	r3, r3, #12
 800362e:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2b08      	cmp	r3, #8
 8003634:	d011      	beq.n	800365a <SystemCoreClockUpdate+0x46>
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2b08      	cmp	r3, #8
 800363a:	d83a      	bhi.n	80036b2 <SystemCoreClockUpdate+0x9e>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d003      	beq.n	800364a <SystemCoreClockUpdate+0x36>
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2b04      	cmp	r3, #4
 8003646:	d004      	beq.n	8003652 <SystemCoreClockUpdate+0x3e>
 8003648:	e033      	b.n	80036b2 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800364a:	4b27      	ldr	r3, [pc, #156]	@ (80036e8 <SystemCoreClockUpdate+0xd4>)
 800364c:	4a27      	ldr	r2, [pc, #156]	@ (80036ec <SystemCoreClockUpdate+0xd8>)
 800364e:	601a      	str	r2, [r3, #0]
      break;
 8003650:	e033      	b.n	80036ba <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8003652:	4b25      	ldr	r3, [pc, #148]	@ (80036e8 <SystemCoreClockUpdate+0xd4>)
 8003654:	4a25      	ldr	r2, [pc, #148]	@ (80036ec <SystemCoreClockUpdate+0xd8>)
 8003656:	601a      	str	r2, [r3, #0]
      break;
 8003658:	e02f      	b.n	80036ba <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800365a:	4b22      	ldr	r3, [pc, #136]	@ (80036e4 <SystemCoreClockUpdate+0xd0>)
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003662:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8003664:	4b1f      	ldr	r3, [pc, #124]	@ (80036e4 <SystemCoreClockUpdate+0xd0>)
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800366c:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	0c9b      	lsrs	r3, r3, #18
 8003672:	3302      	adds	r3, #2
 8003674:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d106      	bne.n	800368a <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	4a1c      	ldr	r2, [pc, #112]	@ (80036f0 <SystemCoreClockUpdate+0xdc>)
 8003680:	fb02 f303 	mul.w	r3, r2, r3
 8003684:	4a18      	ldr	r2, [pc, #96]	@ (80036e8 <SystemCoreClockUpdate+0xd4>)
 8003686:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8003688:	e017      	b.n	80036ba <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800368a:	4b16      	ldr	r3, [pc, #88]	@ (80036e4 <SystemCoreClockUpdate+0xd0>)
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003692:	2b00      	cmp	r3, #0
 8003694:	d006      	beq.n	80036a4 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	4a15      	ldr	r2, [pc, #84]	@ (80036f0 <SystemCoreClockUpdate+0xdc>)
 800369a:	fb02 f303 	mul.w	r3, r2, r3
 800369e:	4a12      	ldr	r2, [pc, #72]	@ (80036e8 <SystemCoreClockUpdate+0xd4>)
 80036a0:	6013      	str	r3, [r2, #0]
      break;
 80036a2:	e00a      	b.n	80036ba <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	4a11      	ldr	r2, [pc, #68]	@ (80036ec <SystemCoreClockUpdate+0xd8>)
 80036a8:	fb02 f303 	mul.w	r3, r2, r3
 80036ac:	4a0e      	ldr	r2, [pc, #56]	@ (80036e8 <SystemCoreClockUpdate+0xd4>)
 80036ae:	6013      	str	r3, [r2, #0]
      break;
 80036b0:	e003      	b.n	80036ba <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 80036b2:	4b0d      	ldr	r3, [pc, #52]	@ (80036e8 <SystemCoreClockUpdate+0xd4>)
 80036b4:	4a0d      	ldr	r2, [pc, #52]	@ (80036ec <SystemCoreClockUpdate+0xd8>)
 80036b6:	601a      	str	r2, [r3, #0]
      break;
 80036b8:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80036ba:	4b0a      	ldr	r3, [pc, #40]	@ (80036e4 <SystemCoreClockUpdate+0xd0>)
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	091b      	lsrs	r3, r3, #4
 80036c0:	f003 030f 	and.w	r3, r3, #15
 80036c4:	4a0b      	ldr	r2, [pc, #44]	@ (80036f4 <SystemCoreClockUpdate+0xe0>)
 80036c6:	5cd3      	ldrb	r3, [r2, r3]
 80036c8:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80036ca:	4b07      	ldr	r3, [pc, #28]	@ (80036e8 <SystemCoreClockUpdate+0xd4>)
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	fa22 f303 	lsr.w	r3, r2, r3
 80036d4:	4a04      	ldr	r2, [pc, #16]	@ (80036e8 <SystemCoreClockUpdate+0xd4>)
 80036d6:	6013      	str	r3, [r2, #0]
}
 80036d8:	bf00      	nop
 80036da:	3714      	adds	r7, #20
 80036dc:	46bd      	mov	sp, r7
 80036de:	bc80      	pop	{r7}
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	40021000 	.word	0x40021000
 80036e8:	20000020 	.word	0x20000020
 80036ec:	007a1200 	.word	0x007a1200
 80036f0:	003d0900 	.word	0x003d0900
 80036f4:	0800d270 	.word	0x0800d270

080036f8 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80036fe:	2300      	movs	r3, #0
 8003700:	71fb      	strb	r3, [r7, #7]
 8003702:	e007      	b.n	8003714 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8003704:	79fb      	ldrb	r3, [r7, #7]
 8003706:	4a0b      	ldr	r2, [pc, #44]	@ (8003734 <Systick_init+0x3c>)
 8003708:	2100      	movs	r1, #0
 800370a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800370e:	79fb      	ldrb	r3, [r7, #7]
 8003710:	3301      	adds	r3, #1
 8003712:	71fb      	strb	r3, [r7, #7]
 8003714:	79fb      	ldrb	r3, [r7, #7]
 8003716:	2b0f      	cmp	r3, #15
 8003718:	d9f4      	bls.n	8003704 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 800371a:	2200      	movs	r2, #0
 800371c:	2100      	movs	r1, #0
 800371e:	f04f 30ff 	mov.w	r0, #4294967295
 8003722:	f000 fd34 	bl	800418e <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8003726:	4b04      	ldr	r3, [pc, #16]	@ (8003738 <Systick_init+0x40>)
 8003728:	2201      	movs	r2, #1
 800372a:	601a      	str	r2, [r3, #0]
}
 800372c:	bf00      	nop
 800372e:	3708      	adds	r7, #8
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}
 8003734:	20000c5c 	.word	0x20000c5c
 8003738:	20000c9c 	.word	0x20000c9c

0800373c <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8003742:	f000 f86b 	bl	800381c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8003746:	f000 fd58 	bl	80041fa <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 800374a:	4b0f      	ldr	r3, [pc, #60]	@ (8003788 <SysTick_Handler+0x4c>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d101      	bne.n	8003756 <SysTick_Handler+0x1a>
		Systick_init();
 8003752:	f7ff ffd1 	bl	80036f8 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003756:	2300      	movs	r3, #0
 8003758:	71fb      	strb	r3, [r7, #7]
 800375a:	e00d      	b.n	8003778 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 800375c:	79fb      	ldrb	r3, [r7, #7]
 800375e:	4a0b      	ldr	r2, [pc, #44]	@ (800378c <SysTick_Handler+0x50>)
 8003760:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d004      	beq.n	8003772 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8003768:	79fb      	ldrb	r3, [r7, #7]
 800376a:	4a08      	ldr	r2, [pc, #32]	@ (800378c <SysTick_Handler+0x50>)
 800376c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003770:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003772:	79fb      	ldrb	r3, [r7, #7]
 8003774:	3301      	adds	r3, #1
 8003776:	71fb      	strb	r3, [r7, #7]
 8003778:	79fb      	ldrb	r3, [r7, #7]
 800377a:	2b0f      	cmp	r3, #15
 800377c:	d9ee      	bls.n	800375c <SysTick_Handler+0x20>
	}
}
 800377e:	bf00      	nop
 8003780:	bf00      	nop
 8003782:	3708      	adds	r7, #8
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}
 8003788:	20000c9c 	.word	0x20000c9c
 800378c:	20000c5c 	.word	0x20000c5c

08003790 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003794:	4b08      	ldr	r3, [pc, #32]	@ (80037b8 <HAL_Init+0x28>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a07      	ldr	r2, [pc, #28]	@ (80037b8 <HAL_Init+0x28>)
 800379a:	f043 0310 	orr.w	r3, r3, #16
 800379e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037a0:	2003      	movs	r0, #3
 80037a2:	f000 fce9 	bl	8004178 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037a6:	200f      	movs	r0, #15
 80037a8:	f000 f808 	bl	80037bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80037ac:	f7fe f9dc 	bl	8001b68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80037b0:	2300      	movs	r3, #0
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	40022000 	.word	0x40022000

080037bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80037c4:	4b12      	ldr	r3, [pc, #72]	@ (8003810 <HAL_InitTick+0x54>)
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	4b12      	ldr	r3, [pc, #72]	@ (8003814 <HAL_InitTick+0x58>)
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	4619      	mov	r1, r3
 80037ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80037d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80037d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037da:	4618      	mov	r0, r3
 80037dc:	f000 fd01 	bl	80041e2 <HAL_SYSTICK_Config>
 80037e0:	4603      	mov	r3, r0
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d001      	beq.n	80037ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e00e      	b.n	8003808 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2b0f      	cmp	r3, #15
 80037ee:	d80a      	bhi.n	8003806 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037f0:	2200      	movs	r2, #0
 80037f2:	6879      	ldr	r1, [r7, #4]
 80037f4:	f04f 30ff 	mov.w	r0, #4294967295
 80037f8:	f000 fcc9 	bl	800418e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80037fc:	4a06      	ldr	r2, [pc, #24]	@ (8003818 <HAL_InitTick+0x5c>)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003802:	2300      	movs	r3, #0
 8003804:	e000      	b.n	8003808 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
}
 8003808:	4618      	mov	r0, r3
 800380a:	3708      	adds	r7, #8
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	20000020 	.word	0x20000020
 8003814:	20000028 	.word	0x20000028
 8003818:	20000024 	.word	0x20000024

0800381c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800381c:	b480      	push	{r7}
 800381e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003820:	4b05      	ldr	r3, [pc, #20]	@ (8003838 <HAL_IncTick+0x1c>)
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	461a      	mov	r2, r3
 8003826:	4b05      	ldr	r3, [pc, #20]	@ (800383c <HAL_IncTick+0x20>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4413      	add	r3, r2
 800382c:	4a03      	ldr	r2, [pc, #12]	@ (800383c <HAL_IncTick+0x20>)
 800382e:	6013      	str	r3, [r2, #0]
}
 8003830:	bf00      	nop
 8003832:	46bd      	mov	sp, r7
 8003834:	bc80      	pop	{r7}
 8003836:	4770      	bx	lr
 8003838:	20000028 	.word	0x20000028
 800383c:	20000ca0 	.word	0x20000ca0

08003840 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003840:	b480      	push	{r7}
 8003842:	af00      	add	r7, sp, #0
  return uwTick;
 8003844:	4b02      	ldr	r3, [pc, #8]	@ (8003850 <HAL_GetTick+0x10>)
 8003846:	681b      	ldr	r3, [r3, #0]
}
 8003848:	4618      	mov	r0, r3
 800384a:	46bd      	mov	sp, r7
 800384c:	bc80      	pop	{r7}
 800384e:	4770      	bx	lr
 8003850:	20000ca0 	.word	0x20000ca0

08003854 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b086      	sub	sp, #24
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800385c:	2300      	movs	r3, #0
 800385e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003860:	2300      	movs	r3, #0
 8003862:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003864:	2300      	movs	r3, #0
 8003866:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003868:	2300      	movs	r3, #0
 800386a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d101      	bne.n	8003876 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e0be      	b.n	80039f4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003880:	2b00      	cmp	r3, #0
 8003882:	d109      	bne.n	8003898 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f000 f8b6 	bl	8003a04 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f000 fb01 	bl	8003ea0 <ADC_ConversionStop_Disable>
 800389e:	4603      	mov	r3, r0
 80038a0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a6:	f003 0310 	and.w	r3, r3, #16
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f040 8099 	bne.w	80039e2 <HAL_ADC_Init+0x18e>
 80038b0:	7dfb      	ldrb	r3, [r7, #23]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	f040 8095 	bne.w	80039e2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038bc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80038c0:	f023 0302 	bic.w	r3, r3, #2
 80038c4:	f043 0202 	orr.w	r2, r3, #2
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80038d4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80038dc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80038de:	68ba      	ldr	r2, [r7, #8]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038ec:	d003      	beq.n	80038f6 <HAL_ADC_Init+0xa2>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d102      	bne.n	80038fc <HAL_ADC_Init+0xa8>
 80038f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80038fa:	e000      	b.n	80038fe <HAL_ADC_Init+0xaa>
 80038fc:	2300      	movs	r3, #0
 80038fe:	693a      	ldr	r2, [r7, #16]
 8003900:	4313      	orrs	r3, r2
 8003902:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	695b      	ldr	r3, [r3, #20]
 8003908:	2b01      	cmp	r3, #1
 800390a:	d119      	bne.n	8003940 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d109      	bne.n	8003928 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	699b      	ldr	r3, [r3, #24]
 8003918:	3b01      	subs	r3, #1
 800391a:	035a      	lsls	r2, r3, #13
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	4313      	orrs	r3, r2
 8003920:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003924:	613b      	str	r3, [r7, #16]
 8003926:	e00b      	b.n	8003940 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800392c:	f043 0220 	orr.w	r2, r3, #32
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003938:	f043 0201 	orr.w	r2, r3, #1
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	693a      	ldr	r2, [r7, #16]
 8003950:	430a      	orrs	r2, r1
 8003952:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	689a      	ldr	r2, [r3, #8]
 800395a:	4b28      	ldr	r3, [pc, #160]	@ (80039fc <HAL_ADC_Init+0x1a8>)
 800395c:	4013      	ands	r3, r2
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	6812      	ldr	r2, [r2, #0]
 8003962:	68b9      	ldr	r1, [r7, #8]
 8003964:	430b      	orrs	r3, r1
 8003966:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003970:	d003      	beq.n	800397a <HAL_ADC_Init+0x126>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d104      	bne.n	8003984 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	691b      	ldr	r3, [r3, #16]
 800397e:	3b01      	subs	r3, #1
 8003980:	051b      	lsls	r3, r3, #20
 8003982:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800398a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	68fa      	ldr	r2, [r7, #12]
 8003994:	430a      	orrs	r2, r1
 8003996:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	689a      	ldr	r2, [r3, #8]
 800399e:	4b18      	ldr	r3, [pc, #96]	@ (8003a00 <HAL_ADC_Init+0x1ac>)
 80039a0:	4013      	ands	r3, r2
 80039a2:	68ba      	ldr	r2, [r7, #8]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d10b      	bne.n	80039c0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2200      	movs	r2, #0
 80039ac:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b2:	f023 0303 	bic.w	r3, r3, #3
 80039b6:	f043 0201 	orr.w	r2, r3, #1
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80039be:	e018      	b.n	80039f2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c4:	f023 0312 	bic.w	r3, r3, #18
 80039c8:	f043 0210 	orr.w	r2, r3, #16
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039d4:	f043 0201 	orr.w	r2, r3, #1
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80039e0:	e007      	b.n	80039f2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e6:	f043 0210 	orr.w	r2, r3, #16
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80039f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3718      	adds	r7, #24
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	ffe1f7fd 	.word	0xffe1f7fd
 8003a00:	ff1f0efe 	.word	0xff1f0efe

08003a04 <HAL_ADC_MspInit>:
  * @brief  Initializes the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b083      	sub	sp, #12
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 8003a0c:	bf00      	nop
 8003a0e:	370c      	adds	r7, #12
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bc80      	pop	{r7}
 8003a14:	4770      	bx	lr
	...

08003a18 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b086      	sub	sp, #24
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	60f8      	str	r0, [r7, #12]
 8003a20:	60b9      	str	r1, [r7, #8]
 8003a22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a24:	2300      	movs	r3, #0
 8003a26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a64      	ldr	r2, [pc, #400]	@ (8003bc0 <HAL_ADC_Start_DMA+0x1a8>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d004      	beq.n	8003a3c <HAL_ADC_Start_DMA+0x24>
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a63      	ldr	r2, [pc, #396]	@ (8003bc4 <HAL_ADC_Start_DMA+0x1ac>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d106      	bne.n	8003a4a <HAL_ADC_Start_DMA+0x32>
 8003a3c:	4b60      	ldr	r3, [pc, #384]	@ (8003bc0 <HAL_ADC_Start_DMA+0x1a8>)
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	f040 80b3 	bne.w	8003bb0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d101      	bne.n	8003a58 <HAL_ADC_Start_DMA+0x40>
 8003a54:	2302      	movs	r3, #2
 8003a56:	e0ae      	b.n	8003bb6 <HAL_ADC_Start_DMA+0x19e>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003a60:	68f8      	ldr	r0, [r7, #12]
 8003a62:	f000 f9cb 	bl	8003dfc <ADC_Enable>
 8003a66:	4603      	mov	r3, r0
 8003a68:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003a6a:	7dfb      	ldrb	r3, [r7, #23]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	f040 809a 	bne.w	8003ba6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a76:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003a7a:	f023 0301 	bic.w	r3, r3, #1
 8003a7e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a4e      	ldr	r2, [pc, #312]	@ (8003bc4 <HAL_ADC_Start_DMA+0x1ac>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d105      	bne.n	8003a9c <HAL_ADC_Start_DMA+0x84>
 8003a90:	4b4b      	ldr	r3, [pc, #300]	@ (8003bc0 <HAL_ADC_Start_DMA+0x1a8>)
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d115      	bne.n	8003ac8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d026      	beq.n	8003b04 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aba:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003abe:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003ac6:	e01d      	b.n	8003b04 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003acc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a39      	ldr	r2, [pc, #228]	@ (8003bc0 <HAL_ADC_Start_DMA+0x1a8>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d004      	beq.n	8003ae8 <HAL_ADC_Start_DMA+0xd0>
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a38      	ldr	r2, [pc, #224]	@ (8003bc4 <HAL_ADC_Start_DMA+0x1ac>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d10d      	bne.n	8003b04 <HAL_ADC_Start_DMA+0xec>
 8003ae8:	4b35      	ldr	r3, [pc, #212]	@ (8003bc0 <HAL_ADC_Start_DMA+0x1a8>)
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d007      	beq.n	8003b04 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003af8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003afc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d006      	beq.n	8003b1e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b14:	f023 0206 	bic.w	r2, r3, #6
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003b1c:	e002      	b.n	8003b24 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2200      	movs	r2, #0
 8003b22:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6a1b      	ldr	r3, [r3, #32]
 8003b30:	4a25      	ldr	r2, [pc, #148]	@ (8003bc8 <HAL_ADC_Start_DMA+0x1b0>)
 8003b32:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6a1b      	ldr	r3, [r3, #32]
 8003b38:	4a24      	ldr	r2, [pc, #144]	@ (8003bcc <HAL_ADC_Start_DMA+0x1b4>)
 8003b3a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6a1b      	ldr	r3, [r3, #32]
 8003b40:	4a23      	ldr	r2, [pc, #140]	@ (8003bd0 <HAL_ADC_Start_DMA+0x1b8>)
 8003b42:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f06f 0202 	mvn.w	r2, #2
 8003b4c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	689a      	ldr	r2, [r3, #8]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b5c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6a18      	ldr	r0, [r3, #32]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	334c      	adds	r3, #76	@ 0x4c
 8003b68:	4619      	mov	r1, r3
 8003b6a:	68ba      	ldr	r2, [r7, #8]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f000 fbab 	bl	80042c8 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003b7c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003b80:	d108      	bne.n	8003b94 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	689a      	ldr	r2, [r3, #8]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8003b90:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003b92:	e00f      	b.n	8003bb4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	689a      	ldr	r2, [r3, #8]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003ba2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003ba4:	e006      	b.n	8003bb4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8003bae:	e001      	b.n	8003bb4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003bb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3718      	adds	r7, #24
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	40012400 	.word	0x40012400
 8003bc4:	40012800 	.word	0x40012800
 8003bc8:	08003f15 	.word	0x08003f15
 8003bcc:	08003f91 	.word	0x08003f91
 8003bd0:	08003fad 	.word	0x08003fad

08003bd4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003bdc:	bf00      	nop
 8003bde:	370c      	adds	r7, #12
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bc80      	pop	{r7}
 8003be4:	4770      	bx	lr

08003be6 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003be6:	b480      	push	{r7}
 8003be8:	b083      	sub	sp, #12
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003bee:	bf00      	nop
 8003bf0:	370c      	adds	r7, #12
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bc80      	pop	{r7}
 8003bf6:	4770      	bx	lr

08003bf8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003c00:	bf00      	nop
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bc80      	pop	{r7}
 8003c08:	4770      	bx	lr
	...

08003c0c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003c0c:	b480      	push	{r7}
 8003c0e:	b085      	sub	sp, #20
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c16:	2300      	movs	r3, #0
 8003c18:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d101      	bne.n	8003c2c <HAL_ADC_ConfigChannel+0x20>
 8003c28:	2302      	movs	r3, #2
 8003c2a:	e0dc      	b.n	8003de6 <HAL_ADC_ConfigChannel+0x1da>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	2b06      	cmp	r3, #6
 8003c3a:	d81c      	bhi.n	8003c76 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	685a      	ldr	r2, [r3, #4]
 8003c46:	4613      	mov	r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	4413      	add	r3, r2
 8003c4c:	3b05      	subs	r3, #5
 8003c4e:	221f      	movs	r2, #31
 8003c50:	fa02 f303 	lsl.w	r3, r2, r3
 8003c54:	43db      	mvns	r3, r3
 8003c56:	4019      	ands	r1, r3
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	6818      	ldr	r0, [r3, #0]
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	685a      	ldr	r2, [r3, #4]
 8003c60:	4613      	mov	r3, r2
 8003c62:	009b      	lsls	r3, r3, #2
 8003c64:	4413      	add	r3, r2
 8003c66:	3b05      	subs	r3, #5
 8003c68:	fa00 f203 	lsl.w	r2, r0, r3
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	430a      	orrs	r2, r1
 8003c72:	635a      	str	r2, [r3, #52]	@ 0x34
 8003c74:	e03c      	b.n	8003cf0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	2b0c      	cmp	r3, #12
 8003c7c:	d81c      	bhi.n	8003cb8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	685a      	ldr	r2, [r3, #4]
 8003c88:	4613      	mov	r3, r2
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	4413      	add	r3, r2
 8003c8e:	3b23      	subs	r3, #35	@ 0x23
 8003c90:	221f      	movs	r2, #31
 8003c92:	fa02 f303 	lsl.w	r3, r2, r3
 8003c96:	43db      	mvns	r3, r3
 8003c98:	4019      	ands	r1, r3
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	6818      	ldr	r0, [r3, #0]
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	685a      	ldr	r2, [r3, #4]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	4413      	add	r3, r2
 8003ca8:	3b23      	subs	r3, #35	@ 0x23
 8003caa:	fa00 f203 	lsl.w	r2, r0, r3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	631a      	str	r2, [r3, #48]	@ 0x30
 8003cb6:	e01b      	b.n	8003cf0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	685a      	ldr	r2, [r3, #4]
 8003cc2:	4613      	mov	r3, r2
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	4413      	add	r3, r2
 8003cc8:	3b41      	subs	r3, #65	@ 0x41
 8003cca:	221f      	movs	r2, #31
 8003ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd0:	43db      	mvns	r3, r3
 8003cd2:	4019      	ands	r1, r3
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	6818      	ldr	r0, [r3, #0]
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	685a      	ldr	r2, [r3, #4]
 8003cdc:	4613      	mov	r3, r2
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	4413      	add	r3, r2
 8003ce2:	3b41      	subs	r3, #65	@ 0x41
 8003ce4:	fa00 f203 	lsl.w	r2, r0, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	430a      	orrs	r2, r1
 8003cee:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2b09      	cmp	r3, #9
 8003cf6:	d91c      	bls.n	8003d32 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	68d9      	ldr	r1, [r3, #12]
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	4613      	mov	r3, r2
 8003d04:	005b      	lsls	r3, r3, #1
 8003d06:	4413      	add	r3, r2
 8003d08:	3b1e      	subs	r3, #30
 8003d0a:	2207      	movs	r2, #7
 8003d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d10:	43db      	mvns	r3, r3
 8003d12:	4019      	ands	r1, r3
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	6898      	ldr	r0, [r3, #8]
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	4613      	mov	r3, r2
 8003d1e:	005b      	lsls	r3, r3, #1
 8003d20:	4413      	add	r3, r2
 8003d22:	3b1e      	subs	r3, #30
 8003d24:	fa00 f203 	lsl.w	r2, r0, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	430a      	orrs	r2, r1
 8003d2e:	60da      	str	r2, [r3, #12]
 8003d30:	e019      	b.n	8003d66 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	6919      	ldr	r1, [r3, #16]
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	005b      	lsls	r3, r3, #1
 8003d40:	4413      	add	r3, r2
 8003d42:	2207      	movs	r2, #7
 8003d44:	fa02 f303 	lsl.w	r3, r2, r3
 8003d48:	43db      	mvns	r3, r3
 8003d4a:	4019      	ands	r1, r3
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	6898      	ldr	r0, [r3, #8]
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	4613      	mov	r3, r2
 8003d56:	005b      	lsls	r3, r3, #1
 8003d58:	4413      	add	r3, r2
 8003d5a:	fa00 f203 	lsl.w	r2, r0, r3
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	430a      	orrs	r2, r1
 8003d64:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	2b10      	cmp	r3, #16
 8003d6c:	d003      	beq.n	8003d76 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003d72:	2b11      	cmp	r3, #17
 8003d74:	d132      	bne.n	8003ddc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a1d      	ldr	r2, [pc, #116]	@ (8003df0 <HAL_ADC_ConfigChannel+0x1e4>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d125      	bne.n	8003dcc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d126      	bne.n	8003ddc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	689a      	ldr	r2, [r3, #8]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003d9c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	2b10      	cmp	r3, #16
 8003da4:	d11a      	bne.n	8003ddc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003da6:	4b13      	ldr	r3, [pc, #76]	@ (8003df4 <HAL_ADC_ConfigChannel+0x1e8>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a13      	ldr	r2, [pc, #76]	@ (8003df8 <HAL_ADC_ConfigChannel+0x1ec>)
 8003dac:	fba2 2303 	umull	r2, r3, r2, r3
 8003db0:	0c9a      	lsrs	r2, r3, #18
 8003db2:	4613      	mov	r3, r2
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	4413      	add	r3, r2
 8003db8:	005b      	lsls	r3, r3, #1
 8003dba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003dbc:	e002      	b.n	8003dc4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	3b01      	subs	r3, #1
 8003dc2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d1f9      	bne.n	8003dbe <HAL_ADC_ConfigChannel+0x1b2>
 8003dca:	e007      	b.n	8003ddc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dd0:	f043 0220 	orr.w	r2, r3, #32
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3714      	adds	r7, #20
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bc80      	pop	{r7}
 8003dee:	4770      	bx	lr
 8003df0:	40012400 	.word	0x40012400
 8003df4:	20000020 	.word	0x20000020
 8003df8:	431bde83 	.word	0x431bde83

08003dfc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e04:	2300      	movs	r3, #0
 8003e06:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f003 0301 	and.w	r3, r3, #1
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d039      	beq.n	8003e8e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	689a      	ldr	r2, [r3, #8]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f042 0201 	orr.w	r2, r2, #1
 8003e28:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003e2a:	4b1b      	ldr	r3, [pc, #108]	@ (8003e98 <ADC_Enable+0x9c>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a1b      	ldr	r2, [pc, #108]	@ (8003e9c <ADC_Enable+0xa0>)
 8003e30:	fba2 2303 	umull	r2, r3, r2, r3
 8003e34:	0c9b      	lsrs	r3, r3, #18
 8003e36:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003e38:	e002      	b.n	8003e40 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	3b01      	subs	r3, #1
 8003e3e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d1f9      	bne.n	8003e3a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003e46:	f7ff fcfb 	bl	8003840 <HAL_GetTick>
 8003e4a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003e4c:	e018      	b.n	8003e80 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003e4e:	f7ff fcf7 	bl	8003840 <HAL_GetTick>
 8003e52:	4602      	mov	r2, r0
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d911      	bls.n	8003e80 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e60:	f043 0210 	orr.w	r2, r3, #16
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	629a      	str	r2, [r3, #40]	@ 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e6c:	f043 0201 	orr.w	r2, r3, #1
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
        return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e007      	b.n	8003e90 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	f003 0301 	and.w	r3, r3, #1
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d1df      	bne.n	8003e4e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003e8e:	2300      	movs	r3, #0
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3710      	adds	r7, #16
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	20000020 	.word	0x20000020
 8003e9c:	431bde83 	.word	0x431bde83

08003ea0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d127      	bne.n	8003f0a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	689a      	ldr	r2, [r3, #8]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f022 0201 	bic.w	r2, r2, #1
 8003ec8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003eca:	f7ff fcb9 	bl	8003840 <HAL_GetTick>
 8003ece:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003ed0:	e014      	b.n	8003efc <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003ed2:	f7ff fcb5 	bl	8003840 <HAL_GetTick>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	d90d      	bls.n	8003efc <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee4:	f043 0210 	orr.w	r2, r3, #16
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef0:	f043 0201 	orr.w	r2, r3, #1
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e007      	b.n	8003f0c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f003 0301 	and.w	r3, r3, #1
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d0e3      	beq.n	8003ed2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f20:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f26:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d127      	bne.n	8003f7e <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f32:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003f44:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003f48:	d115      	bne.n	8003f76 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d111      	bne.n	8003f76 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f56:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d105      	bne.n	8003f76 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f6e:	f043 0201 	orr.w	r2, r3, #1
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8003f76:	68f8      	ldr	r0, [r7, #12]
 8003f78:	f7ff fe2c 	bl	8003bd4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003f7c:	e004      	b.n	8003f88 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6a1b      	ldr	r3, [r3, #32]
 8003f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	4798      	blx	r3
}
 8003f88:	bf00      	nop
 8003f8a:	3710      	adds	r7, #16
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8003f9e:	68f8      	ldr	r0, [r7, #12]
 8003fa0:	f7ff fe21 	bl	8003be6 <HAL_ADC_ConvHalfCpltCallback>
}
 8003fa4:	bf00      	nop
 8003fa6:	3710      	adds	r7, #16
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb8:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fbe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fca:	f043 0204 	orr.w	r2, r3, #4
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8003fd2:	68f8      	ldr	r0, [r7, #12]
 8003fd4:	f7ff fe10 	bl	8003bf8 <HAL_ADC_ErrorCallback>
}
 8003fd8:	bf00      	nop
 8003fda:	3710      	adds	r7, #16
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <__NVIC_SetPriorityGrouping>:
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b085      	sub	sp, #20
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f003 0307 	and.w	r3, r3, #7
 8003fee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8004024 <__NVIC_SetPriorityGrouping+0x44>)
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ff6:	68ba      	ldr	r2, [r7, #8]
 8003ff8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004008:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800400c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004010:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004012:	4a04      	ldr	r2, [pc, #16]	@ (8004024 <__NVIC_SetPriorityGrouping+0x44>)
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	60d3      	str	r3, [r2, #12]
}
 8004018:	bf00      	nop
 800401a:	3714      	adds	r7, #20
 800401c:	46bd      	mov	sp, r7
 800401e:	bc80      	pop	{r7}
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	e000ed00 	.word	0xe000ed00

08004028 <__NVIC_GetPriorityGrouping>:
{
 8004028:	b480      	push	{r7}
 800402a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800402c:	4b04      	ldr	r3, [pc, #16]	@ (8004040 <__NVIC_GetPriorityGrouping+0x18>)
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	0a1b      	lsrs	r3, r3, #8
 8004032:	f003 0307 	and.w	r3, r3, #7
}
 8004036:	4618      	mov	r0, r3
 8004038:	46bd      	mov	sp, r7
 800403a:	bc80      	pop	{r7}
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	e000ed00 	.word	0xe000ed00

08004044 <__NVIC_EnableIRQ>:
{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
 800404a:	4603      	mov	r3, r0
 800404c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800404e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004052:	2b00      	cmp	r3, #0
 8004054:	db0b      	blt.n	800406e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004056:	79fb      	ldrb	r3, [r7, #7]
 8004058:	f003 021f 	and.w	r2, r3, #31
 800405c:	4906      	ldr	r1, [pc, #24]	@ (8004078 <__NVIC_EnableIRQ+0x34>)
 800405e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004062:	095b      	lsrs	r3, r3, #5
 8004064:	2001      	movs	r0, #1
 8004066:	fa00 f202 	lsl.w	r2, r0, r2
 800406a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800406e:	bf00      	nop
 8004070:	370c      	adds	r7, #12
 8004072:	46bd      	mov	sp, r7
 8004074:	bc80      	pop	{r7}
 8004076:	4770      	bx	lr
 8004078:	e000e100 	.word	0xe000e100

0800407c <__NVIC_SetPriority>:
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	4603      	mov	r3, r0
 8004084:	6039      	str	r1, [r7, #0]
 8004086:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800408c:	2b00      	cmp	r3, #0
 800408e:	db0a      	blt.n	80040a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	b2da      	uxtb	r2, r3
 8004094:	490c      	ldr	r1, [pc, #48]	@ (80040c8 <__NVIC_SetPriority+0x4c>)
 8004096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800409a:	0112      	lsls	r2, r2, #4
 800409c:	b2d2      	uxtb	r2, r2
 800409e:	440b      	add	r3, r1
 80040a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80040a4:	e00a      	b.n	80040bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	b2da      	uxtb	r2, r3
 80040aa:	4908      	ldr	r1, [pc, #32]	@ (80040cc <__NVIC_SetPriority+0x50>)
 80040ac:	79fb      	ldrb	r3, [r7, #7]
 80040ae:	f003 030f 	and.w	r3, r3, #15
 80040b2:	3b04      	subs	r3, #4
 80040b4:	0112      	lsls	r2, r2, #4
 80040b6:	b2d2      	uxtb	r2, r2
 80040b8:	440b      	add	r3, r1
 80040ba:	761a      	strb	r2, [r3, #24]
}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bc80      	pop	{r7}
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	e000e100 	.word	0xe000e100
 80040cc:	e000ed00 	.word	0xe000ed00

080040d0 <NVIC_EncodePriority>:
{
 80040d0:	b480      	push	{r7}
 80040d2:	b089      	sub	sp, #36	@ 0x24
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	60b9      	str	r1, [r7, #8]
 80040da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f003 0307 	and.w	r3, r3, #7
 80040e2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	f1c3 0307 	rsb	r3, r3, #7
 80040ea:	2b04      	cmp	r3, #4
 80040ec:	bf28      	it	cs
 80040ee:	2304      	movcs	r3, #4
 80040f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	3304      	adds	r3, #4
 80040f6:	2b06      	cmp	r3, #6
 80040f8:	d902      	bls.n	8004100 <NVIC_EncodePriority+0x30>
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	3b03      	subs	r3, #3
 80040fe:	e000      	b.n	8004102 <NVIC_EncodePriority+0x32>
 8004100:	2300      	movs	r3, #0
 8004102:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004104:	f04f 32ff 	mov.w	r2, #4294967295
 8004108:	69bb      	ldr	r3, [r7, #24]
 800410a:	fa02 f303 	lsl.w	r3, r2, r3
 800410e:	43da      	mvns	r2, r3
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	401a      	ands	r2, r3
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004118:	f04f 31ff 	mov.w	r1, #4294967295
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	fa01 f303 	lsl.w	r3, r1, r3
 8004122:	43d9      	mvns	r1, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004128:	4313      	orrs	r3, r2
}
 800412a:	4618      	mov	r0, r3
 800412c:	3724      	adds	r7, #36	@ 0x24
 800412e:	46bd      	mov	sp, r7
 8004130:	bc80      	pop	{r7}
 8004132:	4770      	bx	lr

08004134 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b082      	sub	sp, #8
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	3b01      	subs	r3, #1
 8004140:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004144:	d301      	bcc.n	800414a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004146:	2301      	movs	r3, #1
 8004148:	e00f      	b.n	800416a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800414a:	4a0a      	ldr	r2, [pc, #40]	@ (8004174 <SysTick_Config+0x40>)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	3b01      	subs	r3, #1
 8004150:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004152:	210f      	movs	r1, #15
 8004154:	f04f 30ff 	mov.w	r0, #4294967295
 8004158:	f7ff ff90 	bl	800407c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800415c:	4b05      	ldr	r3, [pc, #20]	@ (8004174 <SysTick_Config+0x40>)
 800415e:	2200      	movs	r2, #0
 8004160:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004162:	4b04      	ldr	r3, [pc, #16]	@ (8004174 <SysTick_Config+0x40>)
 8004164:	2207      	movs	r2, #7
 8004166:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004168:	2300      	movs	r3, #0
}
 800416a:	4618      	mov	r0, r3
 800416c:	3708      	adds	r7, #8
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	e000e010 	.word	0xe000e010

08004178 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b082      	sub	sp, #8
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f7ff ff2d 	bl	8003fe0 <__NVIC_SetPriorityGrouping>
}
 8004186:	bf00      	nop
 8004188:	3708      	adds	r7, #8
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}

0800418e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800418e:	b580      	push	{r7, lr}
 8004190:	b086      	sub	sp, #24
 8004192:	af00      	add	r7, sp, #0
 8004194:	4603      	mov	r3, r0
 8004196:	60b9      	str	r1, [r7, #8]
 8004198:	607a      	str	r2, [r7, #4]
 800419a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800419c:	2300      	movs	r3, #0
 800419e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80041a0:	f7ff ff42 	bl	8004028 <__NVIC_GetPriorityGrouping>
 80041a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	68b9      	ldr	r1, [r7, #8]
 80041aa:	6978      	ldr	r0, [r7, #20]
 80041ac:	f7ff ff90 	bl	80040d0 <NVIC_EncodePriority>
 80041b0:	4602      	mov	r2, r0
 80041b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041b6:	4611      	mov	r1, r2
 80041b8:	4618      	mov	r0, r3
 80041ba:	f7ff ff5f 	bl	800407c <__NVIC_SetPriority>
}
 80041be:	bf00      	nop
 80041c0:	3718      	adds	r7, #24
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b082      	sub	sp, #8
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	4603      	mov	r3, r0
 80041ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041d4:	4618      	mov	r0, r3
 80041d6:	f7ff ff35 	bl	8004044 <__NVIC_EnableIRQ>
}
 80041da:	bf00      	nop
 80041dc:	3708      	adds	r7, #8
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}

080041e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041e2:	b580      	push	{r7, lr}
 80041e4:	b082      	sub	sp, #8
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f7ff ffa2 	bl	8004134 <SysTick_Config>
 80041f0:	4603      	mov	r3, r0
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3708      	adds	r7, #8
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}

080041fa <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80041fa:	b580      	push	{r7, lr}
 80041fc:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80041fe:	f000 f802 	bl	8004206 <HAL_SYSTICK_Callback>
}
 8004202:	bf00      	nop
 8004204:	bd80      	pop	{r7, pc}

08004206 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8004206:	b480      	push	{r7}
 8004208:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800420a:	bf00      	nop
 800420c:	46bd      	mov	sp, r7
 800420e:	bc80      	pop	{r7}
 8004210:	4770      	bx	lr
	...

08004214 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004214:	b480      	push	{r7}
 8004216:	b085      	sub	sp, #20
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800421c:	2300      	movs	r3, #0
 800421e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d101      	bne.n	800422a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e043      	b.n	80042b2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	461a      	mov	r2, r3
 8004230:	4b22      	ldr	r3, [pc, #136]	@ (80042bc <HAL_DMA_Init+0xa8>)
 8004232:	4413      	add	r3, r2
 8004234:	4a22      	ldr	r2, [pc, #136]	@ (80042c0 <HAL_DMA_Init+0xac>)
 8004236:	fba2 2303 	umull	r2, r3, r2, r3
 800423a:	091b      	lsrs	r3, r3, #4
 800423c:	009a      	lsls	r2, r3, #2
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a1f      	ldr	r2, [pc, #124]	@ (80042c4 <HAL_DMA_Init+0xb0>)
 8004246:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2202      	movs	r2, #2
 800424c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800425e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004262:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800426c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004278:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004284:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	69db      	ldr	r3, [r3, #28]
 800428a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800428c:	68fa      	ldr	r2, [r7, #12]
 800428e:	4313      	orrs	r3, r2
 8004290:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3714      	adds	r7, #20
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bc80      	pop	{r7}
 80042ba:	4770      	bx	lr
 80042bc:	bffdfff8 	.word	0xbffdfff8
 80042c0:	cccccccd 	.word	0xcccccccd
 80042c4:	40020000 	.word	0x40020000

080042c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b086      	sub	sp, #24
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	60f8      	str	r0, [r7, #12]
 80042d0:	60b9      	str	r1, [r7, #8]
 80042d2:	607a      	str	r2, [r7, #4]
 80042d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042d6:	2300      	movs	r3, #0
 80042d8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d101      	bne.n	80042e8 <HAL_DMA_Start_IT+0x20>
 80042e4:	2302      	movs	r3, #2
 80042e6:	e04a      	b.n	800437e <HAL_DMA_Start_IT+0xb6>
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d13a      	bne.n	8004370 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2202      	movs	r2, #2
 80042fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f022 0201 	bic.w	r2, r2, #1
 8004316:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	68b9      	ldr	r1, [r7, #8]
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 f9ae 	bl	8004680 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004328:	2b00      	cmp	r3, #0
 800432a:	d008      	beq.n	800433e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f042 020e 	orr.w	r2, r2, #14
 800433a:	601a      	str	r2, [r3, #0]
 800433c:	e00f      	b.n	800435e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f022 0204 	bic.w	r2, r2, #4
 800434c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f042 020a 	orr.w	r2, r2, #10
 800435c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f042 0201 	orr.w	r2, r2, #1
 800436c:	601a      	str	r2, [r3, #0]
 800436e:	e005      	b.n	800437c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004378:	2302      	movs	r3, #2
 800437a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800437c:	7dfb      	ldrb	r3, [r7, #23]
}
 800437e:	4618      	mov	r0, r3
 8004380:	3718      	adds	r7, #24
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
	...

08004388 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004388:	b580      	push	{r7, lr}
 800438a:	b084      	sub	sp, #16
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004390:	2300      	movs	r3, #0
 8004392:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800439a:	2b02      	cmp	r3, #2
 800439c:	d005      	beq.n	80043aa <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2204      	movs	r2, #4
 80043a2:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	73fb      	strb	r3, [r7, #15]
 80043a8:	e051      	b.n	800444e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f022 020e 	bic.w	r2, r2, #14
 80043b8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f022 0201 	bic.w	r2, r2, #1
 80043c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a22      	ldr	r2, [pc, #136]	@ (8004458 <HAL_DMA_Abort_IT+0xd0>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d029      	beq.n	8004428 <HAL_DMA_Abort_IT+0xa0>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a20      	ldr	r2, [pc, #128]	@ (800445c <HAL_DMA_Abort_IT+0xd4>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d022      	beq.n	8004424 <HAL_DMA_Abort_IT+0x9c>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a1f      	ldr	r2, [pc, #124]	@ (8004460 <HAL_DMA_Abort_IT+0xd8>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d01a      	beq.n	800441e <HAL_DMA_Abort_IT+0x96>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004464 <HAL_DMA_Abort_IT+0xdc>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d012      	beq.n	8004418 <HAL_DMA_Abort_IT+0x90>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a1c      	ldr	r2, [pc, #112]	@ (8004468 <HAL_DMA_Abort_IT+0xe0>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d00a      	beq.n	8004412 <HAL_DMA_Abort_IT+0x8a>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a1a      	ldr	r2, [pc, #104]	@ (800446c <HAL_DMA_Abort_IT+0xe4>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d102      	bne.n	800440c <HAL_DMA_Abort_IT+0x84>
 8004406:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800440a:	e00e      	b.n	800442a <HAL_DMA_Abort_IT+0xa2>
 800440c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004410:	e00b      	b.n	800442a <HAL_DMA_Abort_IT+0xa2>
 8004412:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004416:	e008      	b.n	800442a <HAL_DMA_Abort_IT+0xa2>
 8004418:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800441c:	e005      	b.n	800442a <HAL_DMA_Abort_IT+0xa2>
 800441e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004422:	e002      	b.n	800442a <HAL_DMA_Abort_IT+0xa2>
 8004424:	2310      	movs	r3, #16
 8004426:	e000      	b.n	800442a <HAL_DMA_Abort_IT+0xa2>
 8004428:	2301      	movs	r3, #1
 800442a:	4a11      	ldr	r2, [pc, #68]	@ (8004470 <HAL_DMA_Abort_IT+0xe8>)
 800442c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2201      	movs	r2, #1
 8004432:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004442:	2b00      	cmp	r3, #0
 8004444:	d003      	beq.n	800444e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	4798      	blx	r3
    } 
  }
  return status;
 800444e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004450:	4618      	mov	r0, r3
 8004452:	3710      	adds	r7, #16
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}
 8004458:	40020008 	.word	0x40020008
 800445c:	4002001c 	.word	0x4002001c
 8004460:	40020030 	.word	0x40020030
 8004464:	40020044 	.word	0x40020044
 8004468:	40020058 	.word	0x40020058
 800446c:	4002006c 	.word	0x4002006c
 8004470:	40020000 	.word	0x40020000

08004474 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b084      	sub	sp, #16
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004490:	2204      	movs	r2, #4
 8004492:	409a      	lsls	r2, r3
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	4013      	ands	r3, r2
 8004498:	2b00      	cmp	r3, #0
 800449a:	d04f      	beq.n	800453c <HAL_DMA_IRQHandler+0xc8>
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	f003 0304 	and.w	r3, r3, #4
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d04a      	beq.n	800453c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0320 	and.w	r3, r3, #32
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d107      	bne.n	80044c4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f022 0204 	bic.w	r2, r2, #4
 80044c2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a66      	ldr	r2, [pc, #408]	@ (8004664 <HAL_DMA_IRQHandler+0x1f0>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d029      	beq.n	8004522 <HAL_DMA_IRQHandler+0xae>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a65      	ldr	r2, [pc, #404]	@ (8004668 <HAL_DMA_IRQHandler+0x1f4>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d022      	beq.n	800451e <HAL_DMA_IRQHandler+0xaa>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a63      	ldr	r2, [pc, #396]	@ (800466c <HAL_DMA_IRQHandler+0x1f8>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d01a      	beq.n	8004518 <HAL_DMA_IRQHandler+0xa4>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a62      	ldr	r2, [pc, #392]	@ (8004670 <HAL_DMA_IRQHandler+0x1fc>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d012      	beq.n	8004512 <HAL_DMA_IRQHandler+0x9e>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a60      	ldr	r2, [pc, #384]	@ (8004674 <HAL_DMA_IRQHandler+0x200>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d00a      	beq.n	800450c <HAL_DMA_IRQHandler+0x98>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a5f      	ldr	r2, [pc, #380]	@ (8004678 <HAL_DMA_IRQHandler+0x204>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d102      	bne.n	8004506 <HAL_DMA_IRQHandler+0x92>
 8004500:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004504:	e00e      	b.n	8004524 <HAL_DMA_IRQHandler+0xb0>
 8004506:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800450a:	e00b      	b.n	8004524 <HAL_DMA_IRQHandler+0xb0>
 800450c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004510:	e008      	b.n	8004524 <HAL_DMA_IRQHandler+0xb0>
 8004512:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004516:	e005      	b.n	8004524 <HAL_DMA_IRQHandler+0xb0>
 8004518:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800451c:	e002      	b.n	8004524 <HAL_DMA_IRQHandler+0xb0>
 800451e:	2340      	movs	r3, #64	@ 0x40
 8004520:	e000      	b.n	8004524 <HAL_DMA_IRQHandler+0xb0>
 8004522:	2304      	movs	r3, #4
 8004524:	4a55      	ldr	r2, [pc, #340]	@ (800467c <HAL_DMA_IRQHandler+0x208>)
 8004526:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800452c:	2b00      	cmp	r3, #0
 800452e:	f000 8094 	beq.w	800465a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800453a:	e08e      	b.n	800465a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004540:	2202      	movs	r2, #2
 8004542:	409a      	lsls	r2, r3
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	4013      	ands	r3, r2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d056      	beq.n	80045fa <HAL_DMA_IRQHandler+0x186>
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	f003 0302 	and.w	r3, r3, #2
 8004552:	2b00      	cmp	r3, #0
 8004554:	d051      	beq.n	80045fa <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 0320 	and.w	r3, r3, #32
 8004560:	2b00      	cmp	r3, #0
 8004562:	d10b      	bne.n	800457c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f022 020a 	bic.w	r2, r2, #10
 8004572:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a38      	ldr	r2, [pc, #224]	@ (8004664 <HAL_DMA_IRQHandler+0x1f0>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d029      	beq.n	80045da <HAL_DMA_IRQHandler+0x166>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a37      	ldr	r2, [pc, #220]	@ (8004668 <HAL_DMA_IRQHandler+0x1f4>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d022      	beq.n	80045d6 <HAL_DMA_IRQHandler+0x162>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a35      	ldr	r2, [pc, #212]	@ (800466c <HAL_DMA_IRQHandler+0x1f8>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d01a      	beq.n	80045d0 <HAL_DMA_IRQHandler+0x15c>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a34      	ldr	r2, [pc, #208]	@ (8004670 <HAL_DMA_IRQHandler+0x1fc>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d012      	beq.n	80045ca <HAL_DMA_IRQHandler+0x156>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a32      	ldr	r2, [pc, #200]	@ (8004674 <HAL_DMA_IRQHandler+0x200>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d00a      	beq.n	80045c4 <HAL_DMA_IRQHandler+0x150>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a31      	ldr	r2, [pc, #196]	@ (8004678 <HAL_DMA_IRQHandler+0x204>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d102      	bne.n	80045be <HAL_DMA_IRQHandler+0x14a>
 80045b8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80045bc:	e00e      	b.n	80045dc <HAL_DMA_IRQHandler+0x168>
 80045be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80045c2:	e00b      	b.n	80045dc <HAL_DMA_IRQHandler+0x168>
 80045c4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80045c8:	e008      	b.n	80045dc <HAL_DMA_IRQHandler+0x168>
 80045ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80045ce:	e005      	b.n	80045dc <HAL_DMA_IRQHandler+0x168>
 80045d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80045d4:	e002      	b.n	80045dc <HAL_DMA_IRQHandler+0x168>
 80045d6:	2320      	movs	r3, #32
 80045d8:	e000      	b.n	80045dc <HAL_DMA_IRQHandler+0x168>
 80045da:	2302      	movs	r3, #2
 80045dc:	4a27      	ldr	r2, [pc, #156]	@ (800467c <HAL_DMA_IRQHandler+0x208>)
 80045de:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d034      	beq.n	800465a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80045f8:	e02f      	b.n	800465a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fe:	2208      	movs	r2, #8
 8004600:	409a      	lsls	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	4013      	ands	r3, r2
 8004606:	2b00      	cmp	r3, #0
 8004608:	d028      	beq.n	800465c <HAL_DMA_IRQHandler+0x1e8>
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	f003 0308 	and.w	r3, r3, #8
 8004610:	2b00      	cmp	r3, #0
 8004612:	d023      	beq.n	800465c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f022 020e 	bic.w	r2, r2, #14
 8004622:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800462c:	2101      	movs	r1, #1
 800462e:	fa01 f202 	lsl.w	r2, r1, r2
 8004632:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2201      	movs	r2, #1
 800463e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800464e:	2b00      	cmp	r3, #0
 8004650:	d004      	beq.n	800465c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	4798      	blx	r3
    }
  }
  return;
 800465a:	bf00      	nop
 800465c:	bf00      	nop
}
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}
 8004664:	40020008 	.word	0x40020008
 8004668:	4002001c 	.word	0x4002001c
 800466c:	40020030 	.word	0x40020030
 8004670:	40020044 	.word	0x40020044
 8004674:	40020058 	.word	0x40020058
 8004678:	4002006c 	.word	0x4002006c
 800467c:	40020000 	.word	0x40020000

08004680 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004680:	b480      	push	{r7}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	60f8      	str	r0, [r7, #12]
 8004688:	60b9      	str	r1, [r7, #8]
 800468a:	607a      	str	r2, [r7, #4]
 800468c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004696:	2101      	movs	r1, #1
 8004698:	fa01 f202 	lsl.w	r2, r1, r2
 800469c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	683a      	ldr	r2, [r7, #0]
 80046a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	2b10      	cmp	r3, #16
 80046ac:	d108      	bne.n	80046c0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68ba      	ldr	r2, [r7, #8]
 80046bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80046be:	e007      	b.n	80046d0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68ba      	ldr	r2, [r7, #8]
 80046c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	60da      	str	r2, [r3, #12]
}
 80046d0:	bf00      	nop
 80046d2:	3714      	adds	r7, #20
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bc80      	pop	{r7}
 80046d8:	4770      	bx	lr
	...

080046dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046dc:	b480      	push	{r7}
 80046de:	b08b      	sub	sp, #44	@ 0x2c
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80046e6:	2300      	movs	r3, #0
 80046e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80046ea:	2300      	movs	r3, #0
 80046ec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80046ee:	e169      	b.n	80049c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80046f0:	2201      	movs	r2, #1
 80046f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f4:	fa02 f303 	lsl.w	r3, r2, r3
 80046f8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	69fa      	ldr	r2, [r7, #28]
 8004700:	4013      	ands	r3, r2
 8004702:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004704:	69ba      	ldr	r2, [r7, #24]
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	429a      	cmp	r2, r3
 800470a:	f040 8158 	bne.w	80049be <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	4a9a      	ldr	r2, [pc, #616]	@ (800497c <HAL_GPIO_Init+0x2a0>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d05e      	beq.n	80047d6 <HAL_GPIO_Init+0xfa>
 8004718:	4a98      	ldr	r2, [pc, #608]	@ (800497c <HAL_GPIO_Init+0x2a0>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d875      	bhi.n	800480a <HAL_GPIO_Init+0x12e>
 800471e:	4a98      	ldr	r2, [pc, #608]	@ (8004980 <HAL_GPIO_Init+0x2a4>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d058      	beq.n	80047d6 <HAL_GPIO_Init+0xfa>
 8004724:	4a96      	ldr	r2, [pc, #600]	@ (8004980 <HAL_GPIO_Init+0x2a4>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d86f      	bhi.n	800480a <HAL_GPIO_Init+0x12e>
 800472a:	4a96      	ldr	r2, [pc, #600]	@ (8004984 <HAL_GPIO_Init+0x2a8>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d052      	beq.n	80047d6 <HAL_GPIO_Init+0xfa>
 8004730:	4a94      	ldr	r2, [pc, #592]	@ (8004984 <HAL_GPIO_Init+0x2a8>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d869      	bhi.n	800480a <HAL_GPIO_Init+0x12e>
 8004736:	4a94      	ldr	r2, [pc, #592]	@ (8004988 <HAL_GPIO_Init+0x2ac>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d04c      	beq.n	80047d6 <HAL_GPIO_Init+0xfa>
 800473c:	4a92      	ldr	r2, [pc, #584]	@ (8004988 <HAL_GPIO_Init+0x2ac>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d863      	bhi.n	800480a <HAL_GPIO_Init+0x12e>
 8004742:	4a92      	ldr	r2, [pc, #584]	@ (800498c <HAL_GPIO_Init+0x2b0>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d046      	beq.n	80047d6 <HAL_GPIO_Init+0xfa>
 8004748:	4a90      	ldr	r2, [pc, #576]	@ (800498c <HAL_GPIO_Init+0x2b0>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d85d      	bhi.n	800480a <HAL_GPIO_Init+0x12e>
 800474e:	2b12      	cmp	r3, #18
 8004750:	d82a      	bhi.n	80047a8 <HAL_GPIO_Init+0xcc>
 8004752:	2b12      	cmp	r3, #18
 8004754:	d859      	bhi.n	800480a <HAL_GPIO_Init+0x12e>
 8004756:	a201      	add	r2, pc, #4	@ (adr r2, 800475c <HAL_GPIO_Init+0x80>)
 8004758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800475c:	080047d7 	.word	0x080047d7
 8004760:	080047b1 	.word	0x080047b1
 8004764:	080047c3 	.word	0x080047c3
 8004768:	08004805 	.word	0x08004805
 800476c:	0800480b 	.word	0x0800480b
 8004770:	0800480b 	.word	0x0800480b
 8004774:	0800480b 	.word	0x0800480b
 8004778:	0800480b 	.word	0x0800480b
 800477c:	0800480b 	.word	0x0800480b
 8004780:	0800480b 	.word	0x0800480b
 8004784:	0800480b 	.word	0x0800480b
 8004788:	0800480b 	.word	0x0800480b
 800478c:	0800480b 	.word	0x0800480b
 8004790:	0800480b 	.word	0x0800480b
 8004794:	0800480b 	.word	0x0800480b
 8004798:	0800480b 	.word	0x0800480b
 800479c:	0800480b 	.word	0x0800480b
 80047a0:	080047b9 	.word	0x080047b9
 80047a4:	080047cd 	.word	0x080047cd
 80047a8:	4a79      	ldr	r2, [pc, #484]	@ (8004990 <HAL_GPIO_Init+0x2b4>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d013      	beq.n	80047d6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80047ae:	e02c      	b.n	800480a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	623b      	str	r3, [r7, #32]
          break;
 80047b6:	e029      	b.n	800480c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	3304      	adds	r3, #4
 80047be:	623b      	str	r3, [r7, #32]
          break;
 80047c0:	e024      	b.n	800480c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	68db      	ldr	r3, [r3, #12]
 80047c6:	3308      	adds	r3, #8
 80047c8:	623b      	str	r3, [r7, #32]
          break;
 80047ca:	e01f      	b.n	800480c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	330c      	adds	r3, #12
 80047d2:	623b      	str	r3, [r7, #32]
          break;
 80047d4:	e01a      	b.n	800480c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d102      	bne.n	80047e4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80047de:	2304      	movs	r3, #4
 80047e0:	623b      	str	r3, [r7, #32]
          break;
 80047e2:	e013      	b.n	800480c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d105      	bne.n	80047f8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80047ec:	2308      	movs	r3, #8
 80047ee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	69fa      	ldr	r2, [r7, #28]
 80047f4:	611a      	str	r2, [r3, #16]
          break;
 80047f6:	e009      	b.n	800480c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80047f8:	2308      	movs	r3, #8
 80047fa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	69fa      	ldr	r2, [r7, #28]
 8004800:	615a      	str	r2, [r3, #20]
          break;
 8004802:	e003      	b.n	800480c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004804:	2300      	movs	r3, #0
 8004806:	623b      	str	r3, [r7, #32]
          break;
 8004808:	e000      	b.n	800480c <HAL_GPIO_Init+0x130>
          break;
 800480a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800480c:	69bb      	ldr	r3, [r7, #24]
 800480e:	2bff      	cmp	r3, #255	@ 0xff
 8004810:	d801      	bhi.n	8004816 <HAL_GPIO_Init+0x13a>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	e001      	b.n	800481a <HAL_GPIO_Init+0x13e>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	3304      	adds	r3, #4
 800481a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800481c:	69bb      	ldr	r3, [r7, #24]
 800481e:	2bff      	cmp	r3, #255	@ 0xff
 8004820:	d802      	bhi.n	8004828 <HAL_GPIO_Init+0x14c>
 8004822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	e002      	b.n	800482e <HAL_GPIO_Init+0x152>
 8004828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800482a:	3b08      	subs	r3, #8
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	210f      	movs	r1, #15
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	fa01 f303 	lsl.w	r3, r1, r3
 800483c:	43db      	mvns	r3, r3
 800483e:	401a      	ands	r2, r3
 8004840:	6a39      	ldr	r1, [r7, #32]
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	fa01 f303 	lsl.w	r3, r1, r3
 8004848:	431a      	orrs	r2, r3
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004856:	2b00      	cmp	r3, #0
 8004858:	f000 80b1 	beq.w	80049be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800485c:	4b4d      	ldr	r3, [pc, #308]	@ (8004994 <HAL_GPIO_Init+0x2b8>)
 800485e:	699b      	ldr	r3, [r3, #24]
 8004860:	4a4c      	ldr	r2, [pc, #304]	@ (8004994 <HAL_GPIO_Init+0x2b8>)
 8004862:	f043 0301 	orr.w	r3, r3, #1
 8004866:	6193      	str	r3, [r2, #24]
 8004868:	4b4a      	ldr	r3, [pc, #296]	@ (8004994 <HAL_GPIO_Init+0x2b8>)
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	f003 0301 	and.w	r3, r3, #1
 8004870:	60bb      	str	r3, [r7, #8]
 8004872:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004874:	4a48      	ldr	r2, [pc, #288]	@ (8004998 <HAL_GPIO_Init+0x2bc>)
 8004876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004878:	089b      	lsrs	r3, r3, #2
 800487a:	3302      	adds	r3, #2
 800487c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004880:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004884:	f003 0303 	and.w	r3, r3, #3
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	220f      	movs	r2, #15
 800488c:	fa02 f303 	lsl.w	r3, r2, r3
 8004890:	43db      	mvns	r3, r3
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	4013      	ands	r3, r2
 8004896:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a40      	ldr	r2, [pc, #256]	@ (800499c <HAL_GPIO_Init+0x2c0>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d013      	beq.n	80048c8 <HAL_GPIO_Init+0x1ec>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a3f      	ldr	r2, [pc, #252]	@ (80049a0 <HAL_GPIO_Init+0x2c4>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d00d      	beq.n	80048c4 <HAL_GPIO_Init+0x1e8>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a3e      	ldr	r2, [pc, #248]	@ (80049a4 <HAL_GPIO_Init+0x2c8>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d007      	beq.n	80048c0 <HAL_GPIO_Init+0x1e4>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4a3d      	ldr	r2, [pc, #244]	@ (80049a8 <HAL_GPIO_Init+0x2cc>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d101      	bne.n	80048bc <HAL_GPIO_Init+0x1e0>
 80048b8:	2303      	movs	r3, #3
 80048ba:	e006      	b.n	80048ca <HAL_GPIO_Init+0x1ee>
 80048bc:	2304      	movs	r3, #4
 80048be:	e004      	b.n	80048ca <HAL_GPIO_Init+0x1ee>
 80048c0:	2302      	movs	r3, #2
 80048c2:	e002      	b.n	80048ca <HAL_GPIO_Init+0x1ee>
 80048c4:	2301      	movs	r3, #1
 80048c6:	e000      	b.n	80048ca <HAL_GPIO_Init+0x1ee>
 80048c8:	2300      	movs	r3, #0
 80048ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048cc:	f002 0203 	and.w	r2, r2, #3
 80048d0:	0092      	lsls	r2, r2, #2
 80048d2:	4093      	lsls	r3, r2
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80048da:	492f      	ldr	r1, [pc, #188]	@ (8004998 <HAL_GPIO_Init+0x2bc>)
 80048dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048de:	089b      	lsrs	r3, r3, #2
 80048e0:	3302      	adds	r3, #2
 80048e2:	68fa      	ldr	r2, [r7, #12]
 80048e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d006      	beq.n	8004902 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80048f4:	4b2d      	ldr	r3, [pc, #180]	@ (80049ac <HAL_GPIO_Init+0x2d0>)
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	492c      	ldr	r1, [pc, #176]	@ (80049ac <HAL_GPIO_Init+0x2d0>)
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	600b      	str	r3, [r1, #0]
 8004900:	e006      	b.n	8004910 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004902:	4b2a      	ldr	r3, [pc, #168]	@ (80049ac <HAL_GPIO_Init+0x2d0>)
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	69bb      	ldr	r3, [r7, #24]
 8004908:	43db      	mvns	r3, r3
 800490a:	4928      	ldr	r1, [pc, #160]	@ (80049ac <HAL_GPIO_Init+0x2d0>)
 800490c:	4013      	ands	r3, r2
 800490e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d006      	beq.n	800492a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800491c:	4b23      	ldr	r3, [pc, #140]	@ (80049ac <HAL_GPIO_Init+0x2d0>)
 800491e:	685a      	ldr	r2, [r3, #4]
 8004920:	4922      	ldr	r1, [pc, #136]	@ (80049ac <HAL_GPIO_Init+0x2d0>)
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	4313      	orrs	r3, r2
 8004926:	604b      	str	r3, [r1, #4]
 8004928:	e006      	b.n	8004938 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800492a:	4b20      	ldr	r3, [pc, #128]	@ (80049ac <HAL_GPIO_Init+0x2d0>)
 800492c:	685a      	ldr	r2, [r3, #4]
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	43db      	mvns	r3, r3
 8004932:	491e      	ldr	r1, [pc, #120]	@ (80049ac <HAL_GPIO_Init+0x2d0>)
 8004934:	4013      	ands	r3, r2
 8004936:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004940:	2b00      	cmp	r3, #0
 8004942:	d006      	beq.n	8004952 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004944:	4b19      	ldr	r3, [pc, #100]	@ (80049ac <HAL_GPIO_Init+0x2d0>)
 8004946:	689a      	ldr	r2, [r3, #8]
 8004948:	4918      	ldr	r1, [pc, #96]	@ (80049ac <HAL_GPIO_Init+0x2d0>)
 800494a:	69bb      	ldr	r3, [r7, #24]
 800494c:	4313      	orrs	r3, r2
 800494e:	608b      	str	r3, [r1, #8]
 8004950:	e006      	b.n	8004960 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004952:	4b16      	ldr	r3, [pc, #88]	@ (80049ac <HAL_GPIO_Init+0x2d0>)
 8004954:	689a      	ldr	r2, [r3, #8]
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	43db      	mvns	r3, r3
 800495a:	4914      	ldr	r1, [pc, #80]	@ (80049ac <HAL_GPIO_Init+0x2d0>)
 800495c:	4013      	ands	r3, r2
 800495e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d021      	beq.n	80049b0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800496c:	4b0f      	ldr	r3, [pc, #60]	@ (80049ac <HAL_GPIO_Init+0x2d0>)
 800496e:	68da      	ldr	r2, [r3, #12]
 8004970:	490e      	ldr	r1, [pc, #56]	@ (80049ac <HAL_GPIO_Init+0x2d0>)
 8004972:	69bb      	ldr	r3, [r7, #24]
 8004974:	4313      	orrs	r3, r2
 8004976:	60cb      	str	r3, [r1, #12]
 8004978:	e021      	b.n	80049be <HAL_GPIO_Init+0x2e2>
 800497a:	bf00      	nop
 800497c:	10320000 	.word	0x10320000
 8004980:	10310000 	.word	0x10310000
 8004984:	10220000 	.word	0x10220000
 8004988:	10210000 	.word	0x10210000
 800498c:	10120000 	.word	0x10120000
 8004990:	10110000 	.word	0x10110000
 8004994:	40021000 	.word	0x40021000
 8004998:	40010000 	.word	0x40010000
 800499c:	40010800 	.word	0x40010800
 80049a0:	40010c00 	.word	0x40010c00
 80049a4:	40011000 	.word	0x40011000
 80049a8:	40011400 	.word	0x40011400
 80049ac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80049b0:	4b0b      	ldr	r3, [pc, #44]	@ (80049e0 <HAL_GPIO_Init+0x304>)
 80049b2:	68da      	ldr	r2, [r3, #12]
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	43db      	mvns	r3, r3
 80049b8:	4909      	ldr	r1, [pc, #36]	@ (80049e0 <HAL_GPIO_Init+0x304>)
 80049ba:	4013      	ands	r3, r2
 80049bc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80049be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c0:	3301      	adds	r3, #1
 80049c2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ca:	fa22 f303 	lsr.w	r3, r2, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	f47f ae8e 	bne.w	80046f0 <HAL_GPIO_Init+0x14>
  }
}
 80049d4:	bf00      	nop
 80049d6:	bf00      	nop
 80049d8:	372c      	adds	r7, #44	@ 0x2c
 80049da:	46bd      	mov	sp, r7
 80049dc:	bc80      	pop	{r7}
 80049de:	4770      	bx	lr
 80049e0:	40010400 	.word	0x40010400

080049e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b085      	sub	sp, #20
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	460b      	mov	r3, r1
 80049ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	689a      	ldr	r2, [r3, #8]
 80049f4:	887b      	ldrh	r3, [r7, #2]
 80049f6:	4013      	ands	r3, r2
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d002      	beq.n	8004a02 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80049fc:	2301      	movs	r3, #1
 80049fe:	73fb      	strb	r3, [r7, #15]
 8004a00:	e001      	b.n	8004a06 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a02:	2300      	movs	r3, #0
 8004a04:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a06:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3714      	adds	r7, #20
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bc80      	pop	{r7}
 8004a10:	4770      	bx	lr

08004a12 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a12:	b480      	push	{r7}
 8004a14:	b083      	sub	sp, #12
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	6078      	str	r0, [r7, #4]
 8004a1a:	460b      	mov	r3, r1
 8004a1c:	807b      	strh	r3, [r7, #2]
 8004a1e:	4613      	mov	r3, r2
 8004a20:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004a22:	787b      	ldrb	r3, [r7, #1]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d003      	beq.n	8004a30 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a28:	887a      	ldrh	r2, [r7, #2]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004a2e:	e003      	b.n	8004a38 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004a30:	887b      	ldrh	r3, [r7, #2]
 8004a32:	041a      	lsls	r2, r3, #16
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	611a      	str	r2, [r3, #16]
}
 8004a38:	bf00      	nop
 8004a3a:	370c      	adds	r7, #12
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bc80      	pop	{r7}
 8004a40:	4770      	bx	lr
	...

08004a44 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004a44:	b480      	push	{r7}
 8004a46:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8004a48:	4b03      	ldr	r3, [pc, #12]	@ (8004a58 <HAL_PWR_EnableBkUpAccess+0x14>)
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	601a      	str	r2, [r3, #0]
}
 8004a4e:	bf00      	nop
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bc80      	pop	{r7}
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	420e0020 	.word	0x420e0020

08004a5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b086      	sub	sp, #24
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d101      	bne.n	8004a6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e272      	b.n	8004f54 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 0301 	and.w	r3, r3, #1
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	f000 8087 	beq.w	8004b8a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a7c:	4b92      	ldr	r3, [pc, #584]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	f003 030c 	and.w	r3, r3, #12
 8004a84:	2b04      	cmp	r3, #4
 8004a86:	d00c      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004a88:	4b8f      	ldr	r3, [pc, #572]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	f003 030c 	and.w	r3, r3, #12
 8004a90:	2b08      	cmp	r3, #8
 8004a92:	d112      	bne.n	8004aba <HAL_RCC_OscConfig+0x5e>
 8004a94:	4b8c      	ldr	r3, [pc, #560]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004aa0:	d10b      	bne.n	8004aba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004aa2:	4b89      	ldr	r3, [pc, #548]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d06c      	beq.n	8004b88 <HAL_RCC_OscConfig+0x12c>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d168      	bne.n	8004b88 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e24c      	b.n	8004f54 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ac2:	d106      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x76>
 8004ac4:	4b80      	ldr	r3, [pc, #512]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a7f      	ldr	r2, [pc, #508]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004aca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ace:	6013      	str	r3, [r2, #0]
 8004ad0:	e02e      	b.n	8004b30 <HAL_RCC_OscConfig+0xd4>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d10c      	bne.n	8004af4 <HAL_RCC_OscConfig+0x98>
 8004ada:	4b7b      	ldr	r3, [pc, #492]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a7a      	ldr	r2, [pc, #488]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004ae0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ae4:	6013      	str	r3, [r2, #0]
 8004ae6:	4b78      	ldr	r3, [pc, #480]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a77      	ldr	r2, [pc, #476]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004aec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004af0:	6013      	str	r3, [r2, #0]
 8004af2:	e01d      	b.n	8004b30 <HAL_RCC_OscConfig+0xd4>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004afc:	d10c      	bne.n	8004b18 <HAL_RCC_OscConfig+0xbc>
 8004afe:	4b72      	ldr	r3, [pc, #456]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a71      	ldr	r2, [pc, #452]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004b04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b08:	6013      	str	r3, [r2, #0]
 8004b0a:	4b6f      	ldr	r3, [pc, #444]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a6e      	ldr	r2, [pc, #440]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004b10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b14:	6013      	str	r3, [r2, #0]
 8004b16:	e00b      	b.n	8004b30 <HAL_RCC_OscConfig+0xd4>
 8004b18:	4b6b      	ldr	r3, [pc, #428]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a6a      	ldr	r2, [pc, #424]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004b1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b22:	6013      	str	r3, [r2, #0]
 8004b24:	4b68      	ldr	r3, [pc, #416]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a67      	ldr	r2, [pc, #412]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004b2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b2e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d013      	beq.n	8004b60 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b38:	f7fe fe82 	bl	8003840 <HAL_GetTick>
 8004b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b3e:	e008      	b.n	8004b52 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b40:	f7fe fe7e 	bl	8003840 <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	2b64      	cmp	r3, #100	@ 0x64
 8004b4c:	d901      	bls.n	8004b52 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	e200      	b.n	8004f54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b52:	4b5d      	ldr	r3, [pc, #372]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d0f0      	beq.n	8004b40 <HAL_RCC_OscConfig+0xe4>
 8004b5e:	e014      	b.n	8004b8a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b60:	f7fe fe6e 	bl	8003840 <HAL_GetTick>
 8004b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b66:	e008      	b.n	8004b7a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b68:	f7fe fe6a 	bl	8003840 <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	2b64      	cmp	r3, #100	@ 0x64
 8004b74:	d901      	bls.n	8004b7a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004b76:	2303      	movs	r3, #3
 8004b78:	e1ec      	b.n	8004f54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b7a:	4b53      	ldr	r3, [pc, #332]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d1f0      	bne.n	8004b68 <HAL_RCC_OscConfig+0x10c>
 8004b86:	e000      	b.n	8004b8a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 0302 	and.w	r3, r3, #2
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d063      	beq.n	8004c5e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b96:	4b4c      	ldr	r3, [pc, #304]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	f003 030c 	and.w	r3, r3, #12
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d00b      	beq.n	8004bba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004ba2:	4b49      	ldr	r3, [pc, #292]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	f003 030c 	and.w	r3, r3, #12
 8004baa:	2b08      	cmp	r3, #8
 8004bac:	d11c      	bne.n	8004be8 <HAL_RCC_OscConfig+0x18c>
 8004bae:	4b46      	ldr	r3, [pc, #280]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d116      	bne.n	8004be8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bba:	4b43      	ldr	r3, [pc, #268]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0302 	and.w	r3, r3, #2
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d005      	beq.n	8004bd2 <HAL_RCC_OscConfig+0x176>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d001      	beq.n	8004bd2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e1c0      	b.n	8004f54 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bd2:	4b3d      	ldr	r3, [pc, #244]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	695b      	ldr	r3, [r3, #20]
 8004bde:	00db      	lsls	r3, r3, #3
 8004be0:	4939      	ldr	r1, [pc, #228]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004be2:	4313      	orrs	r3, r2
 8004be4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004be6:	e03a      	b.n	8004c5e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	691b      	ldr	r3, [r3, #16]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d020      	beq.n	8004c32 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bf0:	4b36      	ldr	r3, [pc, #216]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bf6:	f7fe fe23 	bl	8003840 <HAL_GetTick>
 8004bfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bfc:	e008      	b.n	8004c10 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bfe:	f7fe fe1f 	bl	8003840 <HAL_GetTick>
 8004c02:	4602      	mov	r2, r0
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	1ad3      	subs	r3, r2, r3
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d901      	bls.n	8004c10 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e1a1      	b.n	8004f54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c10:	4b2d      	ldr	r3, [pc, #180]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 0302 	and.w	r3, r3, #2
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d0f0      	beq.n	8004bfe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c1c:	4b2a      	ldr	r3, [pc, #168]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	695b      	ldr	r3, [r3, #20]
 8004c28:	00db      	lsls	r3, r3, #3
 8004c2a:	4927      	ldr	r1, [pc, #156]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	600b      	str	r3, [r1, #0]
 8004c30:	e015      	b.n	8004c5e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c32:	4b26      	ldr	r3, [pc, #152]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004c34:	2200      	movs	r2, #0
 8004c36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c38:	f7fe fe02 	bl	8003840 <HAL_GetTick>
 8004c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c3e:	e008      	b.n	8004c52 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c40:	f7fe fdfe 	bl	8003840 <HAL_GetTick>
 8004c44:	4602      	mov	r2, r0
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	2b02      	cmp	r3, #2
 8004c4c:	d901      	bls.n	8004c52 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e180      	b.n	8004f54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c52:	4b1d      	ldr	r3, [pc, #116]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 0302 	and.w	r3, r3, #2
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d1f0      	bne.n	8004c40 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 0308 	and.w	r3, r3, #8
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d03a      	beq.n	8004ce0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	699b      	ldr	r3, [r3, #24]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d019      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c72:	4b17      	ldr	r3, [pc, #92]	@ (8004cd0 <HAL_RCC_OscConfig+0x274>)
 8004c74:	2201      	movs	r2, #1
 8004c76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c78:	f7fe fde2 	bl	8003840 <HAL_GetTick>
 8004c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c7e:	e008      	b.n	8004c92 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c80:	f7fe fdde 	bl	8003840 <HAL_GetTick>
 8004c84:	4602      	mov	r2, r0
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	2b02      	cmp	r3, #2
 8004c8c:	d901      	bls.n	8004c92 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	e160      	b.n	8004f54 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c92:	4b0d      	ldr	r3, [pc, #52]	@ (8004cc8 <HAL_RCC_OscConfig+0x26c>)
 8004c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c96:	f003 0302 	and.w	r3, r3, #2
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d0f0      	beq.n	8004c80 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004c9e:	2001      	movs	r0, #1
 8004ca0:	f000 fad8 	bl	8005254 <RCC_Delay>
 8004ca4:	e01c      	b.n	8004ce0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ca6:	4b0a      	ldr	r3, [pc, #40]	@ (8004cd0 <HAL_RCC_OscConfig+0x274>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cac:	f7fe fdc8 	bl	8003840 <HAL_GetTick>
 8004cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cb2:	e00f      	b.n	8004cd4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cb4:	f7fe fdc4 	bl	8003840 <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	2b02      	cmp	r3, #2
 8004cc0:	d908      	bls.n	8004cd4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e146      	b.n	8004f54 <HAL_RCC_OscConfig+0x4f8>
 8004cc6:	bf00      	nop
 8004cc8:	40021000 	.word	0x40021000
 8004ccc:	42420000 	.word	0x42420000
 8004cd0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cd4:	4b92      	ldr	r3, [pc, #584]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd8:	f003 0302 	and.w	r3, r3, #2
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1e9      	bne.n	8004cb4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0304 	and.w	r3, r3, #4
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f000 80a6 	beq.w	8004e3a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cf2:	4b8b      	ldr	r3, [pc, #556]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004cf4:	69db      	ldr	r3, [r3, #28]
 8004cf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d10d      	bne.n	8004d1a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cfe:	4b88      	ldr	r3, [pc, #544]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004d00:	69db      	ldr	r3, [r3, #28]
 8004d02:	4a87      	ldr	r2, [pc, #540]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004d04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d08:	61d3      	str	r3, [r2, #28]
 8004d0a:	4b85      	ldr	r3, [pc, #532]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004d0c:	69db      	ldr	r3, [r3, #28]
 8004d0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d12:	60bb      	str	r3, [r7, #8]
 8004d14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d16:	2301      	movs	r3, #1
 8004d18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d1a:	4b82      	ldr	r3, [pc, #520]	@ (8004f24 <HAL_RCC_OscConfig+0x4c8>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d118      	bne.n	8004d58 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d26:	4b7f      	ldr	r3, [pc, #508]	@ (8004f24 <HAL_RCC_OscConfig+0x4c8>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a7e      	ldr	r2, [pc, #504]	@ (8004f24 <HAL_RCC_OscConfig+0x4c8>)
 8004d2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d32:	f7fe fd85 	bl	8003840 <HAL_GetTick>
 8004d36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d38:	e008      	b.n	8004d4c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d3a:	f7fe fd81 	bl	8003840 <HAL_GetTick>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	1ad3      	subs	r3, r2, r3
 8004d44:	2b64      	cmp	r3, #100	@ 0x64
 8004d46:	d901      	bls.n	8004d4c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004d48:	2303      	movs	r3, #3
 8004d4a:	e103      	b.n	8004f54 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d4c:	4b75      	ldr	r3, [pc, #468]	@ (8004f24 <HAL_RCC_OscConfig+0x4c8>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d0f0      	beq.n	8004d3a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d106      	bne.n	8004d6e <HAL_RCC_OscConfig+0x312>
 8004d60:	4b6f      	ldr	r3, [pc, #444]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004d62:	6a1b      	ldr	r3, [r3, #32]
 8004d64:	4a6e      	ldr	r2, [pc, #440]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004d66:	f043 0301 	orr.w	r3, r3, #1
 8004d6a:	6213      	str	r3, [r2, #32]
 8004d6c:	e02d      	b.n	8004dca <HAL_RCC_OscConfig+0x36e>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d10c      	bne.n	8004d90 <HAL_RCC_OscConfig+0x334>
 8004d76:	4b6a      	ldr	r3, [pc, #424]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	4a69      	ldr	r2, [pc, #420]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004d7c:	f023 0301 	bic.w	r3, r3, #1
 8004d80:	6213      	str	r3, [r2, #32]
 8004d82:	4b67      	ldr	r3, [pc, #412]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004d84:	6a1b      	ldr	r3, [r3, #32]
 8004d86:	4a66      	ldr	r2, [pc, #408]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004d88:	f023 0304 	bic.w	r3, r3, #4
 8004d8c:	6213      	str	r3, [r2, #32]
 8004d8e:	e01c      	b.n	8004dca <HAL_RCC_OscConfig+0x36e>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	2b05      	cmp	r3, #5
 8004d96:	d10c      	bne.n	8004db2 <HAL_RCC_OscConfig+0x356>
 8004d98:	4b61      	ldr	r3, [pc, #388]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004d9a:	6a1b      	ldr	r3, [r3, #32]
 8004d9c:	4a60      	ldr	r2, [pc, #384]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004d9e:	f043 0304 	orr.w	r3, r3, #4
 8004da2:	6213      	str	r3, [r2, #32]
 8004da4:	4b5e      	ldr	r3, [pc, #376]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004da6:	6a1b      	ldr	r3, [r3, #32]
 8004da8:	4a5d      	ldr	r2, [pc, #372]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004daa:	f043 0301 	orr.w	r3, r3, #1
 8004dae:	6213      	str	r3, [r2, #32]
 8004db0:	e00b      	b.n	8004dca <HAL_RCC_OscConfig+0x36e>
 8004db2:	4b5b      	ldr	r3, [pc, #364]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004db4:	6a1b      	ldr	r3, [r3, #32]
 8004db6:	4a5a      	ldr	r2, [pc, #360]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004db8:	f023 0301 	bic.w	r3, r3, #1
 8004dbc:	6213      	str	r3, [r2, #32]
 8004dbe:	4b58      	ldr	r3, [pc, #352]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004dc0:	6a1b      	ldr	r3, [r3, #32]
 8004dc2:	4a57      	ldr	r2, [pc, #348]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004dc4:	f023 0304 	bic.w	r3, r3, #4
 8004dc8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	68db      	ldr	r3, [r3, #12]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d015      	beq.n	8004dfe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dd2:	f7fe fd35 	bl	8003840 <HAL_GetTick>
 8004dd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dd8:	e00a      	b.n	8004df0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dda:	f7fe fd31 	bl	8003840 <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d901      	bls.n	8004df0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e0b1      	b.n	8004f54 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004df0:	4b4b      	ldr	r3, [pc, #300]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004df2:	6a1b      	ldr	r3, [r3, #32]
 8004df4:	f003 0302 	and.w	r3, r3, #2
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d0ee      	beq.n	8004dda <HAL_RCC_OscConfig+0x37e>
 8004dfc:	e014      	b.n	8004e28 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dfe:	f7fe fd1f 	bl	8003840 <HAL_GetTick>
 8004e02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e04:	e00a      	b.n	8004e1c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e06:	f7fe fd1b 	bl	8003840 <HAL_GetTick>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	1ad3      	subs	r3, r2, r3
 8004e10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d901      	bls.n	8004e1c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e09b      	b.n	8004f54 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e1c:	4b40      	ldr	r3, [pc, #256]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004e1e:	6a1b      	ldr	r3, [r3, #32]
 8004e20:	f003 0302 	and.w	r3, r3, #2
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d1ee      	bne.n	8004e06 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004e28:	7dfb      	ldrb	r3, [r7, #23]
 8004e2a:	2b01      	cmp	r3, #1
 8004e2c:	d105      	bne.n	8004e3a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e2e:	4b3c      	ldr	r3, [pc, #240]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004e30:	69db      	ldr	r3, [r3, #28]
 8004e32:	4a3b      	ldr	r2, [pc, #236]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004e34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e38:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	69db      	ldr	r3, [r3, #28]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	f000 8087 	beq.w	8004f52 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e44:	4b36      	ldr	r3, [pc, #216]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	f003 030c 	and.w	r3, r3, #12
 8004e4c:	2b08      	cmp	r3, #8
 8004e4e:	d061      	beq.n	8004f14 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	69db      	ldr	r3, [r3, #28]
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d146      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e58:	4b33      	ldr	r3, [pc, #204]	@ (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e5e:	f7fe fcef 	bl	8003840 <HAL_GetTick>
 8004e62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e64:	e008      	b.n	8004e78 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e66:	f7fe fceb 	bl	8003840 <HAL_GetTick>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	d901      	bls.n	8004e78 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004e74:	2303      	movs	r3, #3
 8004e76:	e06d      	b.n	8004f54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e78:	4b29      	ldr	r3, [pc, #164]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d1f0      	bne.n	8004e66 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a1b      	ldr	r3, [r3, #32]
 8004e88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e8c:	d108      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004e8e:	4b24      	ldr	r3, [pc, #144]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	4921      	ldr	r1, [pc, #132]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ea0:	4b1f      	ldr	r3, [pc, #124]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6a19      	ldr	r1, [r3, #32]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb0:	430b      	orrs	r3, r1
 8004eb2:	491b      	ldr	r1, [pc, #108]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004eb8:	4b1b      	ldr	r3, [pc, #108]	@ (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004eba:	2201      	movs	r2, #1
 8004ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ebe:	f7fe fcbf 	bl	8003840 <HAL_GetTick>
 8004ec2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ec4:	e008      	b.n	8004ed8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ec6:	f7fe fcbb 	bl	8003840 <HAL_GetTick>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	1ad3      	subs	r3, r2, r3
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d901      	bls.n	8004ed8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e03d      	b.n	8004f54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ed8:	4b11      	ldr	r3, [pc, #68]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d0f0      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x46a>
 8004ee4:	e035      	b.n	8004f52 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ee6:	4b10      	ldr	r3, [pc, #64]	@ (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eec:	f7fe fca8 	bl	8003840 <HAL_GetTick>
 8004ef0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ef2:	e008      	b.n	8004f06 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ef4:	f7fe fca4 	bl	8003840 <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	2b02      	cmp	r3, #2
 8004f00:	d901      	bls.n	8004f06 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e026      	b.n	8004f54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f06:	4b06      	ldr	r3, [pc, #24]	@ (8004f20 <HAL_RCC_OscConfig+0x4c4>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d1f0      	bne.n	8004ef4 <HAL_RCC_OscConfig+0x498>
 8004f12:	e01e      	b.n	8004f52 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	69db      	ldr	r3, [r3, #28]
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d107      	bne.n	8004f2c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e019      	b.n	8004f54 <HAL_RCC_OscConfig+0x4f8>
 8004f20:	40021000 	.word	0x40021000
 8004f24:	40007000 	.word	0x40007000
 8004f28:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f5c <HAL_RCC_OscConfig+0x500>)
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a1b      	ldr	r3, [r3, #32]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d106      	bne.n	8004f4e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d001      	beq.n	8004f52 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e000      	b.n	8004f54 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004f52:	2300      	movs	r3, #0
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3718      	adds	r7, #24
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	40021000 	.word	0x40021000

08004f60 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b084      	sub	sp, #16
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d101      	bne.n	8004f74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e0d0      	b.n	8005116 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f74:	4b6a      	ldr	r3, [pc, #424]	@ (8005120 <HAL_RCC_ClockConfig+0x1c0>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 0307 	and.w	r3, r3, #7
 8004f7c:	683a      	ldr	r2, [r7, #0]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d910      	bls.n	8004fa4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f82:	4b67      	ldr	r3, [pc, #412]	@ (8005120 <HAL_RCC_ClockConfig+0x1c0>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f023 0207 	bic.w	r2, r3, #7
 8004f8a:	4965      	ldr	r1, [pc, #404]	@ (8005120 <HAL_RCC_ClockConfig+0x1c0>)
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f92:	4b63      	ldr	r3, [pc, #396]	@ (8005120 <HAL_RCC_ClockConfig+0x1c0>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 0307 	and.w	r3, r3, #7
 8004f9a:	683a      	ldr	r2, [r7, #0]
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d001      	beq.n	8004fa4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e0b8      	b.n	8005116 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0302 	and.w	r3, r3, #2
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d020      	beq.n	8004ff2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f003 0304 	and.w	r3, r3, #4
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d005      	beq.n	8004fc8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fbc:	4b59      	ldr	r3, [pc, #356]	@ (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	4a58      	ldr	r2, [pc, #352]	@ (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 8004fc2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004fc6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f003 0308 	and.w	r3, r3, #8
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d005      	beq.n	8004fe0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004fd4:	4b53      	ldr	r3, [pc, #332]	@ (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	4a52      	ldr	r2, [pc, #328]	@ (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 8004fda:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004fde:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fe0:	4b50      	ldr	r3, [pc, #320]	@ (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	494d      	ldr	r1, [pc, #308]	@ (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0301 	and.w	r3, r3, #1
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d040      	beq.n	8005080 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	2b01      	cmp	r3, #1
 8005004:	d107      	bne.n	8005016 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005006:	4b47      	ldr	r3, [pc, #284]	@ (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d115      	bne.n	800503e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	e07f      	b.n	8005116 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	2b02      	cmp	r3, #2
 800501c:	d107      	bne.n	800502e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800501e:	4b41      	ldr	r3, [pc, #260]	@ (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005026:	2b00      	cmp	r3, #0
 8005028:	d109      	bne.n	800503e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e073      	b.n	8005116 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800502e:	4b3d      	ldr	r3, [pc, #244]	@ (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0302 	and.w	r3, r3, #2
 8005036:	2b00      	cmp	r3, #0
 8005038:	d101      	bne.n	800503e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	e06b      	b.n	8005116 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800503e:	4b39      	ldr	r3, [pc, #228]	@ (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	f023 0203 	bic.w	r2, r3, #3
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	4936      	ldr	r1, [pc, #216]	@ (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 800504c:	4313      	orrs	r3, r2
 800504e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005050:	f7fe fbf6 	bl	8003840 <HAL_GetTick>
 8005054:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005056:	e00a      	b.n	800506e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005058:	f7fe fbf2 	bl	8003840 <HAL_GetTick>
 800505c:	4602      	mov	r2, r0
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005066:	4293      	cmp	r3, r2
 8005068:	d901      	bls.n	800506e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800506a:	2303      	movs	r3, #3
 800506c:	e053      	b.n	8005116 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800506e:	4b2d      	ldr	r3, [pc, #180]	@ (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	f003 020c 	and.w	r2, r3, #12
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	429a      	cmp	r2, r3
 800507e:	d1eb      	bne.n	8005058 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005080:	4b27      	ldr	r3, [pc, #156]	@ (8005120 <HAL_RCC_ClockConfig+0x1c0>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f003 0307 	and.w	r3, r3, #7
 8005088:	683a      	ldr	r2, [r7, #0]
 800508a:	429a      	cmp	r2, r3
 800508c:	d210      	bcs.n	80050b0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800508e:	4b24      	ldr	r3, [pc, #144]	@ (8005120 <HAL_RCC_ClockConfig+0x1c0>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f023 0207 	bic.w	r2, r3, #7
 8005096:	4922      	ldr	r1, [pc, #136]	@ (8005120 <HAL_RCC_ClockConfig+0x1c0>)
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	4313      	orrs	r3, r2
 800509c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800509e:	4b20      	ldr	r3, [pc, #128]	@ (8005120 <HAL_RCC_ClockConfig+0x1c0>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f003 0307 	and.w	r3, r3, #7
 80050a6:	683a      	ldr	r2, [r7, #0]
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d001      	beq.n	80050b0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e032      	b.n	8005116 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f003 0304 	and.w	r3, r3, #4
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d008      	beq.n	80050ce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050bc:	4b19      	ldr	r3, [pc, #100]	@ (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	4916      	ldr	r1, [pc, #88]	@ (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 80050ca:	4313      	orrs	r3, r2
 80050cc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0308 	and.w	r3, r3, #8
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d009      	beq.n	80050ee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80050da:	4b12      	ldr	r3, [pc, #72]	@ (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	691b      	ldr	r3, [r3, #16]
 80050e6:	00db      	lsls	r3, r3, #3
 80050e8:	490e      	ldr	r1, [pc, #56]	@ (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80050ee:	f000 f821 	bl	8005134 <HAL_RCC_GetSysClockFreq>
 80050f2:	4602      	mov	r2, r0
 80050f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005124 <HAL_RCC_ClockConfig+0x1c4>)
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	091b      	lsrs	r3, r3, #4
 80050fa:	f003 030f 	and.w	r3, r3, #15
 80050fe:	490a      	ldr	r1, [pc, #40]	@ (8005128 <HAL_RCC_ClockConfig+0x1c8>)
 8005100:	5ccb      	ldrb	r3, [r1, r3]
 8005102:	fa22 f303 	lsr.w	r3, r2, r3
 8005106:	4a09      	ldr	r2, [pc, #36]	@ (800512c <HAL_RCC_ClockConfig+0x1cc>)
 8005108:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800510a:	4b09      	ldr	r3, [pc, #36]	@ (8005130 <HAL_RCC_ClockConfig+0x1d0>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4618      	mov	r0, r3
 8005110:	f7fe fb54 	bl	80037bc <HAL_InitTick>

  return HAL_OK;
 8005114:	2300      	movs	r3, #0
}
 8005116:	4618      	mov	r0, r3
 8005118:	3710      	adds	r7, #16
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	40022000 	.word	0x40022000
 8005124:	40021000 	.word	0x40021000
 8005128:	0800d270 	.word	0x0800d270
 800512c:	20000020 	.word	0x20000020
 8005130:	20000024 	.word	0x20000024

08005134 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005134:	b490      	push	{r4, r7}
 8005136:	b08a      	sub	sp, #40	@ 0x28
 8005138:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800513a:	4b29      	ldr	r3, [pc, #164]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0xac>)
 800513c:	1d3c      	adds	r4, r7, #4
 800513e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005140:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005144:	f240 2301 	movw	r3, #513	@ 0x201
 8005148:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800514a:	2300      	movs	r3, #0
 800514c:	61fb      	str	r3, [r7, #28]
 800514e:	2300      	movs	r3, #0
 8005150:	61bb      	str	r3, [r7, #24]
 8005152:	2300      	movs	r3, #0
 8005154:	627b      	str	r3, [r7, #36]	@ 0x24
 8005156:	2300      	movs	r3, #0
 8005158:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800515a:	2300      	movs	r3, #0
 800515c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800515e:	4b21      	ldr	r3, [pc, #132]	@ (80051e4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005164:	69fb      	ldr	r3, [r7, #28]
 8005166:	f003 030c 	and.w	r3, r3, #12
 800516a:	2b04      	cmp	r3, #4
 800516c:	d002      	beq.n	8005174 <HAL_RCC_GetSysClockFreq+0x40>
 800516e:	2b08      	cmp	r3, #8
 8005170:	d003      	beq.n	800517a <HAL_RCC_GetSysClockFreq+0x46>
 8005172:	e02b      	b.n	80051cc <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005174:	4b1c      	ldr	r3, [pc, #112]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005176:	623b      	str	r3, [r7, #32]
      break;
 8005178:	e02b      	b.n	80051d2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800517a:	69fb      	ldr	r3, [r7, #28]
 800517c:	0c9b      	lsrs	r3, r3, #18
 800517e:	f003 030f 	and.w	r3, r3, #15
 8005182:	3328      	adds	r3, #40	@ 0x28
 8005184:	443b      	add	r3, r7
 8005186:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800518a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005192:	2b00      	cmp	r3, #0
 8005194:	d012      	beq.n	80051bc <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005196:	4b13      	ldr	r3, [pc, #76]	@ (80051e4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	0c5b      	lsrs	r3, r3, #17
 800519c:	f003 0301 	and.w	r3, r3, #1
 80051a0:	3328      	adds	r3, #40	@ 0x28
 80051a2:	443b      	add	r3, r7
 80051a4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80051a8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	4a0e      	ldr	r2, [pc, #56]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80051ae:	fb03 f202 	mul.w	r2, r3, r2
 80051b2:	69bb      	ldr	r3, [r7, #24]
 80051b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80051b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80051ba:	e004      	b.n	80051c6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	4a0b      	ldr	r2, [pc, #44]	@ (80051ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80051c0:	fb02 f303 	mul.w	r3, r2, r3
 80051c4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      sysclockfreq = pllclk;
 80051c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c8:	623b      	str	r3, [r7, #32]
      break;
 80051ca:	e002      	b.n	80051d2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80051cc:	4b06      	ldr	r3, [pc, #24]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80051ce:	623b      	str	r3, [r7, #32]
      break;
 80051d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051d2:	6a3b      	ldr	r3, [r7, #32]
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3728      	adds	r7, #40	@ 0x28
 80051d8:	46bd      	mov	sp, r7
 80051da:	bc90      	pop	{r4, r7}
 80051dc:	4770      	bx	lr
 80051de:	bf00      	nop
 80051e0:	0800d1b0 	.word	0x0800d1b0
 80051e4:	40021000 	.word	0x40021000
 80051e8:	007a1200 	.word	0x007a1200
 80051ec:	003d0900 	.word	0x003d0900

080051f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051f0:	b480      	push	{r7}
 80051f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051f4:	4b02      	ldr	r3, [pc, #8]	@ (8005200 <HAL_RCC_GetHCLKFreq+0x10>)
 80051f6:	681b      	ldr	r3, [r3, #0]
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bc80      	pop	{r7}
 80051fe:	4770      	bx	lr
 8005200:	20000020 	.word	0x20000020

08005204 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005208:	f7ff fff2 	bl	80051f0 <HAL_RCC_GetHCLKFreq>
 800520c:	4602      	mov	r2, r0
 800520e:	4b05      	ldr	r3, [pc, #20]	@ (8005224 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	0a1b      	lsrs	r3, r3, #8
 8005214:	f003 0307 	and.w	r3, r3, #7
 8005218:	4903      	ldr	r1, [pc, #12]	@ (8005228 <HAL_RCC_GetPCLK1Freq+0x24>)
 800521a:	5ccb      	ldrb	r3, [r1, r3]
 800521c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005220:	4618      	mov	r0, r3
 8005222:	bd80      	pop	{r7, pc}
 8005224:	40021000 	.word	0x40021000
 8005228:	0800d280 	.word	0x0800d280

0800522c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005230:	f7ff ffde 	bl	80051f0 <HAL_RCC_GetHCLKFreq>
 8005234:	4602      	mov	r2, r0
 8005236:	4b05      	ldr	r3, [pc, #20]	@ (800524c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	0adb      	lsrs	r3, r3, #11
 800523c:	f003 0307 	and.w	r3, r3, #7
 8005240:	4903      	ldr	r1, [pc, #12]	@ (8005250 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005242:	5ccb      	ldrb	r3, [r1, r3]
 8005244:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005248:	4618      	mov	r0, r3
 800524a:	bd80      	pop	{r7, pc}
 800524c:	40021000 	.word	0x40021000
 8005250:	0800d280 	.word	0x0800d280

08005254 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005254:	b480      	push	{r7}
 8005256:	b085      	sub	sp, #20
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800525c:	4b0a      	ldr	r3, [pc, #40]	@ (8005288 <RCC_Delay+0x34>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a0a      	ldr	r2, [pc, #40]	@ (800528c <RCC_Delay+0x38>)
 8005262:	fba2 2303 	umull	r2, r3, r2, r3
 8005266:	0a5b      	lsrs	r3, r3, #9
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	fb02 f303 	mul.w	r3, r2, r3
 800526e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005270:	bf00      	nop
  }
  while (Delay --);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	1e5a      	subs	r2, r3, #1
 8005276:	60fa      	str	r2, [r7, #12]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d1f9      	bne.n	8005270 <RCC_Delay+0x1c>
}
 800527c:	bf00      	nop
 800527e:	bf00      	nop
 8005280:	3714      	adds	r7, #20
 8005282:	46bd      	mov	sp, r7
 8005284:	bc80      	pop	{r7}
 8005286:	4770      	bx	lr
 8005288:	20000020 	.word	0x20000020
 800528c:	10624dd3 	.word	0x10624dd3

08005290 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005290:	b590      	push	{r4, r7, lr}
 8005292:	b08d      	sub	sp, #52	@ 0x34
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005298:	4b58      	ldr	r3, [pc, #352]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800529a:	f107 040c 	add.w	r4, r7, #12
 800529e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80052a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80052a4:	f240 2301 	movw	r3, #513	@ 0x201
 80052a8:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80052aa:	2300      	movs	r3, #0
 80052ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80052ae:	2300      	movs	r3, #0
 80052b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052b2:	2300      	movs	r3, #0
 80052b4:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80052b6:	2300      	movs	r3, #0
 80052b8:	61fb      	str	r3, [r7, #28]
 80052ba:	2300      	movs	r3, #0
 80052bc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2b10      	cmp	r3, #16
 80052c2:	d00a      	beq.n	80052da <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2b10      	cmp	r3, #16
 80052c8:	f200 808e 	bhi.w	80053e8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d049      	beq.n	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2b02      	cmp	r3, #2
 80052d6:	d079      	beq.n	80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80052d8:	e086      	b.n	80053e8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 80052da:	4b49      	ldr	r3, [pc, #292]	@ (8005400 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80052e0:	4b47      	ldr	r3, [pc, #284]	@ (8005400 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d07f      	beq.n	80053ec <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80052ec:	69fb      	ldr	r3, [r7, #28]
 80052ee:	0c9b      	lsrs	r3, r3, #18
 80052f0:	f003 030f 	and.w	r3, r3, #15
 80052f4:	3330      	adds	r3, #48	@ 0x30
 80052f6:	443b      	add	r3, r7
 80052f8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80052fc:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80052fe:	69fb      	ldr	r3, [r7, #28]
 8005300:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d017      	beq.n	8005338 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005308:	4b3d      	ldr	r3, [pc, #244]	@ (8005400 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	0c5b      	lsrs	r3, r3, #17
 800530e:	f003 0301 	and.w	r3, r3, #1
 8005312:	3330      	adds	r3, #48	@ 0x30
 8005314:	443b      	add	r3, r7
 8005316:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800531a:	627b      	str	r3, [r7, #36]	@ 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005322:	2b00      	cmp	r3, #0
 8005324:	d00d      	beq.n	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005326:	4a37      	ldr	r2, [pc, #220]	@ (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8005328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800532a:	fbb2 f2f3 	udiv	r2, r2, r3
 800532e:	6a3b      	ldr	r3, [r7, #32]
 8005330:	fb02 f303 	mul.w	r3, r2, r3
 8005334:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005336:	e004      	b.n	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005338:	6a3b      	ldr	r3, [r7, #32]
 800533a:	4a33      	ldr	r2, [pc, #204]	@ (8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800533c:	fb02 f303 	mul.w	r3, r2, r3
 8005340:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005342:	4b2f      	ldr	r3, [pc, #188]	@ (8005400 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800534a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800534e:	d102      	bne.n	8005356 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8005350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005352:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 8005354:	e04a      	b.n	80053ec <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8005356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005358:	005b      	lsls	r3, r3, #1
 800535a:	4a2c      	ldr	r2, [pc, #176]	@ (800540c <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 800535c:	fba2 2303 	umull	r2, r3, r2, r3
 8005360:	085b      	lsrs	r3, r3, #1
 8005362:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 8005364:	e042      	b.n	80053ec <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8005366:	4b26      	ldr	r3, [pc, #152]	@ (8005400 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005368:	6a1b      	ldr	r3, [r3, #32]
 800536a:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800536c:	69fb      	ldr	r3, [r7, #28]
 800536e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005372:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005376:	d108      	bne.n	800538a <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8005378:	69fb      	ldr	r3, [r7, #28]
 800537a:	f003 0302 	and.w	r3, r3, #2
 800537e:	2b00      	cmp	r3, #0
 8005380:	d003      	beq.n	800538a <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8005382:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005386:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005388:	e01f      	b.n	80053ca <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005390:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005394:	d109      	bne.n	80053aa <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8005396:	4b1a      	ldr	r3, [pc, #104]	@ (8005400 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800539a:	f003 0302 	and.w	r3, r3, #2
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d003      	beq.n	80053aa <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 80053a2:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80053a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053a8:	e00f      	b.n	80053ca <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053b4:	d11c      	bne.n	80053f0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80053b6:	4b12      	ldr	r3, [pc, #72]	@ (8005400 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d016      	beq.n	80053f0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 80053c2:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80053c6:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 80053c8:	e012      	b.n	80053f0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80053ca:	e011      	b.n	80053f0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80053cc:	f7ff ff2e 	bl	800522c <HAL_RCC_GetPCLK2Freq>
 80053d0:	4602      	mov	r2, r0
 80053d2:	4b0b      	ldr	r3, [pc, #44]	@ (8005400 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	0b9b      	lsrs	r3, r3, #14
 80053d8:	f003 0303 	and.w	r3, r3, #3
 80053dc:	3301      	adds	r3, #1
 80053de:	005b      	lsls	r3, r3, #1
 80053e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80053e4:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 80053e6:	e004      	b.n	80053f2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80053e8:	bf00      	nop
 80053ea:	e002      	b.n	80053f2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80053ec:	bf00      	nop
 80053ee:	e000      	b.n	80053f2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80053f0:	bf00      	nop
    }
  }
  return (frequency);
 80053f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3734      	adds	r7, #52	@ 0x34
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd90      	pop	{r4, r7, pc}
 80053fc:	0800d1c0 	.word	0x0800d1c0
 8005400:	40021000 	.word	0x40021000
 8005404:	007a1200 	.word	0x007a1200
 8005408:	003d0900 	.word	0x003d0900
 800540c:	aaaaaaab 	.word	0xaaaaaaab

08005410 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b084      	sub	sp, #16
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8005418:	2300      	movs	r3, #0
 800541a:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if(hrtc == NULL)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d101      	bne.n	8005426 <HAL_RTC_Init+0x16>
  {
     return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e084      	b.n	8005530 <HAL_RTC_Init+0x120>
  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	7c5b      	ldrb	r3, [r3, #17]
 800542a:	b2db      	uxtb	r3, r3
 800542c:	2b00      	cmp	r3, #0
 800542e:	d105      	bne.n	800543c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	741a      	strb	r2, [r3, #16]
    
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 f880 	bl	800553c <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2202      	movs	r2, #2
 8005440:	745a      	strb	r2, [r3, #17]
       
  /* Waiting for synchro */
  if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f000 f8ac 	bl	80055a0 <HAL_RTC_WaitForSynchro>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d004      	beq.n	8005458 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2204      	movs	r2, #4
 8005452:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e06b      	b.n	8005530 <HAL_RTC_Init+0x120>
  } 

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f000 f8ce 	bl	80055fa <RTC_EnterInitMode>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d004      	beq.n	800546e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2204      	movs	r2, #4
 8005468:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e060      	b.n	8005530 <HAL_RTC_Init+0x120>
  } 
  else
  { 
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	685a      	ldr	r2, [r3, #4]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f022 0207 	bic.w	r2, r2, #7
 800547c:	605a      	str	r2, [r3, #4]
    
    if(hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d005      	beq.n	8005492 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8005486:	4b2c      	ldr	r3, [pc, #176]	@ (8005538 <HAL_RTC_Init+0x128>)
 8005488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800548a:	4a2b      	ldr	r2, [pc, #172]	@ (8005538 <HAL_RTC_Init+0x128>)
 800548c:	f023 0301 	bic.w	r3, r3, #1
 8005490:	6313      	str	r3, [r2, #48]	@ 0x30
    }
    
    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8005492:	4b29      	ldr	r3, [pc, #164]	@ (8005538 <HAL_RTC_Init+0x128>)
 8005494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005496:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	4926      	ldr	r1, [pc, #152]	@ (8005538 <HAL_RTC_Init+0x128>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ac:	d003      	beq.n	80054b6 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	60fb      	str	r3, [r7, #12]
 80054b4:	e00e      	b.n	80054d4 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80054b6:	2001      	movs	r0, #1
 80054b8:	f7ff feea 	bl	8005290 <HAL_RCCEx_GetPeriphCLKFreq>
 80054bc:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d104      	bne.n	80054ce <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2204      	movs	r2, #4
 80054c8:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e030      	b.n	8005530 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	3b01      	subs	r3, #1
 80054d2:	60fb      	str	r3, [r7, #12]
      }
    }
    
    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	f023 010f 	bic.w	r1, r3, #15
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	0c1a      	lsrs	r2, r3, #16
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	430a      	orrs	r2, r1
 80054e8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	0c1b      	lsrs	r3, r3, #16
 80054f2:	041b      	lsls	r3, r3, #16
 80054f4:	68fa      	ldr	r2, [r7, #12]
 80054f6:	b291      	uxth	r1, r2
 80054f8:	687a      	ldr	r2, [r7, #4]
 80054fa:	6812      	ldr	r2, [r2, #0]
 80054fc:	430b      	orrs	r3, r1
 80054fe:	60d3      	str	r3, [r2, #12]
      
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f000 f8a2 	bl	800564a <RTC_ExitInitMode>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d004      	beq.n	8005516 <HAL_RTC_Init+0x106>
    {       
      hrtc->State = HAL_RTC_STATE_ERROR;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2204      	movs	r2, #4
 8005510:	745a      	strb	r2, [r3, #17]
      
      return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e00c      	b.n	8005530 <HAL_RTC_Init+0x120>
    }
    
    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2201      	movs	r2, #1
 8005526:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	745a      	strb	r2, [r3, #17]
    
    return HAL_OK;
 800552e:	2300      	movs	r3, #0
  }
}
 8005530:	4618      	mov	r0, r3
 8005532:	3710      	adds	r7, #16
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	40006c00 	.word	0x40006c00

0800553c <HAL_RTC_MspInit>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.  
  * @retval None
  */
__weak void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800553c:	b480      	push	{r7}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_MspInit could be implemented in the user file
   */ 
}
 8005544:	bf00      	nop
 8005546:	370c      	adds	r7, #12
 8005548:	46bd      	mov	sp, r7
 800554a:	bc80      	pop	{r7}
 800554c:	4770      	bx	lr
	...

08005550 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{  
 8005550:	b580      	push	{r7, lr}
 8005552:	b082      	sub	sp, #8
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0302 	and.w	r3, r3, #2
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00e      	beq.n	8005584 <HAL_RTC_AlarmIRQHandler+0x34>
  {
    /* Get the status of the Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	f003 0302 	and.w	r3, r3, #2
 8005570:	2b00      	cmp	r3, #0
 8005572:	d007      	beq.n	8005584 <HAL_RTC_AlarmIRQHandler+0x34>
    {
      /* AlarmA callback */ 
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f7fc facd 	bl	8001b14 <HAL_RTC_AlarmAEventCallback>
      
      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f06f 0202 	mvn.w	r2, #2
 8005582:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005584:	4b05      	ldr	r3, [pc, #20]	@ (800559c <HAL_RTC_AlarmIRQHandler+0x4c>)
 8005586:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800558a:	615a      	str	r2, [r3, #20]
  
  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY; 
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	745a      	strb	r2, [r3, #17]
}
 8005592:	bf00      	nop
 8005594:	3708      	adds	r7, #8
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
 800559a:	bf00      	nop
 800559c:	40010400 	.word	0x40010400

080055a0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b084      	sub	sp, #16
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80055a8:	2300      	movs	r3, #0
 80055aa:	60fb      	str	r3, [r7, #12]
  
  /* Check input parameters */
  if(hrtc == NULL)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d101      	bne.n	80055b6 <HAL_RTC_WaitForSynchro+0x16>
  {
     return HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e01d      	b.n	80055f2 <HAL_RTC_WaitForSynchro+0x52>
  }
  
  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	685a      	ldr	r2, [r3, #4]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f022 0208 	bic.w	r2, r2, #8
 80055c4:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 80055c6:	f7fe f93b 	bl	8003840 <HAL_GetTick>
 80055ca:	60f8      	str	r0, [r7, #12]
  
  /* Wait the registers to be synchronised */
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80055cc:	e009      	b.n	80055e2 <HAL_RTC_WaitForSynchro+0x42>
  {
    if((HAL_GetTick() - tickstart ) >  RTC_TIMEOUT_VALUE)
 80055ce:	f7fe f937 	bl	8003840 <HAL_GetTick>
 80055d2:	4602      	mov	r2, r0
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80055dc:	d901      	bls.n	80055e2 <HAL_RTC_WaitForSynchro+0x42>
    {       
      return HAL_TIMEOUT;
 80055de:	2303      	movs	r3, #3
 80055e0:	e007      	b.n	80055f2 <HAL_RTC_WaitForSynchro+0x52>
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	f003 0308 	and.w	r3, r3, #8
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d0ee      	beq.n	80055ce <HAL_RTC_WaitForSynchro+0x2e>
    } 
  }
  
  return HAL_OK;
 80055f0:	2300      	movs	r3, #0
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	3710      	adds	r7, #16
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}

080055fa <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80055fa:	b580      	push	{r7, lr}
 80055fc:	b084      	sub	sp, #16
 80055fe:	af00      	add	r7, sp, #0
 8005600:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005602:	2300      	movs	r3, #0
 8005604:	60fb      	str	r3, [r7, #12]
  
  tickstart = HAL_GetTick();
 8005606:	f7fe f91b 	bl	8003840 <HAL_GetTick>
 800560a:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800560c:	e009      	b.n	8005622 <RTC_EnterInitMode+0x28>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800560e:	f7fe f917 	bl	8003840 <HAL_GetTick>
 8005612:	4602      	mov	r2, r0
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800561c:	d901      	bls.n	8005622 <RTC_EnterInitMode+0x28>
    {       
      return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	e00f      	b.n	8005642 <RTC_EnterInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	f003 0320 	and.w	r3, r3, #32
 800562c:	2b00      	cmp	r3, #0
 800562e:	d0ee      	beq.n	800560e <RTC_EnterInitMode+0x14>
    } 
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	685a      	ldr	r2, [r3, #4]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f042 0210 	orr.w	r2, r2, #16
 800563e:	605a      	str	r2, [r3, #4]
  
  
  return HAL_OK;  
 8005640:	2300      	movs	r3, #0
}
 8005642:	4618      	mov	r0, r3
 8005644:	3710      	adds	r7, #16
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}

0800564a <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef* hrtc)
{
 800564a:	b580      	push	{r7, lr}
 800564c:	b084      	sub	sp, #16
 800564e:	af00      	add	r7, sp, #0
 8005650:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005652:	2300      	movs	r3, #0
 8005654:	60fb      	str	r3, [r7, #12]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	685a      	ldr	r2, [r3, #4]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f022 0210 	bic.w	r2, r2, #16
 8005664:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8005666:	f7fe f8eb 	bl	8003840 <HAL_GetTick>
 800566a:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800566c:	e009      	b.n	8005682 <RTC_ExitInitMode+0x38>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800566e:	f7fe f8e7 	bl	8003840 <HAL_GetTick>
 8005672:	4602      	mov	r2, r0
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	1ad3      	subs	r3, r2, r3
 8005678:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800567c:	d901      	bls.n	8005682 <RTC_ExitInitMode+0x38>
    {       
      return HAL_TIMEOUT;
 800567e:	2303      	movs	r3, #3
 8005680:	e007      	b.n	8005692 <RTC_ExitInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f003 0320 	and.w	r3, r3, #32
 800568c:	2b00      	cmp	r3, #0
 800568e:	d0ee      	beq.n	800566e <RTC_ExitInitMode+0x24>
    } 
  }
  
  return HAL_OK;  
 8005690:	2300      	movs	r3, #0
}
 8005692:	4618      	mov	r0, r3
 8005694:	3710      	adds	r7, #16
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}

0800569a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800569a:	b580      	push	{r7, lr}
 800569c:	b082      	sub	sp, #8
 800569e:	af00      	add	r7, sp, #0
 80056a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d101      	bne.n	80056ac <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e01d      	b.n	80056e8 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d106      	bne.n	80056c6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2200      	movs	r2, #0
 80056bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f000 f815 	bl	80056f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2202      	movs	r2, #2
 80056ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	3304      	adds	r3, #4
 80056d6:	4619      	mov	r1, r3
 80056d8:	4610      	mov	r0, r2
 80056da:	f000 f921 	bl	8005920 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2201      	movs	r2, #1
 80056e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056e6:	2300      	movs	r3, #0
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	3708      	adds	r7, #8
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}

080056f0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b083      	sub	sp, #12
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80056f8:	bf00      	nop
 80056fa:	370c      	adds	r7, #12
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bc80      	pop	{r7}
 8005700:	4770      	bx	lr

08005702 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005702:	b480      	push	{r7}
 8005704:	b085      	sub	sp, #20
 8005706:	af00      	add	r7, sp, #0
 8005708:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68da      	ldr	r2, [r3, #12]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f042 0201 	orr.w	r2, r2, #1
 8005718:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	f003 0307 	and.w	r3, r3, #7
 8005724:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2b06      	cmp	r3, #6
 800572a:	d007      	beq.n	800573c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f042 0201 	orr.w	r2, r2, #1
 800573a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800573c:	2300      	movs	r3, #0
}
 800573e:	4618      	mov	r0, r3
 8005740:	3714      	adds	r7, #20
 8005742:	46bd      	mov	sp, r7
 8005744:	bc80      	pop	{r7}
 8005746:	4770      	bx	lr

08005748 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b082      	sub	sp, #8
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d101      	bne.n	800575a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e01d      	b.n	8005796 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005760:	b2db      	uxtb	r3, r3
 8005762:	2b00      	cmp	r3, #0
 8005764:	d106      	bne.n	8005774 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 f815 	bl	800579e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2202      	movs	r2, #2
 8005778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	3304      	adds	r3, #4
 8005784:	4619      	mov	r1, r3
 8005786:	4610      	mov	r0, r2
 8005788:	f000 f8ca 	bl	8005920 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	3708      	adds	r7, #8
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}

0800579e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800579e:	b480      	push	{r7}
 80057a0:	b083      	sub	sp, #12
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80057a6:	bf00      	nop
 80057a8:	370c      	adds	r7, #12
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bc80      	pop	{r7}
 80057ae:	4770      	bx	lr

080057b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	2201      	movs	r2, #1
 80057c0:	6839      	ldr	r1, [r7, #0]
 80057c2:	4618      	mov	r0, r3
 80057c4:	f000 fa96 	bl	8005cf4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a10      	ldr	r2, [pc, #64]	@ (8005810 <HAL_TIM_PWM_Start+0x60>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d107      	bne.n	80057e2 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80057e0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	f003 0307 	and.w	r3, r3, #7
 80057ec:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2b06      	cmp	r3, #6
 80057f2:	d007      	beq.n	8005804 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f042 0201 	orr.w	r2, r2, #1
 8005802:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	3710      	adds	r7, #16
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	40012c00 	.word	0x40012c00

08005814 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	60b9      	str	r1, [r7, #8]
 800581e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005826:	2b01      	cmp	r3, #1
 8005828:	d101      	bne.n	800582e <HAL_TIM_OC_ConfigChannel+0x1a>
 800582a:	2302      	movs	r3, #2
 800582c:	e04e      	b.n	80058cc <HAL_TIM_OC_ConfigChannel+0xb8>
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2201      	movs	r2, #1
 8005832:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2202      	movs	r2, #2
 800583a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  switch (Channel)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2b0c      	cmp	r3, #12
 8005842:	d839      	bhi.n	80058b8 <HAL_TIM_OC_ConfigChannel+0xa4>
 8005844:	a201      	add	r2, pc, #4	@ (adr r2, 800584c <HAL_TIM_OC_ConfigChannel+0x38>)
 8005846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800584a:	bf00      	nop
 800584c:	08005881 	.word	0x08005881
 8005850:	080058b9 	.word	0x080058b9
 8005854:	080058b9 	.word	0x080058b9
 8005858:	080058b9 	.word	0x080058b9
 800585c:	0800588f 	.word	0x0800588f
 8005860:	080058b9 	.word	0x080058b9
 8005864:	080058b9 	.word	0x080058b9
 8005868:	080058b9 	.word	0x080058b9
 800586c:	0800589d 	.word	0x0800589d
 8005870:	080058b9 	.word	0x080058b9
 8005874:	080058b9 	.word	0x080058b9
 8005878:	080058b9 	.word	0x080058b9
 800587c:	080058ab 	.word	0x080058ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	68b9      	ldr	r1, [r7, #8]
 8005886:	4618      	mov	r0, r3
 8005888:	f000 f8ac 	bl	80059e4 <TIM_OC1_SetConfig>
      break;
 800588c:	e015      	b.n	80058ba <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	68b9      	ldr	r1, [r7, #8]
 8005894:	4618      	mov	r0, r3
 8005896:	f000 f90b 	bl	8005ab0 <TIM_OC2_SetConfig>
      break;
 800589a:	e00e      	b.n	80058ba <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68b9      	ldr	r1, [r7, #8]
 80058a2:	4618      	mov	r0, r3
 80058a4:	f000 f96e 	bl	8005b84 <TIM_OC3_SetConfig>
      break;
 80058a8:	e007      	b.n	80058ba <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	68b9      	ldr	r1, [r7, #8]
 80058b0:	4618      	mov	r0, r3
 80058b2:	f000 f9d1 	bl	8005c58 <TIM_OC4_SetConfig>
      break;
 80058b6:	e000      	b.n	80058ba <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 80058b8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2201      	movs	r2, #1
 80058be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2200      	movs	r2, #0
 80058c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3710      	adds	r7, #16
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b083      	sub	sp, #12
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
 80058dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d101      	bne.n	80058ec <HAL_TIM_GenerateEvent+0x18>
 80058e8:	2302      	movs	r3, #2
 80058ea:	e014      	b.n	8005916 <HAL_TIM_GenerateEvent+0x42>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2202      	movs	r2, #2
 80058f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	683a      	ldr	r2, [r7, #0]
 8005902:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005914:	2300      	movs	r3, #0
}
 8005916:	4618      	mov	r0, r3
 8005918:	370c      	adds	r7, #12
 800591a:	46bd      	mov	sp, r7
 800591c:	bc80      	pop	{r7}
 800591e:	4770      	bx	lr

08005920 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005920:	b480      	push	{r7}
 8005922:	b085      	sub	sp, #20
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a29      	ldr	r2, [pc, #164]	@ (80059d8 <TIM_Base_SetConfig+0xb8>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d00b      	beq.n	8005950 <TIM_Base_SetConfig+0x30>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800593e:	d007      	beq.n	8005950 <TIM_Base_SetConfig+0x30>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a26      	ldr	r2, [pc, #152]	@ (80059dc <TIM_Base_SetConfig+0xbc>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d003      	beq.n	8005950 <TIM_Base_SetConfig+0x30>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a25      	ldr	r2, [pc, #148]	@ (80059e0 <TIM_Base_SetConfig+0xc0>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d108      	bne.n	8005962 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005956:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	68fa      	ldr	r2, [r7, #12]
 800595e:	4313      	orrs	r3, r2
 8005960:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a1c      	ldr	r2, [pc, #112]	@ (80059d8 <TIM_Base_SetConfig+0xb8>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d00b      	beq.n	8005982 <TIM_Base_SetConfig+0x62>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005970:	d007      	beq.n	8005982 <TIM_Base_SetConfig+0x62>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a19      	ldr	r2, [pc, #100]	@ (80059dc <TIM_Base_SetConfig+0xbc>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d003      	beq.n	8005982 <TIM_Base_SetConfig+0x62>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a18      	ldr	r2, [pc, #96]	@ (80059e0 <TIM_Base_SetConfig+0xc0>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d108      	bne.n	8005994 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005988:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	4313      	orrs	r3, r2
 8005992:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	4313      	orrs	r3, r2
 80059a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	68fa      	ldr	r2, [r7, #12]
 80059a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	689a      	ldr	r2, [r3, #8]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a07      	ldr	r2, [pc, #28]	@ (80059d8 <TIM_Base_SetConfig+0xb8>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d103      	bne.n	80059c8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	691a      	ldr	r2, [r3, #16]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	615a      	str	r2, [r3, #20]
}
 80059ce:	bf00      	nop
 80059d0:	3714      	adds	r7, #20
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bc80      	pop	{r7}
 80059d6:	4770      	bx	lr
 80059d8:	40012c00 	.word	0x40012c00
 80059dc:	40000400 	.word	0x40000400
 80059e0:	40000800 	.word	0x40000800

080059e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b087      	sub	sp, #28
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a1b      	ldr	r3, [r3, #32]
 80059f2:	f023 0201 	bic.w	r2, r3, #1
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6a1b      	ldr	r3, [r3, #32]
 80059fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	699b      	ldr	r3, [r3, #24]
 8005a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f023 0303 	bic.w	r3, r3, #3
 8005a1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68fa      	ldr	r2, [r7, #12]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	f023 0302 	bic.w	r3, r3, #2
 8005a2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	697a      	ldr	r2, [r7, #20]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a1c      	ldr	r2, [pc, #112]	@ (8005aac <TIM_OC1_SetConfig+0xc8>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d10c      	bne.n	8005a5a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	f023 0308 	bic.w	r3, r3, #8
 8005a46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	68db      	ldr	r3, [r3, #12]
 8005a4c:	697a      	ldr	r2, [r7, #20]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	f023 0304 	bic.w	r3, r3, #4
 8005a58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a13      	ldr	r2, [pc, #76]	@ (8005aac <TIM_OC1_SetConfig+0xc8>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d111      	bne.n	8005a86 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	693a      	ldr	r2, [r7, #16]
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	699b      	ldr	r3, [r3, #24]
 8005a80:	693a      	ldr	r2, [r7, #16]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	693a      	ldr	r2, [r7, #16]
 8005a8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	68fa      	ldr	r2, [r7, #12]
 8005a90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	685a      	ldr	r2, [r3, #4]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	697a      	ldr	r2, [r7, #20]
 8005a9e:	621a      	str	r2, [r3, #32]
}
 8005aa0:	bf00      	nop
 8005aa2:	371c      	adds	r7, #28
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bc80      	pop	{r7}
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop
 8005aac:	40012c00 	.word	0x40012c00

08005ab0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b087      	sub	sp, #28
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6a1b      	ldr	r3, [r3, #32]
 8005abe:	f023 0210 	bic.w	r2, r3, #16
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6a1b      	ldr	r3, [r3, #32]
 8005aca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ade:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ae6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	021b      	lsls	r3, r3, #8
 8005aee:	68fa      	ldr	r2, [r7, #12]
 8005af0:	4313      	orrs	r3, r2
 8005af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	f023 0320 	bic.w	r3, r3, #32
 8005afa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	011b      	lsls	r3, r3, #4
 8005b02:	697a      	ldr	r2, [r7, #20]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a1d      	ldr	r2, [pc, #116]	@ (8005b80 <TIM_OC2_SetConfig+0xd0>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d10d      	bne.n	8005b2c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	011b      	lsls	r3, r3, #4
 8005b1e:	697a      	ldr	r2, [r7, #20]
 8005b20:	4313      	orrs	r3, r2
 8005b22:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b2a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a14      	ldr	r2, [pc, #80]	@ (8005b80 <TIM_OC2_SetConfig+0xd0>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d113      	bne.n	8005b5c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	695b      	ldr	r3, [r3, #20]
 8005b48:	009b      	lsls	r3, r3, #2
 8005b4a:	693a      	ldr	r2, [r7, #16]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	699b      	ldr	r3, [r3, #24]
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	693a      	ldr	r2, [r7, #16]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	693a      	ldr	r2, [r7, #16]
 8005b60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	68fa      	ldr	r2, [r7, #12]
 8005b66:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	685a      	ldr	r2, [r3, #4]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	697a      	ldr	r2, [r7, #20]
 8005b74:	621a      	str	r2, [r3, #32]
}
 8005b76:	bf00      	nop
 8005b78:	371c      	adds	r7, #28
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bc80      	pop	{r7}
 8005b7e:	4770      	bx	lr
 8005b80:	40012c00 	.word	0x40012c00

08005b84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b087      	sub	sp, #28
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a1b      	ldr	r3, [r3, #32]
 8005b92:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6a1b      	ldr	r3, [r3, #32]
 8005b9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	69db      	ldr	r3, [r3, #28]
 8005baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f023 0303 	bic.w	r3, r3, #3
 8005bba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	68fa      	ldr	r2, [r7, #12]
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005bcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	021b      	lsls	r3, r3, #8
 8005bd4:	697a      	ldr	r2, [r7, #20]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a1d      	ldr	r2, [pc, #116]	@ (8005c54 <TIM_OC3_SetConfig+0xd0>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d10d      	bne.n	8005bfe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005be8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	021b      	lsls	r3, r3, #8
 8005bf0:	697a      	ldr	r2, [r7, #20]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005bfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	4a14      	ldr	r2, [pc, #80]	@ (8005c54 <TIM_OC3_SetConfig+0xd0>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d113      	bne.n	8005c2e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005c14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	695b      	ldr	r3, [r3, #20]
 8005c1a:	011b      	lsls	r3, r3, #4
 8005c1c:	693a      	ldr	r2, [r7, #16]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	699b      	ldr	r3, [r3, #24]
 8005c26:	011b      	lsls	r3, r3, #4
 8005c28:	693a      	ldr	r2, [r7, #16]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	693a      	ldr	r2, [r7, #16]
 8005c32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	685a      	ldr	r2, [r3, #4]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	697a      	ldr	r2, [r7, #20]
 8005c46:	621a      	str	r2, [r3, #32]
}
 8005c48:	bf00      	nop
 8005c4a:	371c      	adds	r7, #28
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bc80      	pop	{r7}
 8005c50:	4770      	bx	lr
 8005c52:	bf00      	nop
 8005c54:	40012c00 	.word	0x40012c00

08005c58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b087      	sub	sp, #28
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
 8005c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6a1b      	ldr	r3, [r3, #32]
 8005c66:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6a1b      	ldr	r3, [r3, #32]
 8005c72:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	69db      	ldr	r3, [r3, #28]
 8005c7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	021b      	lsls	r3, r3, #8
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ca2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	031b      	lsls	r3, r3, #12
 8005caa:	693a      	ldr	r2, [r7, #16]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	4a0f      	ldr	r2, [pc, #60]	@ (8005cf0 <TIM_OC4_SetConfig+0x98>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d109      	bne.n	8005ccc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005cbe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	695b      	ldr	r3, [r3, #20]
 8005cc4:	019b      	lsls	r3, r3, #6
 8005cc6:	697a      	ldr	r2, [r7, #20]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	697a      	ldr	r2, [r7, #20]
 8005cd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	68fa      	ldr	r2, [r7, #12]
 8005cd6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	685a      	ldr	r2, [r3, #4]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	693a      	ldr	r2, [r7, #16]
 8005ce4:	621a      	str	r2, [r3, #32]
}
 8005ce6:	bf00      	nop
 8005ce8:	371c      	adds	r7, #28
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bc80      	pop	{r7}
 8005cee:	4770      	bx	lr
 8005cf0:	40012c00 	.word	0x40012c00

08005cf4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b087      	sub	sp, #28
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	60f8      	str	r0, [r7, #12]
 8005cfc:	60b9      	str	r1, [r7, #8]
 8005cfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	f003 031f 	and.w	r3, r3, #31
 8005d06:	2201      	movs	r2, #1
 8005d08:	fa02 f303 	lsl.w	r3, r2, r3
 8005d0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	6a1a      	ldr	r2, [r3, #32]
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	43db      	mvns	r3, r3
 8005d16:	401a      	ands	r2, r3
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6a1a      	ldr	r2, [r3, #32]
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	f003 031f 	and.w	r3, r3, #31
 8005d26:	6879      	ldr	r1, [r7, #4]
 8005d28:	fa01 f303 	lsl.w	r3, r1, r3
 8005d2c:	431a      	orrs	r2, r3
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	621a      	str	r2, [r3, #32]
}
 8005d32:	bf00      	nop
 8005d34:	371c      	adds	r7, #28
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bc80      	pop	{r7}
 8005d3a:	4770      	bx	lr

08005d3c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b084      	sub	sp, #16
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	2204      	movs	r2, #4
 8005d4c:	6839      	ldr	r1, [r7, #0]
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f000 f862 	bl	8005e18 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005d62:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	f003 0307 	and.w	r3, r3, #7
 8005d6e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2b06      	cmp	r3, #6
 8005d74:	d007      	beq.n	8005d86 <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f042 0201 	orr.w	r2, r2, #1
 8005d84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d86:	2300      	movs	r3, #0
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3710      	adds	r7, #16
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b085      	sub	sp, #20
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d101      	bne.n	8005da8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005da4:	2302      	movs	r3, #2
 8005da6:	e032      	b.n	8005e0e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2202      	movs	r2, #2
 8005db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	68fa      	ldr	r2, [r7, #12]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005de0:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	68ba      	ldr	r2, [r7, #8]
 8005de8:	4313      	orrs	r3, r2
 8005dea:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68fa      	ldr	r2, [r7, #12]
 8005df2:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	68ba      	ldr	r2, [r7, #8]
 8005dfa:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2201      	movs	r2, #1
 8005e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e0c:	2300      	movs	r3, #0
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3714      	adds	r7, #20
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bc80      	pop	{r7}
 8005e16:	4770      	bx	lr

08005e18 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b087      	sub	sp, #28
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	f003 031f 	and.w	r3, r3, #31
 8005e2a:	2204      	movs	r2, #4
 8005e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	6a1a      	ldr	r2, [r3, #32]
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	43db      	mvns	r3, r3
 8005e3a:	401a      	ands	r2, r3
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6a1a      	ldr	r2, [r3, #32]
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	f003 031f 	and.w	r3, r3, #31
 8005e4a:	6879      	ldr	r1, [r7, #4]
 8005e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8005e50:	431a      	orrs	r2, r3
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	621a      	str	r2, [r3, #32]
}
 8005e56:	bf00      	nop
 8005e58:	371c      	adds	r7, #28
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bc80      	pop	{r7}
 8005e5e:	4770      	bx	lr

08005e60 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b082      	sub	sp, #8
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d101      	bne.n	8005e72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e03f      	b.n	8005ef2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d106      	bne.n	8005e8c <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f7fd f92a 	bl	80030e0 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2224      	movs	r2, #36	@ 0x24
 8005e90:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	68da      	ldr	r2, [r3, #12]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ea2:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f000 fae3 	bl	8006470 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	691a      	ldr	r2, [r3, #16]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005eb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	695a      	ldr	r2, [r3, #20]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ec8:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	68da      	ldr	r2, [r3, #12]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ed8:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2200      	movs	r2, #0
 8005ede:	63da      	str	r2, [r3, #60]	@ 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2220      	movs	r2, #32
 8005ee4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2220      	movs	r2, #32
 8005eec:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  
  return HAL_OK;
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3708      	adds	r7, #8
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005efa:	b480      	push	{r7}
 8005efc:	b085      	sub	sp, #20
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	60f8      	str	r0, [r7, #12]
 8005f02:	60b9      	str	r1, [r7, #8]
 8005f04:	4613      	mov	r3, r2
 8005f06:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	2b20      	cmp	r3, #32
 8005f12:	d130      	bne.n	8005f76 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d002      	beq.n	8005f20 <HAL_UART_Transmit_IT+0x26>
 8005f1a:	88fb      	ldrh	r3, [r7, #6]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d101      	bne.n	8005f24 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e029      	b.n	8005f78 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d101      	bne.n	8005f32 <HAL_UART_Transmit_IT+0x38>
 8005f2e:	2302      	movs	r3, #2
 8005f30:	e022      	b.n	8005f78 <HAL_UART_Transmit_IT+0x7e>
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	2201      	movs	r2, #1
 8005f36:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pTxBuffPtr = pData;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	68ba      	ldr	r2, [r7, #8]
 8005f3e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	88fa      	ldrh	r2, [r7, #6]
 8005f44:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	88fa      	ldrh	r2, [r7, #6]
 8005f4a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2221      	movs	r2, #33	@ 0x21
 8005f56:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	68da      	ldr	r2, [r3, #12]
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005f70:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005f72:	2300      	movs	r3, #0
 8005f74:	e000      	b.n	8005f78 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005f76:	2302      	movs	r3, #2
  }
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3714      	adds	r7, #20
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bc80      	pop	{r7}
 8005f80:	4770      	bx	lr

08005f82 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f82:	b480      	push	{r7}
 8005f84:	b085      	sub	sp, #20
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	60f8      	str	r0, [r7, #12]
 8005f8a:	60b9      	str	r1, [r7, #8]
 8005f8c:	4613      	mov	r3, r2
 8005f8e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8005f96:	b2db      	uxtb	r3, r3
 8005f98:	2b20      	cmp	r3, #32
 8005f9a:	d140      	bne.n	800601e <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d002      	beq.n	8005fa8 <HAL_UART_Receive_IT+0x26>
 8005fa2:	88fb      	ldrh	r3, [r7, #6]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d101      	bne.n	8005fac <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	e039      	b.n	8006020 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d101      	bne.n	8005fba <HAL_UART_Receive_IT+0x38>
 8005fb6:	2302      	movs	r3, #2
 8005fb8:	e032      	b.n	8006020 <HAL_UART_Receive_IT+0x9e>
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pRxBuffPtr = pData;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	68ba      	ldr	r2, [r7, #8]
 8005fc6:	629a      	str	r2, [r3, #40]	@ 0x28
    huart->RxXferSize = Size;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	88fa      	ldrh	r2, [r7, #6]
 8005fcc:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	88fa      	ldrh	r2, [r7, #6]
 8005fd2:	85da      	strh	r2, [r3, #46]	@ 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2222      	movs	r2, #34	@ 0x22
 8005fde:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68da      	ldr	r2, [r3, #12]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ff8:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	695a      	ldr	r2, [r3, #20]
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f042 0201 	orr.w	r2, r2, #1
 8006008:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	68da      	ldr	r2, [r3, #12]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f042 0220 	orr.w	r2, r2, #32
 8006018:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800601a:	2300      	movs	r3, #0
 800601c:	e000      	b.n	8006020 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800601e:	2302      	movs	r3, #2
  }
}
 8006020:	4618      	mov	r0, r3
 8006022:	3714      	adds	r7, #20
 8006024:	46bd      	mov	sp, r7
 8006026:	bc80      	pop	{r7}
 8006028:	4770      	bx	lr
	...

0800602c <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b088      	sub	sp, #32
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	68db      	ldr	r3, [r3, #12]
 8006042:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	695b      	ldr	r3, [r3, #20]
 800604a:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 800604c:	2300      	movs	r3, #0
 800604e:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8006050:	2300      	movs	r3, #0
 8006052:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	f003 030f 	and.w	r3, r3, #15
 800605a:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d10d      	bne.n	800607e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	f003 0320 	and.w	r3, r3, #32
 8006068:	2b00      	cmp	r3, #0
 800606a:	d008      	beq.n	800607e <HAL_UART_IRQHandler+0x52>
 800606c:	69bb      	ldr	r3, [r7, #24]
 800606e:	f003 0320 	and.w	r3, r3, #32
 8006072:	2b00      	cmp	r3, #0
 8006074:	d003      	beq.n	800607e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f000 f979 	bl	800636e <UART_Receive_IT>
      return;
 800607c:	e0cb      	b.n	8006216 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	2b00      	cmp	r3, #0
 8006082:	f000 80ab 	beq.w	80061dc <HAL_UART_IRQHandler+0x1b0>
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	f003 0301 	and.w	r3, r3, #1
 800608c:	2b00      	cmp	r3, #0
 800608e:	d105      	bne.n	800609c <HAL_UART_IRQHandler+0x70>
 8006090:	69bb      	ldr	r3, [r7, #24]
 8006092:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006096:	2b00      	cmp	r3, #0
 8006098:	f000 80a0 	beq.w	80061dc <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800609c:	69fb      	ldr	r3, [r7, #28]
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d00a      	beq.n	80060bc <HAL_UART_IRQHandler+0x90>
 80060a6:	69bb      	ldr	r3, [r7, #24]
 80060a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d005      	beq.n	80060bc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060b4:	f043 0201 	orr.w	r2, r3, #1
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	f003 0304 	and.w	r3, r3, #4
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d00a      	beq.n	80060dc <HAL_UART_IRQHandler+0xb0>
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	f003 0301 	and.w	r3, r3, #1
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d005      	beq.n	80060dc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060d4:	f043 0202 	orr.w	r2, r3, #2
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	f003 0302 	and.w	r3, r3, #2
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d00a      	beq.n	80060fc <HAL_UART_IRQHandler+0xd0>
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	f003 0301 	and.w	r3, r3, #1
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d005      	beq.n	80060fc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060f4:	f043 0204 	orr.w	r2, r3, #4
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80060fc:	69fb      	ldr	r3, [r7, #28]
 80060fe:	f003 0308 	and.w	r3, r3, #8
 8006102:	2b00      	cmp	r3, #0
 8006104:	d00a      	beq.n	800611c <HAL_UART_IRQHandler+0xf0>
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	f003 0301 	and.w	r3, r3, #1
 800610c:	2b00      	cmp	r3, #0
 800610e:	d005      	beq.n	800611c <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006114:	f043 0208 	orr.w	r2, r3, #8
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006120:	2b00      	cmp	r3, #0
 8006122:	d077      	beq.n	8006214 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006124:	69fb      	ldr	r3, [r7, #28]
 8006126:	f003 0320 	and.w	r3, r3, #32
 800612a:	2b00      	cmp	r3, #0
 800612c:	d007      	beq.n	800613e <HAL_UART_IRQHandler+0x112>
 800612e:	69bb      	ldr	r3, [r7, #24]
 8006130:	f003 0320 	and.w	r3, r3, #32
 8006134:	2b00      	cmp	r3, #0
 8006136:	d002      	beq.n	800613e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f000 f918 	bl	800636e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	695b      	ldr	r3, [r3, #20]
 8006144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006148:	2b00      	cmp	r3, #0
 800614a:	bf14      	ite	ne
 800614c:	2301      	movne	r3, #1
 800614e:	2300      	moveq	r3, #0
 8006150:	b2db      	uxtb	r3, r3
 8006152:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006158:	f003 0308 	and.w	r3, r3, #8
 800615c:	2b00      	cmp	r3, #0
 800615e:	d102      	bne.n	8006166 <HAL_UART_IRQHandler+0x13a>
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d031      	beq.n	80061ca <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f000 f863 	bl	8006232 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	695b      	ldr	r3, [r3, #20]
 8006172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006176:	2b00      	cmp	r3, #0
 8006178:	d023      	beq.n	80061c2 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	695a      	ldr	r2, [r3, #20]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006188:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800618e:	2b00      	cmp	r3, #0
 8006190:	d013      	beq.n	80061ba <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006196:	4a21      	ldr	r2, [pc, #132]	@ (800621c <HAL_UART_IRQHandler+0x1f0>)
 8006198:	635a      	str	r2, [r3, #52]	@ 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800619e:	4618      	mov	r0, r3
 80061a0:	f7fe f8f2 	bl	8004388 <HAL_DMA_Abort_IT>
 80061a4:	4603      	mov	r3, r0
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d016      	beq.n	80061d8 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80061b4:	4610      	mov	r0, r2
 80061b6:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061b8:	e00e      	b.n	80061d8 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f7fd f868 	bl	8003290 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061c0:	e00a      	b.n	80061d8 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f7fd f864 	bl	8003290 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061c8:	e006      	b.n	80061d8 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f7fd f860 	bl	8003290 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2200      	movs	r2, #0
 80061d4:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
    return;
 80061d6:	e01d      	b.n	8006214 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061d8:	bf00      	nop
    return;
 80061da:	e01b      	b.n	8006214 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80061dc:	69fb      	ldr	r3, [r7, #28]
 80061de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d008      	beq.n	80061f8 <HAL_UART_IRQHandler+0x1cc>
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d003      	beq.n	80061f8 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f000 f84f 	bl	8006294 <UART_Transmit_IT>
    return;
 80061f6:	e00e      	b.n	8006216 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80061f8:	69fb      	ldr	r3, [r7, #28]
 80061fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d009      	beq.n	8006216 <HAL_UART_IRQHandler+0x1ea>
 8006202:	69bb      	ldr	r3, [r7, #24]
 8006204:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006208:	2b00      	cmp	r3, #0
 800620a:	d004      	beq.n	8006216 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f000 f896 	bl	800633e <UART_EndTransmit_IT>
    return;
 8006212:	e000      	b.n	8006216 <HAL_UART_IRQHandler+0x1ea>
    return;
 8006214:	bf00      	nop
  }
}
 8006216:	3720      	adds	r7, #32
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}
 800621c:	0800626d 	.word	0x0800626d

08006220 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006220:	b480      	push	{r7}
 8006222:	b083      	sub	sp, #12
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8006228:	bf00      	nop
 800622a:	370c      	adds	r7, #12
 800622c:	46bd      	mov	sp, r7
 800622e:	bc80      	pop	{r7}
 8006230:	4770      	bx	lr

08006232 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006232:	b480      	push	{r7}
 8006234:	b083      	sub	sp, #12
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68da      	ldr	r2, [r3, #12]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8006248:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	695a      	ldr	r2, [r3, #20]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f022 0201 	bic.w	r2, r2, #1
 8006258:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2220      	movs	r2, #32
 800625e:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
}
 8006262:	bf00      	nop
 8006264:	370c      	adds	r7, #12
 8006266:	46bd      	mov	sp, r7
 8006268:	bc80      	pop	{r7}
 800626a:	4770      	bx	lr

0800626c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b084      	sub	sp, #16
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006278:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2200      	movs	r2, #0
 8006284:	84da      	strh	r2, [r3, #38]	@ 0x26

  HAL_UART_ErrorCallback(huart);
 8006286:	68f8      	ldr	r0, [r7, #12]
 8006288:	f7fd f802 	bl	8003290 <HAL_UART_ErrorCallback>
}
 800628c:	bf00      	nop
 800628e:	3710      	adds	r7, #16
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}

08006294 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006294:	b480      	push	{r7}
 8006296:	b085      	sub	sp, #20
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	2b21      	cmp	r3, #33	@ 0x21
 80062a6:	d144      	bne.n	8006332 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062b0:	d11a      	bne.n	80062e8 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6a1b      	ldr	r3, [r3, #32]
 80062b6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	881b      	ldrh	r3, [r3, #0]
 80062bc:	461a      	mov	r2, r3
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80062c6:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	691b      	ldr	r3, [r3, #16]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d105      	bne.n	80062dc <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6a1b      	ldr	r3, [r3, #32]
 80062d4:	1c9a      	adds	r2, r3, #2
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	621a      	str	r2, [r3, #32]
 80062da:	e00e      	b.n	80062fa <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6a1b      	ldr	r3, [r3, #32]
 80062e0:	1c5a      	adds	r2, r3, #1
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	621a      	str	r2, [r3, #32]
 80062e6:	e008      	b.n	80062fa <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a1b      	ldr	r3, [r3, #32]
 80062ec:	1c59      	adds	r1, r3, #1
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	6211      	str	r1, [r2, #32]
 80062f2:	781a      	ldrb	r2, [r3, #0]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80062fe:	b29b      	uxth	r3, r3
 8006300:	3b01      	subs	r3, #1
 8006302:	b29b      	uxth	r3, r3
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	4619      	mov	r1, r3
 8006308:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800630a:	2b00      	cmp	r3, #0
 800630c:	d10f      	bne.n	800632e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	68da      	ldr	r2, [r3, #12]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800631c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	68da      	ldr	r2, [r3, #12]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800632c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800632e:	2300      	movs	r3, #0
 8006330:	e000      	b.n	8006334 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006332:	2302      	movs	r3, #2
  }
}
 8006334:	4618      	mov	r0, r3
 8006336:	3714      	adds	r7, #20
 8006338:	46bd      	mov	sp, r7
 800633a:	bc80      	pop	{r7}
 800633c:	4770      	bx	lr

0800633e <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800633e:	b580      	push	{r7, lr}
 8006340:	b082      	sub	sp, #8
 8006342:	af00      	add	r7, sp, #0
 8006344:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	68da      	ldr	r2, [r3, #12]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006354:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2220      	movs	r2, #32
 800635a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  HAL_UART_TxCpltCallback(huart);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f7ff ff5e 	bl	8006220 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8006364:	2300      	movs	r3, #0
}
 8006366:	4618      	mov	r0, r3
 8006368:	3708      	adds	r7, #8
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}

0800636e <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800636e:	b580      	push	{r7, lr}
 8006370:	b084      	sub	sp, #16
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b22      	cmp	r3, #34	@ 0x22
 8006380:	d171      	bne.n	8006466 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800638a:	d123      	bne.n	80063d4 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006390:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	691b      	ldr	r3, [r3, #16]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d10e      	bne.n	80063b8 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063a6:	b29a      	uxth	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063b0:	1c9a      	adds	r2, r3, #2
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80063b6:	e029      	b.n	800640c <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	b29b      	uxth	r3, r3
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	b29a      	uxth	r2, r3
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063cc:	1c5a      	adds	r2, r3, #1
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	629a      	str	r2, [r3, #40]	@ 0x28
 80063d2:	e01b      	b.n	800640c <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	691b      	ldr	r3, [r3, #16]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d10a      	bne.n	80063f2 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	6858      	ldr	r0, [r3, #4]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063e6:	1c59      	adds	r1, r3, #1
 80063e8:	687a      	ldr	r2, [r7, #4]
 80063ea:	6291      	str	r1, [r2, #40]	@ 0x28
 80063ec:	b2c2      	uxtb	r2, r0
 80063ee:	701a      	strb	r2, [r3, #0]
 80063f0:	e00c      	b.n	800640c <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	b2da      	uxtb	r2, r3
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063fe:	1c58      	adds	r0, r3, #1
 8006400:	6879      	ldr	r1, [r7, #4]
 8006402:	6288      	str	r0, [r1, #40]	@ 0x28
 8006404:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006408:	b2d2      	uxtb	r2, r2
 800640a:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006410:	b29b      	uxth	r3, r3
 8006412:	3b01      	subs	r3, #1
 8006414:	b29b      	uxth	r3, r3
 8006416:	687a      	ldr	r2, [r7, #4]
 8006418:	4619      	mov	r1, r3
 800641a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800641c:	2b00      	cmp	r3, #0
 800641e:	d120      	bne.n	8006462 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	68da      	ldr	r2, [r3, #12]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f022 0220 	bic.w	r2, r2, #32
 800642e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	68da      	ldr	r2, [r3, #12]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800643e:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	695a      	ldr	r2, [r3, #20]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f022 0201 	bic.w	r2, r2, #1
 800644e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2220      	movs	r2, #32
 8006454:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

      HAL_UART_RxCpltCallback(huart);
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f7fc fde1 	bl	8003020 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800645e:	2300      	movs	r3, #0
 8006460:	e002      	b.n	8006468 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006462:	2300      	movs	r3, #0
 8006464:	e000      	b.n	8006468 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006466:	2302      	movs	r3, #2
  }
}
 8006468:	4618      	mov	r0, r3
 800646a:	3710      	adds	r7, #16
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}

08006470 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006470:	b5b0      	push	{r4, r5, r7, lr}
 8006472:	b084      	sub	sp, #16
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8006478:	2300      	movs	r3, #0
 800647a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	691b      	ldr	r3, [r3, #16]
 8006482:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	68da      	ldr	r2, [r3, #12]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	430a      	orrs	r2, r1
 8006490:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	689a      	ldr	r2, [r3, #8]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	691b      	ldr	r3, [r3, #16]
 800649a:	431a      	orrs	r2, r3
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	695b      	ldr	r3, [r3, #20]
 80064a0:	4313      	orrs	r3, r2
 80064a2:	68fa      	ldr	r2, [r7, #12]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80064b2:	f023 030c 	bic.w	r3, r3, #12
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	6812      	ldr	r2, [r2, #0]
 80064ba:	68f9      	ldr	r1, [r7, #12]
 80064bc:	430b      	orrs	r3, r1
 80064be:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	695b      	ldr	r3, [r3, #20]
 80064c6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	699a      	ldr	r2, [r3, #24]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	430a      	orrs	r2, r1
 80064d4:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a6f      	ldr	r2, [pc, #444]	@ (8006698 <UART_SetConfig+0x228>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d16b      	bne.n	80065b8 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80064e0:	f7fe fea4 	bl	800522c <HAL_RCC_GetPCLK2Freq>
 80064e4:	4602      	mov	r2, r0
 80064e6:	4613      	mov	r3, r2
 80064e8:	009b      	lsls	r3, r3, #2
 80064ea:	4413      	add	r3, r2
 80064ec:	009a      	lsls	r2, r3, #2
 80064ee:	441a      	add	r2, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	009b      	lsls	r3, r3, #2
 80064f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80064fa:	4a68      	ldr	r2, [pc, #416]	@ (800669c <UART_SetConfig+0x22c>)
 80064fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006500:	095b      	lsrs	r3, r3, #5
 8006502:	011c      	lsls	r4, r3, #4
 8006504:	f7fe fe92 	bl	800522c <HAL_RCC_GetPCLK2Freq>
 8006508:	4602      	mov	r2, r0
 800650a:	4613      	mov	r3, r2
 800650c:	009b      	lsls	r3, r3, #2
 800650e:	4413      	add	r3, r2
 8006510:	009a      	lsls	r2, r3, #2
 8006512:	441a      	add	r2, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	009b      	lsls	r3, r3, #2
 800651a:	fbb2 f5f3 	udiv	r5, r2, r3
 800651e:	f7fe fe85 	bl	800522c <HAL_RCC_GetPCLK2Freq>
 8006522:	4602      	mov	r2, r0
 8006524:	4613      	mov	r3, r2
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	4413      	add	r3, r2
 800652a:	009a      	lsls	r2, r3, #2
 800652c:	441a      	add	r2, r3
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	009b      	lsls	r3, r3, #2
 8006534:	fbb2 f3f3 	udiv	r3, r2, r3
 8006538:	4a58      	ldr	r2, [pc, #352]	@ (800669c <UART_SetConfig+0x22c>)
 800653a:	fba2 2303 	umull	r2, r3, r2, r3
 800653e:	095b      	lsrs	r3, r3, #5
 8006540:	2264      	movs	r2, #100	@ 0x64
 8006542:	fb02 f303 	mul.w	r3, r2, r3
 8006546:	1aeb      	subs	r3, r5, r3
 8006548:	011b      	lsls	r3, r3, #4
 800654a:	3332      	adds	r3, #50	@ 0x32
 800654c:	4a53      	ldr	r2, [pc, #332]	@ (800669c <UART_SetConfig+0x22c>)
 800654e:	fba2 2303 	umull	r2, r3, r2, r3
 8006552:	095b      	lsrs	r3, r3, #5
 8006554:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006558:	441c      	add	r4, r3
 800655a:	f7fe fe67 	bl	800522c <HAL_RCC_GetPCLK2Freq>
 800655e:	4602      	mov	r2, r0
 8006560:	4613      	mov	r3, r2
 8006562:	009b      	lsls	r3, r3, #2
 8006564:	4413      	add	r3, r2
 8006566:	009a      	lsls	r2, r3, #2
 8006568:	441a      	add	r2, r3
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	fbb2 f5f3 	udiv	r5, r2, r3
 8006574:	f7fe fe5a 	bl	800522c <HAL_RCC_GetPCLK2Freq>
 8006578:	4602      	mov	r2, r0
 800657a:	4613      	mov	r3, r2
 800657c:	009b      	lsls	r3, r3, #2
 800657e:	4413      	add	r3, r2
 8006580:	009a      	lsls	r2, r3, #2
 8006582:	441a      	add	r2, r3
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	009b      	lsls	r3, r3, #2
 800658a:	fbb2 f3f3 	udiv	r3, r2, r3
 800658e:	4a43      	ldr	r2, [pc, #268]	@ (800669c <UART_SetConfig+0x22c>)
 8006590:	fba2 2303 	umull	r2, r3, r2, r3
 8006594:	095b      	lsrs	r3, r3, #5
 8006596:	2264      	movs	r2, #100	@ 0x64
 8006598:	fb02 f303 	mul.w	r3, r2, r3
 800659c:	1aeb      	subs	r3, r5, r3
 800659e:	011b      	lsls	r3, r3, #4
 80065a0:	3332      	adds	r3, #50	@ 0x32
 80065a2:	4a3e      	ldr	r2, [pc, #248]	@ (800669c <UART_SetConfig+0x22c>)
 80065a4:	fba2 2303 	umull	r2, r3, r2, r3
 80065a8:	095b      	lsrs	r3, r3, #5
 80065aa:	f003 020f 	and.w	r2, r3, #15
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4422      	add	r2, r4
 80065b4:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80065b6:	e06a      	b.n	800668e <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80065b8:	f7fe fe24 	bl	8005204 <HAL_RCC_GetPCLK1Freq>
 80065bc:	4602      	mov	r2, r0
 80065be:	4613      	mov	r3, r2
 80065c0:	009b      	lsls	r3, r3, #2
 80065c2:	4413      	add	r3, r2
 80065c4:	009a      	lsls	r2, r3, #2
 80065c6:	441a      	add	r2, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	009b      	lsls	r3, r3, #2
 80065ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80065d2:	4a32      	ldr	r2, [pc, #200]	@ (800669c <UART_SetConfig+0x22c>)
 80065d4:	fba2 2303 	umull	r2, r3, r2, r3
 80065d8:	095b      	lsrs	r3, r3, #5
 80065da:	011c      	lsls	r4, r3, #4
 80065dc:	f7fe fe12 	bl	8005204 <HAL_RCC_GetPCLK1Freq>
 80065e0:	4602      	mov	r2, r0
 80065e2:	4613      	mov	r3, r2
 80065e4:	009b      	lsls	r3, r3, #2
 80065e6:	4413      	add	r3, r2
 80065e8:	009a      	lsls	r2, r3, #2
 80065ea:	441a      	add	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	fbb2 f5f3 	udiv	r5, r2, r3
 80065f6:	f7fe fe05 	bl	8005204 <HAL_RCC_GetPCLK1Freq>
 80065fa:	4602      	mov	r2, r0
 80065fc:	4613      	mov	r3, r2
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	4413      	add	r3, r2
 8006602:	009a      	lsls	r2, r3, #2
 8006604:	441a      	add	r2, r3
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	009b      	lsls	r3, r3, #2
 800660c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006610:	4a22      	ldr	r2, [pc, #136]	@ (800669c <UART_SetConfig+0x22c>)
 8006612:	fba2 2303 	umull	r2, r3, r2, r3
 8006616:	095b      	lsrs	r3, r3, #5
 8006618:	2264      	movs	r2, #100	@ 0x64
 800661a:	fb02 f303 	mul.w	r3, r2, r3
 800661e:	1aeb      	subs	r3, r5, r3
 8006620:	011b      	lsls	r3, r3, #4
 8006622:	3332      	adds	r3, #50	@ 0x32
 8006624:	4a1d      	ldr	r2, [pc, #116]	@ (800669c <UART_SetConfig+0x22c>)
 8006626:	fba2 2303 	umull	r2, r3, r2, r3
 800662a:	095b      	lsrs	r3, r3, #5
 800662c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006630:	441c      	add	r4, r3
 8006632:	f7fe fde7 	bl	8005204 <HAL_RCC_GetPCLK1Freq>
 8006636:	4602      	mov	r2, r0
 8006638:	4613      	mov	r3, r2
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	4413      	add	r3, r2
 800663e:	009a      	lsls	r2, r3, #2
 8006640:	441a      	add	r2, r3
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	009b      	lsls	r3, r3, #2
 8006648:	fbb2 f5f3 	udiv	r5, r2, r3
 800664c:	f7fe fdda 	bl	8005204 <HAL_RCC_GetPCLK1Freq>
 8006650:	4602      	mov	r2, r0
 8006652:	4613      	mov	r3, r2
 8006654:	009b      	lsls	r3, r3, #2
 8006656:	4413      	add	r3, r2
 8006658:	009a      	lsls	r2, r3, #2
 800665a:	441a      	add	r2, r3
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	009b      	lsls	r3, r3, #2
 8006662:	fbb2 f3f3 	udiv	r3, r2, r3
 8006666:	4a0d      	ldr	r2, [pc, #52]	@ (800669c <UART_SetConfig+0x22c>)
 8006668:	fba2 2303 	umull	r2, r3, r2, r3
 800666c:	095b      	lsrs	r3, r3, #5
 800666e:	2264      	movs	r2, #100	@ 0x64
 8006670:	fb02 f303 	mul.w	r3, r2, r3
 8006674:	1aeb      	subs	r3, r5, r3
 8006676:	011b      	lsls	r3, r3, #4
 8006678:	3332      	adds	r3, #50	@ 0x32
 800667a:	4a08      	ldr	r2, [pc, #32]	@ (800669c <UART_SetConfig+0x22c>)
 800667c:	fba2 2303 	umull	r2, r3, r2, r3
 8006680:	095b      	lsrs	r3, r3, #5
 8006682:	f003 020f 	and.w	r2, r3, #15
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4422      	add	r2, r4
 800668c:	609a      	str	r2, [r3, #8]
}
 800668e:	bf00      	nop
 8006690:	3710      	adds	r7, #16
 8006692:	46bd      	mov	sp, r7
 8006694:	bdb0      	pop	{r4, r5, r7, pc}
 8006696:	bf00      	nop
 8006698:	40013800 	.word	0x40013800
 800669c:	51eb851f 	.word	0x51eb851f

080066a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80066a0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80066a2:	e003      	b.n	80066ac <LoopCopyDataInit>

080066a4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80066a4:	4b12      	ldr	r3, [pc, #72]	@ (80066f0 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 80066a6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80066a8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80066aa:	3104      	adds	r1, #4

080066ac <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80066ac:	4811      	ldr	r0, [pc, #68]	@ (80066f4 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 80066ae:	4b12      	ldr	r3, [pc, #72]	@ (80066f8 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 80066b0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80066b2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80066b4:	d3f6      	bcc.n	80066a4 <CopyDataInit>
  ldr r2, =_sbss
 80066b6:	4a11      	ldr	r2, [pc, #68]	@ (80066fc <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 80066b8:	e002      	b.n	80066c0 <LoopFillZerobss>

080066ba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80066ba:	2300      	movs	r3, #0
  str r3, [r2], #4
 80066bc:	f842 3b04 	str.w	r3, [r2], #4

080066c0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80066c0:	4b0f      	ldr	r3, [pc, #60]	@ (8006700 <LoopPaintStack+0x30>)
  cmp r2, r3
 80066c2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80066c4:	d3f9      	bcc.n	80066ba <FillZerobss>

  ldr r3, =0x55555555
 80066c6:	f04f 3355 	mov.w	r3, #1431655765	@ 0x55555555
  sub ip, sp, #4
 80066ca:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 80066ce:	4a0c      	ldr	r2, [pc, #48]	@ (8006700 <LoopPaintStack+0x30>)

080066d0 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 80066d0:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 80066d4:	4594      	cmp	ip, r2
	bne LoopPaintStack
 80066d6:	d1fb      	bne.n	80066d0 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80066d8:	f7fc ff68 	bl	80035ac <SystemInit>
    bl  SystemCoreClockUpdate
 80066dc:	f7fc ff9a 	bl	8003614 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 80066e0:	f7fb fa9c 	bl	8001c1c <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 80066e4:	f000 fe22 	bl	800732c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80066e8:	f000 f81c 	bl	8006724 <main>
  b Infinite_Loop
 80066ec:	f000 b80a 	b.w	8006704 <Default_Handler>
  ldr r3, =_sidata
 80066f0:	0800d64c 	.word	0x0800d64c
  ldr r0, =_sdata
 80066f4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80066f8:	200006e0 	.word	0x200006e0
  ldr r2, =_sbss
 80066fc:	200006e0 	.word	0x200006e0
  ldr r3, = _ebss
 8006700:	20001058 	.word	0x20001058

08006704 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006704:	e7fe      	b.n	8006704 <Default_Handler>

08006706 <UART_full_init>:
#define Middle_US    50
#define Right_US    70
uint16_t Led_value;


void UART_full_init(void){
 8006706:	b580      	push	{r7, lr}
 8006708:	af00      	add	r7, sp, #0
	//Initialisation de l'UART2 � la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas reli�es jusqu'au connecteur de la Nucleo.
		//Ces broches sont redirig�es vers la sonde de d�bogage, la liaison UART �tant ensuite encapsul�e sur l'USB vers le PC de d�veloppement.
	UART_init(UART2_ID,115200);
 800670a:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 800670e:	2001      	movs	r0, #1
 8006710:	f7fc faa8 	bl	8002c64 <UART_init>

	//"Indique que les printf sortent vers le p�riph�rique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8006714:	2201      	movs	r2, #1
 8006716:	2101      	movs	r1, #1
 8006718:	2001      	movs	r0, #1
 800671a:	f7fb fb41 	bl	8001da0 <SYS_set_std_usart>
};
 800671e:	bf00      	nop
 8006720:	bd80      	pop	{r7, pc}
	...

08006724 <main>:

int main(void)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	af00      	add	r7, sp, #0

	// uint16_t distance;
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premi�re �tape de la fonction main().
	HAL_Init();
 8006728:	f7fd f832 	bl	8003790 <HAL_Init>

	//Initialisation du de l'interfaçage UART.
	UART_full_init();
 800672c:	f7ff ffeb 	bl	8006706 <UART_full_init>

	// Servo init
	SERVO_init();
 8006730:	f000 f82a 	bl	8006788 <SERVO_init>
	Led_value = 0;
 8006734:	4b11      	ldr	r3, [pc, #68]	@ (800677c <main+0x58>)
 8006736:	2200      	movs	r2, #0
 8006738:	801a      	strh	r2, [r3, #0]
	ADC_init();
 800673a:	f7fa fe63 	bl	8001404 <ADC_init>
//	RTC_init(FALSE);

	// Servo init
	SERVO_init();
 800673e:	f000 f823 	bl	8006788 <SERVO_init>
	Led_value = 0;
 8006742:	4b0e      	ldr	r3, [pc, #56]	@ (800677c <main+0x58>)
 8006744:	2200      	movs	r2, #0
 8006746:	801a      	strh	r2, [r3, #0]
	ADC_init();
 8006748:	f7fa fe5c 	bl	8001404 <ADC_init>
//	RTC_init(FALSE);

	// RTC Init
	RTC_init(FALSE);
 800674c:	2000      	movs	r0, #0
 800674e:	f7fb f961 	bl	8001a14 <RTC_init>
	while (1)
	{
//		HCSR04_process_main();
		HCSRO4_mesures(GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6);
 8006752:	2340      	movs	r3, #64	@ 0x40
 8006754:	4a0a      	ldr	r2, [pc, #40]	@ (8006780 <main+0x5c>)
 8006756:	2180      	movs	r1, #128	@ 0x80
 8006758:	480a      	ldr	r0, [pc, #40]	@ (8006784 <main+0x60>)
 800675a:	f000 f843 	bl	80067e4 <HCSRO4_mesures>
		HCSRO4_mesures(GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6);
 800675e:	2340      	movs	r3, #64	@ 0x40
 8006760:	4a07      	ldr	r2, [pc, #28]	@ (8006780 <main+0x5c>)
 8006762:	2180      	movs	r1, #128	@ 0x80
 8006764:	4807      	ldr	r0, [pc, #28]	@ (8006784 <main+0x60>)
 8006766:	f000 f83d 	bl	80067e4 <HCSRO4_mesures>
		HCSRO4_mesures(GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6);
 800676a:	2340      	movs	r3, #64	@ 0x40
 800676c:	4a04      	ldr	r2, [pc, #16]	@ (8006780 <main+0x5c>)
 800676e:	2180      	movs	r1, #128	@ 0x80
 8006770:	4804      	ldr	r0, [pc, #16]	@ (8006784 <main+0x60>)
 8006772:	f000 f837 	bl	80067e4 <HCSRO4_mesures>
		HCSRO4_mesures(GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6);
 8006776:	bf00      	nop
 8006778:	e7eb      	b.n	8006752 <main+0x2e>
 800677a:	bf00      	nop
 800677c:	20000ca4 	.word	0x20000ca4
 8006780:	40010c00 	.word	0x40010c00
 8006784:	40011000 	.word	0x40011000

08006788 <SERVO_init>:
	}
	previous_button = current_button; //sauvegarde pour le prochain passage
	HAL_Delay(10); //anti-rebond "de fortune" en cadencant la lecture du bouton
	}

void SERVO_init(void){
 8006788:	b580      	push	{r7, lr}
 800678a:	b082      	sub	sp, #8
 800678c:	af02      	add	r7, sp, #8
//initialisation et lancement du timer1 à une période de 10 ms
TIMER_run_us(TIMER1_ID, PERIOD_TIMER*1000, FALSE); //10000us = 10ms
 800678e:	2200      	movs	r2, #0
 8006790:	f242 7110 	movw	r1, #10000	@ 0x2710
 8006794:	2000      	movs	r0, #0
 8006796:	f7fb fcd7 	bl	8002148 <TIMER_run_us>
//activation du signal PWM sur le canal 1 du timer 1 (broche PA8)
TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_1, 150, FALSE, FALSE);
 800679a:	2300      	movs	r3, #0
 800679c:	9300      	str	r3, [sp, #0]
 800679e:	2300      	movs	r3, #0
 80067a0:	2296      	movs	r2, #150	@ 0x96
 80067a2:	2100      	movs	r1, #0
 80067a4:	2000      	movs	r0, #0
 80067a6:	f7fb fe89 	bl	80024bc <TIMER_enable_PWM>
//rapport cyclique reglé pour une position servo de 50%
SERVO_set_position(50);
 80067aa:	2032      	movs	r0, #50	@ 0x32
 80067ac:	f000 f803 	bl	80067b6 <SERVO_set_position>
}
 80067b0:	bf00      	nop
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}

080067b6 <SERVO_set_position>:

void SERVO_set_position(uint16_t position){
 80067b6:	b580      	push	{r7, lr}
 80067b8:	b082      	sub	sp, #8
 80067ba:	af00      	add	r7, sp, #0
 80067bc:	4603      	mov	r3, r0
 80067be:	80fb      	strh	r3, [r7, #6]
	if(position > 100){
 80067c0:	88fb      	ldrh	r3, [r7, #6]
 80067c2:	2b64      	cmp	r3, #100	@ 0x64
 80067c4:	d901      	bls.n	80067ca <SERVO_set_position+0x14>
		position = 100;
 80067c6:	2364      	movs	r3, #100	@ 0x64
 80067c8:	80fb      	strh	r3, [r7, #6]
	}
	TIMER_set_duty(TIMER1_ID,TIM_CHANNEL_1,(position  + 100));
 80067ca:	88fb      	ldrh	r3, [r7, #6]
 80067cc:	3364      	adds	r3, #100	@ 0x64
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	461a      	mov	r2, r3
 80067d2:	2100      	movs	r1, #0
 80067d4:	2000      	movs	r0, #0
 80067d6:	f7fc f8ed 	bl	80029b4 <TIMER_set_duty>


}
 80067da:	bf00      	nop
 80067dc:	3708      	adds	r7, #8
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
	...

080067e4 <HCSRO4_mesures>:
#define PERIOD_MEASURE			100
#define NB_MEASURES				10


uint16_t HCSRO4_mesures(GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b088      	sub	sp, #32
 80067e8:	af02      	add	r7, sp, #8
 80067ea:	60f8      	str	r0, [r7, #12]
 80067ec:	607a      	str	r2, [r7, #4]
 80067ee:	461a      	mov	r2, r3
 80067f0:	460b      	mov	r3, r1
 80067f2:	817b      	strh	r3, [r7, #10]
 80067f4:	4613      	mov	r3, r2
 80067f6:	813b      	strh	r3, [r7, #8]
	static uint32_t tlocal;
	static uint8_t id_sensor;
	uint16_t distance;

	//ne pas oublier d'appeler en t�che de fond cette fonction.
	HCSR04_process_main();
 80067f8:	f7fa fc80 	bl	80010fc <HCSR04_process_main>


	switch(state)
 80067fc:	4b45      	ldr	r3, [pc, #276]	@ (8006914 <HCSRO4_mesures+0x130>)
 80067fe:	781b      	ldrb	r3, [r3, #0]
 8006800:	2b05      	cmp	r3, #5
 8006802:	d87d      	bhi.n	8006900 <HCSRO4_mesures+0x11c>
 8006804:	a201      	add	r2, pc, #4	@ (adr r2, 800680c <HCSRO4_mesures+0x28>)
 8006806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800680a:	bf00      	nop
 800680c:	08006825 	.word	0x08006825
 8006810:	08006901 	.word	0x08006901
 8006814:	0800685b 	.word	0x0800685b
 8006818:	08006901 	.word	0x08006901
 800681c:	08006877 	.word	0x08006877
 8006820:	080068e9 	.word	0x080068e9
	{
		case INIT:
			if(HCSR04_add(&id_sensor, &TRIG_GPIO, TRIG_PIN, &ECHO_GPIO, ECHO_PIN) != HAL_OK)
 8006824:	1d38      	adds	r0, r7, #4
 8006826:	897a      	ldrh	r2, [r7, #10]
 8006828:	f107 010c 	add.w	r1, r7, #12
 800682c:	893b      	ldrh	r3, [r7, #8]
 800682e:	9300      	str	r3, [sp, #0]
 8006830:	4603      	mov	r3, r0
 8006832:	4839      	ldr	r0, [pc, #228]	@ (8006918 <HCSRO4_mesures+0x134>)
 8006834:	f7fa faee 	bl	8000e14 <HCSR04_add>
 8006838:	4603      	mov	r3, r0
 800683a:	2b00      	cmp	r3, #0
 800683c:	d006      	beq.n	800684c <HCSRO4_mesures+0x68>
			{
				printf("HCSR04 non ajout� - erreur g�nante\n");
 800683e:	4837      	ldr	r0, [pc, #220]	@ (800691c <HCSRO4_mesures+0x138>)
 8006840:	f000 fbe0 	bl	8007004 <puts>
				state = FAIL;
 8006844:	4b33      	ldr	r3, [pc, #204]	@ (8006914 <HCSRO4_mesures+0x130>)
 8006846:	2201      	movs	r2, #1
 8006848:	701a      	strb	r2, [r3, #0]
			else
			{
				printf("HCSR04 ajout�\n");
				state = LAUNCH_MEASURE;
			}
			break;
 800684a:	e05e      	b.n	800690a <HCSRO4_mesures+0x126>
				printf("HCSR04 ajout�\n");
 800684c:	4834      	ldr	r0, [pc, #208]	@ (8006920 <HCSRO4_mesures+0x13c>)
 800684e:	f000 fbd9 	bl	8007004 <puts>
				state = LAUNCH_MEASURE;
 8006852:	4b30      	ldr	r3, [pc, #192]	@ (8006914 <HCSRO4_mesures+0x130>)
 8006854:	2202      	movs	r2, #2
 8006856:	701a      	strb	r2, [r3, #0]
			break;
 8006858:	e057      	b.n	800690a <HCSRO4_mesures+0x126>
		case LAUNCH_MEASURE:
			HCSR04_run_measure(id_sensor);
 800685a:	4b2f      	ldr	r3, [pc, #188]	@ (8006918 <HCSRO4_mesures+0x134>)
 800685c:	781b      	ldrb	r3, [r3, #0]
 800685e:	4618      	mov	r0, r3
 8006860:	f7fa fb40 	bl	8000ee4 <HCSR04_run_measure>
			tlocal = HAL_GetTick();
 8006864:	f7fc ffec 	bl	8003840 <HAL_GetTick>
 8006868:	4603      	mov	r3, r0
 800686a:	4a2e      	ldr	r2, [pc, #184]	@ (8006924 <HCSRO4_mesures+0x140>)
 800686c:	6013      	str	r3, [r2, #0]
			state = WAIT_DURING_MEASURE;
 800686e:	4b29      	ldr	r3, [pc, #164]	@ (8006914 <HCSRO4_mesures+0x130>)
 8006870:	2204      	movs	r2, #4
 8006872:	701a      	strb	r2, [r3, #0]
			break;
 8006874:	e049      	b.n	800690a <HCSRO4_mesures+0x126>
		case WAIT_DURING_MEASURE:
			switch(HCSR04_get_value(id_sensor, &distance))
 8006876:	4b28      	ldr	r3, [pc, #160]	@ (8006918 <HCSRO4_mesures+0x134>)
 8006878:	781b      	ldrb	r3, [r3, #0]
 800687a:	f107 0216 	add.w	r2, r7, #22
 800687e:	4611      	mov	r1, r2
 8006880:	4618      	mov	r0, r3
 8006882:	f7fa fd3b 	bl	80012fc <HCSR04_get_value>
 8006886:	4603      	mov	r3, r0
 8006888:	2b03      	cmp	r3, #3
 800688a:	d83b      	bhi.n	8006904 <HCSRO4_mesures+0x120>
 800688c:	a201      	add	r2, pc, #4	@ (adr r2, 8006894 <HCSRO4_mesures+0xb0>)
 800688e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006892:	bf00      	nop
 8006894:	080068a5 	.word	0x080068a5
 8006898:	080068bd 	.word	0x080068bd
 800689c:	080068e5 	.word	0x080068e5
 80068a0:	080068d1 	.word	0x080068d1
			{
				case HAL_BUSY:
					//rien � faire... on attend...
					break;
				case HAL_OK:
					printf("sensor %d - distance : %d\n", id_sensor, distance);
 80068a4:	4b1c      	ldr	r3, [pc, #112]	@ (8006918 <HCSRO4_mesures+0x134>)
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	4619      	mov	r1, r3
 80068aa:	8afb      	ldrh	r3, [r7, #22]
 80068ac:	461a      	mov	r2, r3
 80068ae:	481e      	ldr	r0, [pc, #120]	@ (8006928 <HCSRO4_mesures+0x144>)
 80068b0:	f000 fb50 	bl	8006f54 <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 80068b4:	4b17      	ldr	r3, [pc, #92]	@ (8006914 <HCSRO4_mesures+0x130>)
 80068b6:	2205      	movs	r2, #5
 80068b8:	701a      	strb	r2, [r3, #0]
					break;
 80068ba:	e014      	b.n	80068e6 <HCSRO4_mesures+0x102>
				case HAL_ERROR:
					printf("sensor %d - erreur ou mesure non lanc�e\n", id_sensor);
 80068bc:	4b16      	ldr	r3, [pc, #88]	@ (8006918 <HCSRO4_mesures+0x134>)
 80068be:	781b      	ldrb	r3, [r3, #0]
 80068c0:	4619      	mov	r1, r3
 80068c2:	481a      	ldr	r0, [pc, #104]	@ (800692c <HCSRO4_mesures+0x148>)
 80068c4:	f000 fb46 	bl	8006f54 <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 80068c8:	4b12      	ldr	r3, [pc, #72]	@ (8006914 <HCSRO4_mesures+0x130>)
 80068ca:	2205      	movs	r2, #5
 80068cc:	701a      	strb	r2, [r3, #0]
					break;
 80068ce:	e00a      	b.n	80068e6 <HCSRO4_mesures+0x102>

				case HAL_TIMEOUT:
					printf("sensor %d - timeout\n", id_sensor);
 80068d0:	4b11      	ldr	r3, [pc, #68]	@ (8006918 <HCSRO4_mesures+0x134>)
 80068d2:	781b      	ldrb	r3, [r3, #0]
 80068d4:	4619      	mov	r1, r3
 80068d6:	4816      	ldr	r0, [pc, #88]	@ (8006930 <HCSRO4_mesures+0x14c>)
 80068d8:	f000 fb3c 	bl	8006f54 <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 80068dc:	4b0d      	ldr	r3, [pc, #52]	@ (8006914 <HCSRO4_mesures+0x130>)
 80068de:	2205      	movs	r2, #5
 80068e0:	701a      	strb	r2, [r3, #0]
					break;
 80068e2:	e000      	b.n	80068e6 <HCSRO4_mesures+0x102>
					break;
 80068e4:	bf00      	nop
			}
			break;
 80068e6:	e00d      	b.n	8006904 <HCSRO4_mesures+0x120>
		case WAIT_BEFORE_NEXT_MEASURE:
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 80068e8:	f7fc ffaa 	bl	8003840 <HAL_GetTick>
 80068ec:	4602      	mov	r2, r0
 80068ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006924 <HCSRO4_mesures+0x140>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	3364      	adds	r3, #100	@ 0x64
 80068f4:	429a      	cmp	r2, r3
 80068f6:	d907      	bls.n	8006908 <HCSRO4_mesures+0x124>
				state = LAUNCH_MEASURE;
 80068f8:	4b06      	ldr	r3, [pc, #24]	@ (8006914 <HCSRO4_mesures+0x130>)
 80068fa:	2202      	movs	r2, #2
 80068fc:	701a      	strb	r2, [r3, #0]
			break;
 80068fe:	e003      	b.n	8006908 <HCSRO4_mesures+0x124>
		default:
			break;
 8006900:	bf00      	nop
 8006902:	e002      	b.n	800690a <HCSRO4_mesures+0x126>
			break;
 8006904:	bf00      	nop
 8006906:	e000      	b.n	800690a <HCSRO4_mesures+0x126>
			break;
 8006908:	bf00      	nop
	}
}
 800690a:	bf00      	nop
 800690c:	4618      	mov	r0, r3
 800690e:	3718      	adds	r7, #24
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}
 8006914:	20000ca6 	.word	0x20000ca6
 8006918:	20000ca7 	.word	0x20000ca7
 800691c:	0800d1d0 	.word	0x0800d1d0
 8006920:	0800d1f8 	.word	0x0800d1f8
 8006924:	20000ca8 	.word	0x20000ca8
 8006928:	0800d208 	.word	0x0800d208
 800692c:	0800d224 	.word	0x0800d224
 8006930:	0800d250 	.word	0x0800d250

08006934 <malloc>:
 8006934:	4b02      	ldr	r3, [pc, #8]	@ (8006940 <malloc+0xc>)
 8006936:	4601      	mov	r1, r0
 8006938:	6818      	ldr	r0, [r3, #0]
 800693a:	f000 b803 	b.w	8006944 <_malloc_r>
 800693e:	bf00      	nop
 8006940:	20000448 	.word	0x20000448

08006944 <_malloc_r>:
 8006944:	f101 030b 	add.w	r3, r1, #11
 8006948:	2b16      	cmp	r3, #22
 800694a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800694e:	4605      	mov	r5, r0
 8006950:	d906      	bls.n	8006960 <_malloc_r+0x1c>
 8006952:	f033 0707 	bics.w	r7, r3, #7
 8006956:	d504      	bpl.n	8006962 <_malloc_r+0x1e>
 8006958:	230c      	movs	r3, #12
 800695a:	602b      	str	r3, [r5, #0]
 800695c:	2400      	movs	r4, #0
 800695e:	e1a1      	b.n	8006ca4 <_malloc_r+0x360>
 8006960:	2710      	movs	r7, #16
 8006962:	42b9      	cmp	r1, r7
 8006964:	d8f8      	bhi.n	8006958 <_malloc_r+0x14>
 8006966:	4628      	mov	r0, r5
 8006968:	f000 fa26 	bl	8006db8 <__malloc_lock>
 800696c:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 8006970:	4eae      	ldr	r6, [pc, #696]	@ (8006c2c <_malloc_r+0x2e8>)
 8006972:	d237      	bcs.n	80069e4 <_malloc_r+0xa0>
 8006974:	f107 0208 	add.w	r2, r7, #8
 8006978:	4432      	add	r2, r6
 800697a:	6854      	ldr	r4, [r2, #4]
 800697c:	f1a2 0108 	sub.w	r1, r2, #8
 8006980:	428c      	cmp	r4, r1
 8006982:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8006986:	d102      	bne.n	800698e <_malloc_r+0x4a>
 8006988:	68d4      	ldr	r4, [r2, #12]
 800698a:	42a2      	cmp	r2, r4
 800698c:	d010      	beq.n	80069b0 <_malloc_r+0x6c>
 800698e:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8006992:	6863      	ldr	r3, [r4, #4]
 8006994:	60ca      	str	r2, [r1, #12]
 8006996:	f023 0303 	bic.w	r3, r3, #3
 800699a:	6091      	str	r1, [r2, #8]
 800699c:	4423      	add	r3, r4
 800699e:	685a      	ldr	r2, [r3, #4]
 80069a0:	f042 0201 	orr.w	r2, r2, #1
 80069a4:	605a      	str	r2, [r3, #4]
 80069a6:	4628      	mov	r0, r5
 80069a8:	f000 fa0c 	bl	8006dc4 <__malloc_unlock>
 80069ac:	3408      	adds	r4, #8
 80069ae:	e179      	b.n	8006ca4 <_malloc_r+0x360>
 80069b0:	3302      	adds	r3, #2
 80069b2:	6934      	ldr	r4, [r6, #16]
 80069b4:	499e      	ldr	r1, [pc, #632]	@ (8006c30 <_malloc_r+0x2ec>)
 80069b6:	428c      	cmp	r4, r1
 80069b8:	d077      	beq.n	8006aaa <_malloc_r+0x166>
 80069ba:	6862      	ldr	r2, [r4, #4]
 80069bc:	f022 0c03 	bic.w	ip, r2, #3
 80069c0:	ebac 0007 	sub.w	r0, ip, r7
 80069c4:	280f      	cmp	r0, #15
 80069c6:	dd48      	ble.n	8006a5a <_malloc_r+0x116>
 80069c8:	19e2      	adds	r2, r4, r7
 80069ca:	f040 0301 	orr.w	r3, r0, #1
 80069ce:	f047 0701 	orr.w	r7, r7, #1
 80069d2:	6067      	str	r7, [r4, #4]
 80069d4:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80069d8:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80069dc:	6053      	str	r3, [r2, #4]
 80069de:	f844 000c 	str.w	r0, [r4, ip]
 80069e2:	e7e0      	b.n	80069a6 <_malloc_r+0x62>
 80069e4:	0a7b      	lsrs	r3, r7, #9
 80069e6:	d02a      	beq.n	8006a3e <_malloc_r+0xfa>
 80069e8:	2b04      	cmp	r3, #4
 80069ea:	d812      	bhi.n	8006a12 <_malloc_r+0xce>
 80069ec:	09bb      	lsrs	r3, r7, #6
 80069ee:	3338      	adds	r3, #56	@ 0x38
 80069f0:	1c5a      	adds	r2, r3, #1
 80069f2:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 80069f6:	6854      	ldr	r4, [r2, #4]
 80069f8:	f1a2 0c08 	sub.w	ip, r2, #8
 80069fc:	4564      	cmp	r4, ip
 80069fe:	d006      	beq.n	8006a0e <_malloc_r+0xca>
 8006a00:	6862      	ldr	r2, [r4, #4]
 8006a02:	f022 0203 	bic.w	r2, r2, #3
 8006a06:	1bd0      	subs	r0, r2, r7
 8006a08:	280f      	cmp	r0, #15
 8006a0a:	dd1c      	ble.n	8006a46 <_malloc_r+0x102>
 8006a0c:	3b01      	subs	r3, #1
 8006a0e:	3301      	adds	r3, #1
 8006a10:	e7cf      	b.n	80069b2 <_malloc_r+0x6e>
 8006a12:	2b14      	cmp	r3, #20
 8006a14:	d801      	bhi.n	8006a1a <_malloc_r+0xd6>
 8006a16:	335b      	adds	r3, #91	@ 0x5b
 8006a18:	e7ea      	b.n	80069f0 <_malloc_r+0xac>
 8006a1a:	2b54      	cmp	r3, #84	@ 0x54
 8006a1c:	d802      	bhi.n	8006a24 <_malloc_r+0xe0>
 8006a1e:	0b3b      	lsrs	r3, r7, #12
 8006a20:	336e      	adds	r3, #110	@ 0x6e
 8006a22:	e7e5      	b.n	80069f0 <_malloc_r+0xac>
 8006a24:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 8006a28:	d802      	bhi.n	8006a30 <_malloc_r+0xec>
 8006a2a:	0bfb      	lsrs	r3, r7, #15
 8006a2c:	3377      	adds	r3, #119	@ 0x77
 8006a2e:	e7df      	b.n	80069f0 <_malloc_r+0xac>
 8006a30:	f240 5254 	movw	r2, #1364	@ 0x554
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d804      	bhi.n	8006a42 <_malloc_r+0xfe>
 8006a38:	0cbb      	lsrs	r3, r7, #18
 8006a3a:	337c      	adds	r3, #124	@ 0x7c
 8006a3c:	e7d8      	b.n	80069f0 <_malloc_r+0xac>
 8006a3e:	233f      	movs	r3, #63	@ 0x3f
 8006a40:	e7d6      	b.n	80069f0 <_malloc_r+0xac>
 8006a42:	237e      	movs	r3, #126	@ 0x7e
 8006a44:	e7d4      	b.n	80069f0 <_malloc_r+0xac>
 8006a46:	2800      	cmp	r0, #0
 8006a48:	68e1      	ldr	r1, [r4, #12]
 8006a4a:	db04      	blt.n	8006a56 <_malloc_r+0x112>
 8006a4c:	68a3      	ldr	r3, [r4, #8]
 8006a4e:	60d9      	str	r1, [r3, #12]
 8006a50:	608b      	str	r3, [r1, #8]
 8006a52:	18a3      	adds	r3, r4, r2
 8006a54:	e7a3      	b.n	800699e <_malloc_r+0x5a>
 8006a56:	460c      	mov	r4, r1
 8006a58:	e7d0      	b.n	80069fc <_malloc_r+0xb8>
 8006a5a:	2800      	cmp	r0, #0
 8006a5c:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8006a60:	db07      	blt.n	8006a72 <_malloc_r+0x12e>
 8006a62:	44a4      	add	ip, r4
 8006a64:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8006a68:	f043 0301 	orr.w	r3, r3, #1
 8006a6c:	f8cc 3004 	str.w	r3, [ip, #4]
 8006a70:	e799      	b.n	80069a6 <_malloc_r+0x62>
 8006a72:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 8006a76:	6870      	ldr	r0, [r6, #4]
 8006a78:	f080 8093 	bcs.w	8006ba2 <_malloc_r+0x25e>
 8006a7c:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8006a80:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8006a84:	f04f 0c01 	mov.w	ip, #1
 8006a88:	fa0c fc0e 	lsl.w	ip, ip, lr
 8006a8c:	ea4c 0000 	orr.w	r0, ip, r0
 8006a90:	3201      	adds	r2, #1
 8006a92:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8006a96:	6070      	str	r0, [r6, #4]
 8006a98:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8006a9c:	3808      	subs	r0, #8
 8006a9e:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8006aa2:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8006aa6:	f8cc 400c 	str.w	r4, [ip, #12]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	1098      	asrs	r0, r3, #2
 8006aae:	4082      	lsls	r2, r0
 8006ab0:	6870      	ldr	r0, [r6, #4]
 8006ab2:	4290      	cmp	r0, r2
 8006ab4:	d326      	bcc.n	8006b04 <_malloc_r+0x1c0>
 8006ab6:	4210      	tst	r0, r2
 8006ab8:	d106      	bne.n	8006ac8 <_malloc_r+0x184>
 8006aba:	f023 0303 	bic.w	r3, r3, #3
 8006abe:	0052      	lsls	r2, r2, #1
 8006ac0:	4210      	tst	r0, r2
 8006ac2:	f103 0304 	add.w	r3, r3, #4
 8006ac6:	d0fa      	beq.n	8006abe <_malloc_r+0x17a>
 8006ac8:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8006acc:	46c1      	mov	r9, r8
 8006ace:	469e      	mov	lr, r3
 8006ad0:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8006ad4:	454c      	cmp	r4, r9
 8006ad6:	f040 80b7 	bne.w	8006c48 <_malloc_r+0x304>
 8006ada:	f10e 0e01 	add.w	lr, lr, #1
 8006ade:	f01e 0f03 	tst.w	lr, #3
 8006ae2:	f109 0908 	add.w	r9, r9, #8
 8006ae6:	d1f3      	bne.n	8006ad0 <_malloc_r+0x18c>
 8006ae8:	0798      	lsls	r0, r3, #30
 8006aea:	f040 80e1 	bne.w	8006cb0 <_malloc_r+0x36c>
 8006aee:	6873      	ldr	r3, [r6, #4]
 8006af0:	ea23 0302 	bic.w	r3, r3, r2
 8006af4:	6073      	str	r3, [r6, #4]
 8006af6:	6870      	ldr	r0, [r6, #4]
 8006af8:	0052      	lsls	r2, r2, #1
 8006afa:	4290      	cmp	r0, r2
 8006afc:	d302      	bcc.n	8006b04 <_malloc_r+0x1c0>
 8006afe:	2a00      	cmp	r2, #0
 8006b00:	f040 80e2 	bne.w	8006cc8 <_malloc_r+0x384>
 8006b04:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8006b08:	f8da 3004 	ldr.w	r3, [sl, #4]
 8006b0c:	f023 0903 	bic.w	r9, r3, #3
 8006b10:	45b9      	cmp	r9, r7
 8006b12:	d304      	bcc.n	8006b1e <_malloc_r+0x1da>
 8006b14:	eba9 0207 	sub.w	r2, r9, r7
 8006b18:	2a0f      	cmp	r2, #15
 8006b1a:	f300 8140 	bgt.w	8006d9e <_malloc_r+0x45a>
 8006b1e:	4b45      	ldr	r3, [pc, #276]	@ (8006c34 <_malloc_r+0x2f0>)
 8006b20:	2008      	movs	r0, #8
 8006b22:	6819      	ldr	r1, [r3, #0]
 8006b24:	eb0a 0b09 	add.w	fp, sl, r9
 8006b28:	3110      	adds	r1, #16
 8006b2a:	4439      	add	r1, r7
 8006b2c:	9101      	str	r1, [sp, #4]
 8006b2e:	f000 fc25 	bl	800737c <sysconf>
 8006b32:	4a41      	ldr	r2, [pc, #260]	@ (8006c38 <_malloc_r+0x2f4>)
 8006b34:	9901      	ldr	r1, [sp, #4]
 8006b36:	6813      	ldr	r3, [r2, #0]
 8006b38:	4680      	mov	r8, r0
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	bf1f      	itttt	ne
 8006b3e:	f101 31ff 	addne.w	r1, r1, #4294967295
 8006b42:	1809      	addne	r1, r1, r0
 8006b44:	4243      	negne	r3, r0
 8006b46:	4019      	andne	r1, r3
 8006b48:	4628      	mov	r0, r5
 8006b4a:	9101      	str	r1, [sp, #4]
 8006b4c:	f7fb f904 	bl	8001d58 <_sbrk_r>
 8006b50:	1c42      	adds	r2, r0, #1
 8006b52:	4604      	mov	r4, r0
 8006b54:	f000 80f6 	beq.w	8006d44 <_malloc_r+0x400>
 8006b58:	4583      	cmp	fp, r0
 8006b5a:	9901      	ldr	r1, [sp, #4]
 8006b5c:	4a36      	ldr	r2, [pc, #216]	@ (8006c38 <_malloc_r+0x2f4>)
 8006b5e:	d902      	bls.n	8006b66 <_malloc_r+0x222>
 8006b60:	45b2      	cmp	sl, r6
 8006b62:	f040 80ef 	bne.w	8006d44 <_malloc_r+0x400>
 8006b66:	4b35      	ldr	r3, [pc, #212]	@ (8006c3c <_malloc_r+0x2f8>)
 8006b68:	45a3      	cmp	fp, r4
 8006b6a:	6818      	ldr	r0, [r3, #0]
 8006b6c:	f108 3cff 	add.w	ip, r8, #4294967295
 8006b70:	4408      	add	r0, r1
 8006b72:	6018      	str	r0, [r3, #0]
 8006b74:	f040 80aa 	bne.w	8006ccc <_malloc_r+0x388>
 8006b78:	ea1b 0f0c 	tst.w	fp, ip
 8006b7c:	f040 80a6 	bne.w	8006ccc <_malloc_r+0x388>
 8006b80:	68b2      	ldr	r2, [r6, #8]
 8006b82:	4449      	add	r1, r9
 8006b84:	f041 0101 	orr.w	r1, r1, #1
 8006b88:	6051      	str	r1, [r2, #4]
 8006b8a:	4a2d      	ldr	r2, [pc, #180]	@ (8006c40 <_malloc_r+0x2fc>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	6811      	ldr	r1, [r2, #0]
 8006b90:	428b      	cmp	r3, r1
 8006b92:	bf88      	it	hi
 8006b94:	6013      	strhi	r3, [r2, #0]
 8006b96:	4a2b      	ldr	r2, [pc, #172]	@ (8006c44 <_malloc_r+0x300>)
 8006b98:	6811      	ldr	r1, [r2, #0]
 8006b9a:	428b      	cmp	r3, r1
 8006b9c:	bf88      	it	hi
 8006b9e:	6013      	strhi	r3, [r2, #0]
 8006ba0:	e0d0      	b.n	8006d44 <_malloc_r+0x400>
 8006ba2:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 8006ba6:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8006baa:	d218      	bcs.n	8006bde <_malloc_r+0x29a>
 8006bac:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8006bb0:	3238      	adds	r2, #56	@ 0x38
 8006bb2:	f102 0e01 	add.w	lr, r2, #1
 8006bb6:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8006bba:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8006bbe:	45f0      	cmp	r8, lr
 8006bc0:	d12b      	bne.n	8006c1a <_malloc_r+0x2d6>
 8006bc2:	f04f 0c01 	mov.w	ip, #1
 8006bc6:	1092      	asrs	r2, r2, #2
 8006bc8:	fa0c f202 	lsl.w	r2, ip, r2
 8006bcc:	4302      	orrs	r2, r0
 8006bce:	6072      	str	r2, [r6, #4]
 8006bd0:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8006bd4:	f8c8 4008 	str.w	r4, [r8, #8]
 8006bd8:	f8ce 400c 	str.w	r4, [lr, #12]
 8006bdc:	e765      	b.n	8006aaa <_malloc_r+0x166>
 8006bde:	2a14      	cmp	r2, #20
 8006be0:	d801      	bhi.n	8006be6 <_malloc_r+0x2a2>
 8006be2:	325b      	adds	r2, #91	@ 0x5b
 8006be4:	e7e5      	b.n	8006bb2 <_malloc_r+0x26e>
 8006be6:	2a54      	cmp	r2, #84	@ 0x54
 8006be8:	d803      	bhi.n	8006bf2 <_malloc_r+0x2ae>
 8006bea:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8006bee:	326e      	adds	r2, #110	@ 0x6e
 8006bf0:	e7df      	b.n	8006bb2 <_malloc_r+0x26e>
 8006bf2:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8006bf6:	d803      	bhi.n	8006c00 <_malloc_r+0x2bc>
 8006bf8:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8006bfc:	3277      	adds	r2, #119	@ 0x77
 8006bfe:	e7d8      	b.n	8006bb2 <_malloc_r+0x26e>
 8006c00:	f240 5e54 	movw	lr, #1364	@ 0x554
 8006c04:	4572      	cmp	r2, lr
 8006c06:	bf96      	itet	ls
 8006c08:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8006c0c:	227e      	movhi	r2, #126	@ 0x7e
 8006c0e:	327c      	addls	r2, #124	@ 0x7c
 8006c10:	e7cf      	b.n	8006bb2 <_malloc_r+0x26e>
 8006c12:	f8de e008 	ldr.w	lr, [lr, #8]
 8006c16:	45f0      	cmp	r8, lr
 8006c18:	d005      	beq.n	8006c26 <_malloc_r+0x2e2>
 8006c1a:	f8de 2004 	ldr.w	r2, [lr, #4]
 8006c1e:	f022 0203 	bic.w	r2, r2, #3
 8006c22:	4562      	cmp	r2, ip
 8006c24:	d8f5      	bhi.n	8006c12 <_malloc_r+0x2ce>
 8006c26:	f8de 800c 	ldr.w	r8, [lr, #12]
 8006c2a:	e7d1      	b.n	8006bd0 <_malloc_r+0x28c>
 8006c2c:	20000034 	.word	0x20000034
 8006c30:	2000003c 	.word	0x2000003c
 8006c34:	20000cdc 	.word	0x20000cdc
 8006c38:	2000002c 	.word	0x2000002c
 8006c3c:	20000cac 	.word	0x20000cac
 8006c40:	20000cd8 	.word	0x20000cd8
 8006c44:	20000cd4 	.word	0x20000cd4
 8006c48:	6860      	ldr	r0, [r4, #4]
 8006c4a:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8006c4e:	f020 0003 	bic.w	r0, r0, #3
 8006c52:	eba0 0a07 	sub.w	sl, r0, r7
 8006c56:	f1ba 0f0f 	cmp.w	sl, #15
 8006c5a:	dd12      	ble.n	8006c82 <_malloc_r+0x33e>
 8006c5c:	68a3      	ldr	r3, [r4, #8]
 8006c5e:	19e2      	adds	r2, r4, r7
 8006c60:	f047 0701 	orr.w	r7, r7, #1
 8006c64:	6067      	str	r7, [r4, #4]
 8006c66:	f8c3 c00c 	str.w	ip, [r3, #12]
 8006c6a:	f8cc 3008 	str.w	r3, [ip, #8]
 8006c6e:	f04a 0301 	orr.w	r3, sl, #1
 8006c72:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8006c76:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8006c7a:	6053      	str	r3, [r2, #4]
 8006c7c:	f844 a000 	str.w	sl, [r4, r0]
 8006c80:	e691      	b.n	80069a6 <_malloc_r+0x62>
 8006c82:	f1ba 0f00 	cmp.w	sl, #0
 8006c86:	db11      	blt.n	8006cac <_malloc_r+0x368>
 8006c88:	4420      	add	r0, r4
 8006c8a:	6843      	ldr	r3, [r0, #4]
 8006c8c:	f043 0301 	orr.w	r3, r3, #1
 8006c90:	6043      	str	r3, [r0, #4]
 8006c92:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8006c96:	4628      	mov	r0, r5
 8006c98:	f8c3 c00c 	str.w	ip, [r3, #12]
 8006c9c:	f8cc 3008 	str.w	r3, [ip, #8]
 8006ca0:	f000 f890 	bl	8006dc4 <__malloc_unlock>
 8006ca4:	4620      	mov	r0, r4
 8006ca6:	b003      	add	sp, #12
 8006ca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cac:	4664      	mov	r4, ip
 8006cae:	e711      	b.n	8006ad4 <_malloc_r+0x190>
 8006cb0:	f858 0908 	ldr.w	r0, [r8], #-8
 8006cb4:	3b01      	subs	r3, #1
 8006cb6:	4540      	cmp	r0, r8
 8006cb8:	f43f af16 	beq.w	8006ae8 <_malloc_r+0x1a4>
 8006cbc:	e71b      	b.n	8006af6 <_malloc_r+0x1b2>
 8006cbe:	3304      	adds	r3, #4
 8006cc0:	0052      	lsls	r2, r2, #1
 8006cc2:	4210      	tst	r0, r2
 8006cc4:	d0fb      	beq.n	8006cbe <_malloc_r+0x37a>
 8006cc6:	e6ff      	b.n	8006ac8 <_malloc_r+0x184>
 8006cc8:	4673      	mov	r3, lr
 8006cca:	e7fa      	b.n	8006cc2 <_malloc_r+0x37e>
 8006ccc:	f8d2 e000 	ldr.w	lr, [r2]
 8006cd0:	f1be 3fff 	cmp.w	lr, #4294967295
 8006cd4:	bf1b      	ittet	ne
 8006cd6:	eba4 0b0b 	subne.w	fp, r4, fp
 8006cda:	eb0b 0200 	addne.w	r2, fp, r0
 8006cde:	6014      	streq	r4, [r2, #0]
 8006ce0:	601a      	strne	r2, [r3, #0]
 8006ce2:	f014 0b07 	ands.w	fp, r4, #7
 8006ce6:	bf0e      	itee	eq
 8006ce8:	4658      	moveq	r0, fp
 8006cea:	f1cb 0008 	rsbne	r0, fp, #8
 8006cee:	1824      	addne	r4, r4, r0
 8006cf0:	1862      	adds	r2, r4, r1
 8006cf2:	ea02 010c 	and.w	r1, r2, ip
 8006cf6:	4480      	add	r8, r0
 8006cf8:	eba8 0801 	sub.w	r8, r8, r1
 8006cfc:	ea08 080c 	and.w	r8, r8, ip
 8006d00:	4641      	mov	r1, r8
 8006d02:	4628      	mov	r0, r5
 8006d04:	9201      	str	r2, [sp, #4]
 8006d06:	f7fb f827 	bl	8001d58 <_sbrk_r>
 8006d0a:	1c43      	adds	r3, r0, #1
 8006d0c:	9a01      	ldr	r2, [sp, #4]
 8006d0e:	4b29      	ldr	r3, [pc, #164]	@ (8006db4 <_malloc_r+0x470>)
 8006d10:	d107      	bne.n	8006d22 <_malloc_r+0x3de>
 8006d12:	f1bb 0f00 	cmp.w	fp, #0
 8006d16:	d023      	beq.n	8006d60 <_malloc_r+0x41c>
 8006d18:	f04f 0800 	mov.w	r8, #0
 8006d1c:	f1ab 0008 	sub.w	r0, fp, #8
 8006d20:	4410      	add	r0, r2
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	1b00      	subs	r0, r0, r4
 8006d26:	4440      	add	r0, r8
 8006d28:	4442      	add	r2, r8
 8006d2a:	f040 0001 	orr.w	r0, r0, #1
 8006d2e:	45b2      	cmp	sl, r6
 8006d30:	60b4      	str	r4, [r6, #8]
 8006d32:	601a      	str	r2, [r3, #0]
 8006d34:	6060      	str	r0, [r4, #4]
 8006d36:	f43f af28 	beq.w	8006b8a <_malloc_r+0x246>
 8006d3a:	f1b9 0f0f 	cmp.w	r9, #15
 8006d3e:	d812      	bhi.n	8006d66 <_malloc_r+0x422>
 8006d40:	2301      	movs	r3, #1
 8006d42:	6063      	str	r3, [r4, #4]
 8006d44:	68b3      	ldr	r3, [r6, #8]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	f023 0303 	bic.w	r3, r3, #3
 8006d4c:	42bb      	cmp	r3, r7
 8006d4e:	eba3 0207 	sub.w	r2, r3, r7
 8006d52:	d301      	bcc.n	8006d58 <_malloc_r+0x414>
 8006d54:	2a0f      	cmp	r2, #15
 8006d56:	dc22      	bgt.n	8006d9e <_malloc_r+0x45a>
 8006d58:	4628      	mov	r0, r5
 8006d5a:	f000 f833 	bl	8006dc4 <__malloc_unlock>
 8006d5e:	e5fd      	b.n	800695c <_malloc_r+0x18>
 8006d60:	4610      	mov	r0, r2
 8006d62:	46d8      	mov	r8, fp
 8006d64:	e7dd      	b.n	8006d22 <_malloc_r+0x3de>
 8006d66:	2105      	movs	r1, #5
 8006d68:	f8da 2004 	ldr.w	r2, [sl, #4]
 8006d6c:	f1a9 090c 	sub.w	r9, r9, #12
 8006d70:	f029 0907 	bic.w	r9, r9, #7
 8006d74:	f002 0201 	and.w	r2, r2, #1
 8006d78:	ea42 0209 	orr.w	r2, r2, r9
 8006d7c:	f8ca 2004 	str.w	r2, [sl, #4]
 8006d80:	f1b9 0f0f 	cmp.w	r9, #15
 8006d84:	eb0a 0209 	add.w	r2, sl, r9
 8006d88:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8006d8c:	f67f aefd 	bls.w	8006b8a <_malloc_r+0x246>
 8006d90:	4628      	mov	r0, r5
 8006d92:	f10a 0108 	add.w	r1, sl, #8
 8006d96:	f000 fb63 	bl	8007460 <_free_r>
 8006d9a:	4b06      	ldr	r3, [pc, #24]	@ (8006db4 <_malloc_r+0x470>)
 8006d9c:	e6f5      	b.n	8006b8a <_malloc_r+0x246>
 8006d9e:	68b4      	ldr	r4, [r6, #8]
 8006da0:	f047 0301 	orr.w	r3, r7, #1
 8006da4:	f042 0201 	orr.w	r2, r2, #1
 8006da8:	4427      	add	r7, r4
 8006daa:	6063      	str	r3, [r4, #4]
 8006dac:	60b7      	str	r7, [r6, #8]
 8006dae:	607a      	str	r2, [r7, #4]
 8006db0:	e5f9      	b.n	80069a6 <_malloc_r+0x62>
 8006db2:	bf00      	nop
 8006db4:	20000cac 	.word	0x20000cac

08006db8 <__malloc_lock>:
 8006db8:	4801      	ldr	r0, [pc, #4]	@ (8006dc0 <__malloc_lock+0x8>)
 8006dba:	f000 badd 	b.w	8007378 <__retarget_lock_acquire_recursive>
 8006dbe:	bf00      	nop
 8006dc0:	20000e20 	.word	0x20000e20

08006dc4 <__malloc_unlock>:
 8006dc4:	4801      	ldr	r0, [pc, #4]	@ (8006dcc <__malloc_unlock+0x8>)
 8006dc6:	f000 bad8 	b.w	800737a <__retarget_lock_release_recursive>
 8006dca:	bf00      	nop
 8006dcc:	20000e20 	.word	0x20000e20

08006dd0 <std>:
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	b510      	push	{r4, lr}
 8006dd4:	4604      	mov	r4, r0
 8006dd6:	e9c0 3300 	strd	r3, r3, [r0]
 8006dda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006dde:	6083      	str	r3, [r0, #8]
 8006de0:	8181      	strh	r1, [r0, #12]
 8006de2:	6643      	str	r3, [r0, #100]	@ 0x64
 8006de4:	81c2      	strh	r2, [r0, #14]
 8006de6:	6183      	str	r3, [r0, #24]
 8006de8:	4619      	mov	r1, r3
 8006dea:	2208      	movs	r2, #8
 8006dec:	305c      	adds	r0, #92	@ 0x5c
 8006dee:	f000 fa49 	bl	8007284 <memset>
 8006df2:	4b0d      	ldr	r3, [pc, #52]	@ (8006e28 <std+0x58>)
 8006df4:	61e4      	str	r4, [r4, #28]
 8006df6:	6223      	str	r3, [r4, #32]
 8006df8:	4b0c      	ldr	r3, [pc, #48]	@ (8006e2c <std+0x5c>)
 8006dfa:	6263      	str	r3, [r4, #36]	@ 0x24
 8006dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8006e30 <std+0x60>)
 8006dfe:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006e00:	4b0c      	ldr	r3, [pc, #48]	@ (8006e34 <std+0x64>)
 8006e02:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006e04:	4b0c      	ldr	r3, [pc, #48]	@ (8006e38 <std+0x68>)
 8006e06:	429c      	cmp	r4, r3
 8006e08:	d006      	beq.n	8006e18 <std+0x48>
 8006e0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006e0e:	4294      	cmp	r4, r2
 8006e10:	d002      	beq.n	8006e18 <std+0x48>
 8006e12:	33d0      	adds	r3, #208	@ 0xd0
 8006e14:	429c      	cmp	r4, r3
 8006e16:	d105      	bne.n	8006e24 <std+0x54>
 8006e18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e20:	f000 baa8 	b.w	8007374 <__retarget_lock_init_recursive>
 8006e24:	bd10      	pop	{r4, pc}
 8006e26:	bf00      	nop
 8006e28:	0800718d 	.word	0x0800718d
 8006e2c:	080071af 	.word	0x080071af
 8006e30:	080071e7 	.word	0x080071e7
 8006e34:	0800720b 	.word	0x0800720b
 8006e38:	20000ce0 	.word	0x20000ce0

08006e3c <stdio_exit_handler>:
 8006e3c:	4a02      	ldr	r2, [pc, #8]	@ (8006e48 <stdio_exit_handler+0xc>)
 8006e3e:	4903      	ldr	r1, [pc, #12]	@ (8006e4c <stdio_exit_handler+0x10>)
 8006e40:	4803      	ldr	r0, [pc, #12]	@ (8006e50 <stdio_exit_handler+0x14>)
 8006e42:	f000 b869 	b.w	8006f18 <_fwalk_sglue>
 8006e46:	bf00      	nop
 8006e48:	2000043c 	.word	0x2000043c
 8006e4c:	0800a7e9 	.word	0x0800a7e9
 8006e50:	20000450 	.word	0x20000450

08006e54 <cleanup_stdio>:
 8006e54:	6841      	ldr	r1, [r0, #4]
 8006e56:	4b0c      	ldr	r3, [pc, #48]	@ (8006e88 <cleanup_stdio+0x34>)
 8006e58:	b510      	push	{r4, lr}
 8006e5a:	4299      	cmp	r1, r3
 8006e5c:	4604      	mov	r4, r0
 8006e5e:	d001      	beq.n	8006e64 <cleanup_stdio+0x10>
 8006e60:	f003 fcc2 	bl	800a7e8 <_fclose_r>
 8006e64:	68a1      	ldr	r1, [r4, #8]
 8006e66:	4b09      	ldr	r3, [pc, #36]	@ (8006e8c <cleanup_stdio+0x38>)
 8006e68:	4299      	cmp	r1, r3
 8006e6a:	d002      	beq.n	8006e72 <cleanup_stdio+0x1e>
 8006e6c:	4620      	mov	r0, r4
 8006e6e:	f003 fcbb 	bl	800a7e8 <_fclose_r>
 8006e72:	68e1      	ldr	r1, [r4, #12]
 8006e74:	4b06      	ldr	r3, [pc, #24]	@ (8006e90 <cleanup_stdio+0x3c>)
 8006e76:	4299      	cmp	r1, r3
 8006e78:	d004      	beq.n	8006e84 <cleanup_stdio+0x30>
 8006e7a:	4620      	mov	r0, r4
 8006e7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e80:	f003 bcb2 	b.w	800a7e8 <_fclose_r>
 8006e84:	bd10      	pop	{r4, pc}
 8006e86:	bf00      	nop
 8006e88:	20000ce0 	.word	0x20000ce0
 8006e8c:	20000d48 	.word	0x20000d48
 8006e90:	20000db0 	.word	0x20000db0

08006e94 <global_stdio_init.part.0>:
 8006e94:	b510      	push	{r4, lr}
 8006e96:	4b0b      	ldr	r3, [pc, #44]	@ (8006ec4 <global_stdio_init.part.0+0x30>)
 8006e98:	4c0b      	ldr	r4, [pc, #44]	@ (8006ec8 <global_stdio_init.part.0+0x34>)
 8006e9a:	4a0c      	ldr	r2, [pc, #48]	@ (8006ecc <global_stdio_init.part.0+0x38>)
 8006e9c:	4620      	mov	r0, r4
 8006e9e:	601a      	str	r2, [r3, #0]
 8006ea0:	2104      	movs	r1, #4
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f7ff ff94 	bl	8006dd0 <std>
 8006ea8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006eac:	2201      	movs	r2, #1
 8006eae:	2109      	movs	r1, #9
 8006eb0:	f7ff ff8e 	bl	8006dd0 <std>
 8006eb4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006eb8:	2202      	movs	r2, #2
 8006eba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ebe:	2112      	movs	r1, #18
 8006ec0:	f7ff bf86 	b.w	8006dd0 <std>
 8006ec4:	20000e18 	.word	0x20000e18
 8006ec8:	20000ce0 	.word	0x20000ce0
 8006ecc:	08006e3d 	.word	0x08006e3d

08006ed0 <__sfp_lock_acquire>:
 8006ed0:	4801      	ldr	r0, [pc, #4]	@ (8006ed8 <__sfp_lock_acquire+0x8>)
 8006ed2:	f000 ba51 	b.w	8007378 <__retarget_lock_acquire_recursive>
 8006ed6:	bf00      	nop
 8006ed8:	20000e22 	.word	0x20000e22

08006edc <__sfp_lock_release>:
 8006edc:	4801      	ldr	r0, [pc, #4]	@ (8006ee4 <__sfp_lock_release+0x8>)
 8006ede:	f000 ba4c 	b.w	800737a <__retarget_lock_release_recursive>
 8006ee2:	bf00      	nop
 8006ee4:	20000e22 	.word	0x20000e22

08006ee8 <__sinit>:
 8006ee8:	b510      	push	{r4, lr}
 8006eea:	4604      	mov	r4, r0
 8006eec:	f7ff fff0 	bl	8006ed0 <__sfp_lock_acquire>
 8006ef0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006ef2:	b11b      	cbz	r3, 8006efc <__sinit+0x14>
 8006ef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ef8:	f7ff bff0 	b.w	8006edc <__sfp_lock_release>
 8006efc:	4b04      	ldr	r3, [pc, #16]	@ (8006f10 <__sinit+0x28>)
 8006efe:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f00:	4b04      	ldr	r3, [pc, #16]	@ (8006f14 <__sinit+0x2c>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d1f5      	bne.n	8006ef4 <__sinit+0xc>
 8006f08:	f7ff ffc4 	bl	8006e94 <global_stdio_init.part.0>
 8006f0c:	e7f2      	b.n	8006ef4 <__sinit+0xc>
 8006f0e:	bf00      	nop
 8006f10:	08006e55 	.word	0x08006e55
 8006f14:	20000e18 	.word	0x20000e18

08006f18 <_fwalk_sglue>:
 8006f18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f1c:	4607      	mov	r7, r0
 8006f1e:	4688      	mov	r8, r1
 8006f20:	4614      	mov	r4, r2
 8006f22:	2600      	movs	r6, #0
 8006f24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f28:	f1b9 0901 	subs.w	r9, r9, #1
 8006f2c:	d505      	bpl.n	8006f3a <_fwalk_sglue+0x22>
 8006f2e:	6824      	ldr	r4, [r4, #0]
 8006f30:	2c00      	cmp	r4, #0
 8006f32:	d1f7      	bne.n	8006f24 <_fwalk_sglue+0xc>
 8006f34:	4630      	mov	r0, r6
 8006f36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f3a:	89ab      	ldrh	r3, [r5, #12]
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d907      	bls.n	8006f50 <_fwalk_sglue+0x38>
 8006f40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f44:	3301      	adds	r3, #1
 8006f46:	d003      	beq.n	8006f50 <_fwalk_sglue+0x38>
 8006f48:	4629      	mov	r1, r5
 8006f4a:	4638      	mov	r0, r7
 8006f4c:	47c0      	blx	r8
 8006f4e:	4306      	orrs	r6, r0
 8006f50:	3568      	adds	r5, #104	@ 0x68
 8006f52:	e7e9      	b.n	8006f28 <_fwalk_sglue+0x10>

08006f54 <printf>:
 8006f54:	b40f      	push	{r0, r1, r2, r3}
 8006f56:	b507      	push	{r0, r1, r2, lr}
 8006f58:	4906      	ldr	r1, [pc, #24]	@ (8006f74 <printf+0x20>)
 8006f5a:	ab04      	add	r3, sp, #16
 8006f5c:	6808      	ldr	r0, [r1, #0]
 8006f5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f62:	6881      	ldr	r1, [r0, #8]
 8006f64:	9301      	str	r3, [sp, #4]
 8006f66:	f001 fcf7 	bl	8008958 <_vfprintf_r>
 8006f6a:	b003      	add	sp, #12
 8006f6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f70:	b004      	add	sp, #16
 8006f72:	4770      	bx	lr
 8006f74:	20000448 	.word	0x20000448

08006f78 <_puts_r>:
 8006f78:	b530      	push	{r4, r5, lr}
 8006f7a:	4605      	mov	r5, r0
 8006f7c:	b089      	sub	sp, #36	@ 0x24
 8006f7e:	4608      	mov	r0, r1
 8006f80:	460c      	mov	r4, r1
 8006f82:	f7f9 f8e5 	bl	8000150 <strlen>
 8006f86:	4b1e      	ldr	r3, [pc, #120]	@ (8007000 <_puts_r+0x88>)
 8006f88:	e9cd 4004 	strd	r4, r0, [sp, #16]
 8006f8c:	9306      	str	r3, [sp, #24]
 8006f8e:	2301      	movs	r3, #1
 8006f90:	4418      	add	r0, r3
 8006f92:	9307      	str	r3, [sp, #28]
 8006f94:	ab04      	add	r3, sp, #16
 8006f96:	9301      	str	r3, [sp, #4]
 8006f98:	2302      	movs	r3, #2
 8006f9a:	9302      	str	r3, [sp, #8]
 8006f9c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006f9e:	68ac      	ldr	r4, [r5, #8]
 8006fa0:	9003      	str	r0, [sp, #12]
 8006fa2:	b913      	cbnz	r3, 8006faa <_puts_r+0x32>
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	f7ff ff9f 	bl	8006ee8 <__sinit>
 8006faa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006fac:	07db      	lsls	r3, r3, #31
 8006fae:	d405      	bmi.n	8006fbc <_puts_r+0x44>
 8006fb0:	89a3      	ldrh	r3, [r4, #12]
 8006fb2:	0598      	lsls	r0, r3, #22
 8006fb4:	d402      	bmi.n	8006fbc <_puts_r+0x44>
 8006fb6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006fb8:	f000 f9de 	bl	8007378 <__retarget_lock_acquire_recursive>
 8006fbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fc0:	0499      	lsls	r1, r3, #18
 8006fc2:	d406      	bmi.n	8006fd2 <_puts_r+0x5a>
 8006fc4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006fc8:	81a3      	strh	r3, [r4, #12]
 8006fca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006fcc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006fd0:	6663      	str	r3, [r4, #100]	@ 0x64
 8006fd2:	4628      	mov	r0, r5
 8006fd4:	aa01      	add	r2, sp, #4
 8006fd6:	4621      	mov	r1, r4
 8006fd8:	f003 fd06 	bl	800a9e8 <__sfvwrite_r>
 8006fdc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006fde:	2800      	cmp	r0, #0
 8006fe0:	bf0c      	ite	eq
 8006fe2:	250a      	moveq	r5, #10
 8006fe4:	f04f 35ff 	movne.w	r5, #4294967295
 8006fe8:	07da      	lsls	r2, r3, #31
 8006fea:	d405      	bmi.n	8006ff8 <_puts_r+0x80>
 8006fec:	89a3      	ldrh	r3, [r4, #12]
 8006fee:	059b      	lsls	r3, r3, #22
 8006ff0:	d402      	bmi.n	8006ff8 <_puts_r+0x80>
 8006ff2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ff4:	f000 f9c1 	bl	800737a <__retarget_lock_release_recursive>
 8006ff8:	4628      	mov	r0, r5
 8006ffa:	b009      	add	sp, #36	@ 0x24
 8006ffc:	bd30      	pop	{r4, r5, pc}
 8006ffe:	bf00      	nop
 8007000:	0800d633 	.word	0x0800d633

08007004 <puts>:
 8007004:	4b02      	ldr	r3, [pc, #8]	@ (8007010 <puts+0xc>)
 8007006:	4601      	mov	r1, r0
 8007008:	6818      	ldr	r0, [r3, #0]
 800700a:	f7ff bfb5 	b.w	8006f78 <_puts_r>
 800700e:	bf00      	nop
 8007010:	20000448 	.word	0x20000448

08007014 <setvbuf>:
 8007014:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007018:	461d      	mov	r5, r3
 800701a:	4b5b      	ldr	r3, [pc, #364]	@ (8007188 <setvbuf+0x174>)
 800701c:	4604      	mov	r4, r0
 800701e:	681f      	ldr	r7, [r3, #0]
 8007020:	460e      	mov	r6, r1
 8007022:	4690      	mov	r8, r2
 8007024:	b127      	cbz	r7, 8007030 <setvbuf+0x1c>
 8007026:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007028:	b913      	cbnz	r3, 8007030 <setvbuf+0x1c>
 800702a:	4638      	mov	r0, r7
 800702c:	f7ff ff5c 	bl	8006ee8 <__sinit>
 8007030:	f1b8 0f02 	cmp.w	r8, #2
 8007034:	d006      	beq.n	8007044 <setvbuf+0x30>
 8007036:	f1b8 0f01 	cmp.w	r8, #1
 800703a:	f200 80a1 	bhi.w	8007180 <setvbuf+0x16c>
 800703e:	2d00      	cmp	r5, #0
 8007040:	f2c0 809e 	blt.w	8007180 <setvbuf+0x16c>
 8007044:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007046:	07d9      	lsls	r1, r3, #31
 8007048:	d405      	bmi.n	8007056 <setvbuf+0x42>
 800704a:	89a3      	ldrh	r3, [r4, #12]
 800704c:	059a      	lsls	r2, r3, #22
 800704e:	d402      	bmi.n	8007056 <setvbuf+0x42>
 8007050:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007052:	f000 f991 	bl	8007378 <__retarget_lock_acquire_recursive>
 8007056:	4621      	mov	r1, r4
 8007058:	4638      	mov	r0, r7
 800705a:	f003 fc9f 	bl	800a99c <_fflush_r>
 800705e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007060:	b141      	cbz	r1, 8007074 <setvbuf+0x60>
 8007062:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8007066:	4299      	cmp	r1, r3
 8007068:	d002      	beq.n	8007070 <setvbuf+0x5c>
 800706a:	4638      	mov	r0, r7
 800706c:	f000 f9f8 	bl	8007460 <_free_r>
 8007070:	2300      	movs	r3, #0
 8007072:	6323      	str	r3, [r4, #48]	@ 0x30
 8007074:	2300      	movs	r3, #0
 8007076:	61a3      	str	r3, [r4, #24]
 8007078:	6063      	str	r3, [r4, #4]
 800707a:	89a3      	ldrh	r3, [r4, #12]
 800707c:	061b      	lsls	r3, r3, #24
 800707e:	d503      	bpl.n	8007088 <setvbuf+0x74>
 8007080:	4638      	mov	r0, r7
 8007082:	6921      	ldr	r1, [r4, #16]
 8007084:	f000 f9ec 	bl	8007460 <_free_r>
 8007088:	89a3      	ldrh	r3, [r4, #12]
 800708a:	f1b8 0f02 	cmp.w	r8, #2
 800708e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8007092:	f023 0303 	bic.w	r3, r3, #3
 8007096:	81a3      	strh	r3, [r4, #12]
 8007098:	d068      	beq.n	800716c <setvbuf+0x158>
 800709a:	ab01      	add	r3, sp, #4
 800709c:	466a      	mov	r2, sp
 800709e:	4621      	mov	r1, r4
 80070a0:	4638      	mov	r0, r7
 80070a2:	f003 fded 	bl	800ac80 <__swhatbuf_r>
 80070a6:	89a3      	ldrh	r3, [r4, #12]
 80070a8:	4318      	orrs	r0, r3
 80070aa:	81a0      	strh	r0, [r4, #12]
 80070ac:	bb2d      	cbnz	r5, 80070fa <setvbuf+0xe6>
 80070ae:	9d00      	ldr	r5, [sp, #0]
 80070b0:	4628      	mov	r0, r5
 80070b2:	f7ff fc3f 	bl	8006934 <malloc>
 80070b6:	4606      	mov	r6, r0
 80070b8:	2800      	cmp	r0, #0
 80070ba:	d159      	bne.n	8007170 <setvbuf+0x15c>
 80070bc:	f8dd 9000 	ldr.w	r9, [sp]
 80070c0:	45a9      	cmp	r9, r5
 80070c2:	d147      	bne.n	8007154 <setvbuf+0x140>
 80070c4:	f04f 35ff 	mov.w	r5, #4294967295
 80070c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070cc:	f043 0202 	orr.w	r2, r3, #2
 80070d0:	81a2      	strh	r2, [r4, #12]
 80070d2:	2200      	movs	r2, #0
 80070d4:	60a2      	str	r2, [r4, #8]
 80070d6:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80070da:	6022      	str	r2, [r4, #0]
 80070dc:	6122      	str	r2, [r4, #16]
 80070de:	2201      	movs	r2, #1
 80070e0:	6162      	str	r2, [r4, #20]
 80070e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80070e4:	07d6      	lsls	r6, r2, #31
 80070e6:	d404      	bmi.n	80070f2 <setvbuf+0xde>
 80070e8:	0598      	lsls	r0, r3, #22
 80070ea:	d402      	bmi.n	80070f2 <setvbuf+0xde>
 80070ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070ee:	f000 f944 	bl	800737a <__retarget_lock_release_recursive>
 80070f2:	4628      	mov	r0, r5
 80070f4:	b003      	add	sp, #12
 80070f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80070fa:	2e00      	cmp	r6, #0
 80070fc:	d0d8      	beq.n	80070b0 <setvbuf+0x9c>
 80070fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007100:	b913      	cbnz	r3, 8007108 <setvbuf+0xf4>
 8007102:	4638      	mov	r0, r7
 8007104:	f7ff fef0 	bl	8006ee8 <__sinit>
 8007108:	9b00      	ldr	r3, [sp, #0]
 800710a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800710e:	42ab      	cmp	r3, r5
 8007110:	bf18      	it	ne
 8007112:	89a3      	ldrhne	r3, [r4, #12]
 8007114:	6026      	str	r6, [r4, #0]
 8007116:	bf1c      	itt	ne
 8007118:	f443 6300 	orrne.w	r3, r3, #2048	@ 0x800
 800711c:	81a3      	strhne	r3, [r4, #12]
 800711e:	f1b8 0f01 	cmp.w	r8, #1
 8007122:	bf02      	ittt	eq
 8007124:	89a3      	ldrheq	r3, [r4, #12]
 8007126:	f043 0301 	orreq.w	r3, r3, #1
 800712a:	81a3      	strheq	r3, [r4, #12]
 800712c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007130:	f013 0208 	ands.w	r2, r3, #8
 8007134:	d01e      	beq.n	8007174 <setvbuf+0x160>
 8007136:	07d9      	lsls	r1, r3, #31
 8007138:	bf41      	itttt	mi
 800713a:	2200      	movmi	r2, #0
 800713c:	426d      	negmi	r5, r5
 800713e:	60a2      	strmi	r2, [r4, #8]
 8007140:	61a5      	strmi	r5, [r4, #24]
 8007142:	bf58      	it	pl
 8007144:	60a5      	strpl	r5, [r4, #8]
 8007146:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007148:	07d2      	lsls	r2, r2, #31
 800714a:	d401      	bmi.n	8007150 <setvbuf+0x13c>
 800714c:	059b      	lsls	r3, r3, #22
 800714e:	d513      	bpl.n	8007178 <setvbuf+0x164>
 8007150:	2500      	movs	r5, #0
 8007152:	e7ce      	b.n	80070f2 <setvbuf+0xde>
 8007154:	4648      	mov	r0, r9
 8007156:	f7ff fbed 	bl	8006934 <malloc>
 800715a:	4606      	mov	r6, r0
 800715c:	2800      	cmp	r0, #0
 800715e:	d0b1      	beq.n	80070c4 <setvbuf+0xb0>
 8007160:	89a3      	ldrh	r3, [r4, #12]
 8007162:	464d      	mov	r5, r9
 8007164:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007168:	81a3      	strh	r3, [r4, #12]
 800716a:	e7c8      	b.n	80070fe <setvbuf+0xea>
 800716c:	2500      	movs	r5, #0
 800716e:	e7ab      	b.n	80070c8 <setvbuf+0xb4>
 8007170:	46a9      	mov	r9, r5
 8007172:	e7f5      	b.n	8007160 <setvbuf+0x14c>
 8007174:	60a2      	str	r2, [r4, #8]
 8007176:	e7e6      	b.n	8007146 <setvbuf+0x132>
 8007178:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800717a:	f000 f8fe 	bl	800737a <__retarget_lock_release_recursive>
 800717e:	e7e7      	b.n	8007150 <setvbuf+0x13c>
 8007180:	f04f 35ff 	mov.w	r5, #4294967295
 8007184:	e7b5      	b.n	80070f2 <setvbuf+0xde>
 8007186:	bf00      	nop
 8007188:	20000448 	.word	0x20000448

0800718c <__sread>:
 800718c:	b510      	push	{r4, lr}
 800718e:	460c      	mov	r4, r1
 8007190:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007194:	f000 f8a0 	bl	80072d8 <_read_r>
 8007198:	2800      	cmp	r0, #0
 800719a:	bfab      	itete	ge
 800719c:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 800719e:	89a3      	ldrhlt	r3, [r4, #12]
 80071a0:	181b      	addge	r3, r3, r0
 80071a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80071a6:	bfac      	ite	ge
 80071a8:	6523      	strge	r3, [r4, #80]	@ 0x50
 80071aa:	81a3      	strhlt	r3, [r4, #12]
 80071ac:	bd10      	pop	{r4, pc}

080071ae <__swrite>:
 80071ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071b2:	461f      	mov	r7, r3
 80071b4:	898b      	ldrh	r3, [r1, #12]
 80071b6:	4605      	mov	r5, r0
 80071b8:	05db      	lsls	r3, r3, #23
 80071ba:	460c      	mov	r4, r1
 80071bc:	4616      	mov	r6, r2
 80071be:	d505      	bpl.n	80071cc <__swrite+0x1e>
 80071c0:	2302      	movs	r3, #2
 80071c2:	2200      	movs	r2, #0
 80071c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071c8:	f000 f874 	bl	80072b4 <_lseek_r>
 80071cc:	89a3      	ldrh	r3, [r4, #12]
 80071ce:	4632      	mov	r2, r6
 80071d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80071d4:	81a3      	strh	r3, [r4, #12]
 80071d6:	4628      	mov	r0, r5
 80071d8:	463b      	mov	r3, r7
 80071da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071e2:	f000 b88b 	b.w	80072fc <_write_r>

080071e6 <__sseek>:
 80071e6:	b510      	push	{r4, lr}
 80071e8:	460c      	mov	r4, r1
 80071ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071ee:	f000 f861 	bl	80072b4 <_lseek_r>
 80071f2:	1c43      	adds	r3, r0, #1
 80071f4:	89a3      	ldrh	r3, [r4, #12]
 80071f6:	bf15      	itete	ne
 80071f8:	6520      	strne	r0, [r4, #80]	@ 0x50
 80071fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80071fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007202:	81a3      	strheq	r3, [r4, #12]
 8007204:	bf18      	it	ne
 8007206:	81a3      	strhne	r3, [r4, #12]
 8007208:	bd10      	pop	{r4, pc}

0800720a <__sclose>:
 800720a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800720e:	f000 b841 	b.w	8007294 <_close_r>

08007212 <_vsnprintf_r>:
 8007212:	b530      	push	{r4, r5, lr}
 8007214:	4614      	mov	r4, r2
 8007216:	2c00      	cmp	r4, #0
 8007218:	4605      	mov	r5, r0
 800721a:	461a      	mov	r2, r3
 800721c:	b09b      	sub	sp, #108	@ 0x6c
 800721e:	da05      	bge.n	800722c <_vsnprintf_r+0x1a>
 8007220:	238b      	movs	r3, #139	@ 0x8b
 8007222:	6003      	str	r3, [r0, #0]
 8007224:	f04f 30ff 	mov.w	r0, #4294967295
 8007228:	b01b      	add	sp, #108	@ 0x6c
 800722a:	bd30      	pop	{r4, r5, pc}
 800722c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007230:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007234:	bf0c      	ite	eq
 8007236:	4623      	moveq	r3, r4
 8007238:	f104 33ff 	addne.w	r3, r4, #4294967295
 800723c:	9302      	str	r3, [sp, #8]
 800723e:	9305      	str	r3, [sp, #20]
 8007240:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007244:	9100      	str	r1, [sp, #0]
 8007246:	9104      	str	r1, [sp, #16]
 8007248:	f8ad 300e 	strh.w	r3, [sp, #14]
 800724c:	4669      	mov	r1, sp
 800724e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007250:	f000 f9c6 	bl	80075e0 <_svfprintf_r>
 8007254:	1c43      	adds	r3, r0, #1
 8007256:	bfbc      	itt	lt
 8007258:	238b      	movlt	r3, #139	@ 0x8b
 800725a:	602b      	strlt	r3, [r5, #0]
 800725c:	2c00      	cmp	r4, #0
 800725e:	d0e3      	beq.n	8007228 <_vsnprintf_r+0x16>
 8007260:	2200      	movs	r2, #0
 8007262:	9b00      	ldr	r3, [sp, #0]
 8007264:	701a      	strb	r2, [r3, #0]
 8007266:	e7df      	b.n	8007228 <_vsnprintf_r+0x16>

08007268 <vsnprintf>:
 8007268:	b507      	push	{r0, r1, r2, lr}
 800726a:	9300      	str	r3, [sp, #0]
 800726c:	4613      	mov	r3, r2
 800726e:	460a      	mov	r2, r1
 8007270:	4601      	mov	r1, r0
 8007272:	4803      	ldr	r0, [pc, #12]	@ (8007280 <vsnprintf+0x18>)
 8007274:	6800      	ldr	r0, [r0, #0]
 8007276:	f7ff ffcc 	bl	8007212 <_vsnprintf_r>
 800727a:	b003      	add	sp, #12
 800727c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007280:	20000448 	.word	0x20000448

08007284 <memset>:
 8007284:	4603      	mov	r3, r0
 8007286:	4402      	add	r2, r0
 8007288:	4293      	cmp	r3, r2
 800728a:	d100      	bne.n	800728e <memset+0xa>
 800728c:	4770      	bx	lr
 800728e:	f803 1b01 	strb.w	r1, [r3], #1
 8007292:	e7f9      	b.n	8007288 <memset+0x4>

08007294 <_close_r>:
 8007294:	b538      	push	{r3, r4, r5, lr}
 8007296:	2300      	movs	r3, #0
 8007298:	4d05      	ldr	r5, [pc, #20]	@ (80072b0 <_close_r+0x1c>)
 800729a:	4604      	mov	r4, r0
 800729c:	4608      	mov	r0, r1
 800729e:	602b      	str	r3, [r5, #0]
 80072a0:	f005 fc4a 	bl	800cb38 <_close>
 80072a4:	1c43      	adds	r3, r0, #1
 80072a6:	d102      	bne.n	80072ae <_close_r+0x1a>
 80072a8:	682b      	ldr	r3, [r5, #0]
 80072aa:	b103      	cbz	r3, 80072ae <_close_r+0x1a>
 80072ac:	6023      	str	r3, [r4, #0]
 80072ae:	bd38      	pop	{r3, r4, r5, pc}
 80072b0:	20000e1c 	.word	0x20000e1c

080072b4 <_lseek_r>:
 80072b4:	b538      	push	{r3, r4, r5, lr}
 80072b6:	4604      	mov	r4, r0
 80072b8:	4608      	mov	r0, r1
 80072ba:	4611      	mov	r1, r2
 80072bc:	2200      	movs	r2, #0
 80072be:	4d05      	ldr	r5, [pc, #20]	@ (80072d4 <_lseek_r+0x20>)
 80072c0:	602a      	str	r2, [r5, #0]
 80072c2:	461a      	mov	r2, r3
 80072c4:	f005 fc29 	bl	800cb1a <_lseek>
 80072c8:	1c43      	adds	r3, r0, #1
 80072ca:	d102      	bne.n	80072d2 <_lseek_r+0x1e>
 80072cc:	682b      	ldr	r3, [r5, #0]
 80072ce:	b103      	cbz	r3, 80072d2 <_lseek_r+0x1e>
 80072d0:	6023      	str	r3, [r4, #0]
 80072d2:	bd38      	pop	{r3, r4, r5, pc}
 80072d4:	20000e1c 	.word	0x20000e1c

080072d8 <_read_r>:
 80072d8:	b538      	push	{r3, r4, r5, lr}
 80072da:	4604      	mov	r4, r0
 80072dc:	4608      	mov	r0, r1
 80072de:	4611      	mov	r1, r2
 80072e0:	2200      	movs	r2, #0
 80072e2:	4d05      	ldr	r5, [pc, #20]	@ (80072f8 <_read_r+0x20>)
 80072e4:	602a      	str	r2, [r5, #0]
 80072e6:	461a      	mov	r2, r3
 80072e8:	f7fa fd7e 	bl	8001de8 <_read>
 80072ec:	1c43      	adds	r3, r0, #1
 80072ee:	d102      	bne.n	80072f6 <_read_r+0x1e>
 80072f0:	682b      	ldr	r3, [r5, #0]
 80072f2:	b103      	cbz	r3, 80072f6 <_read_r+0x1e>
 80072f4:	6023      	str	r3, [r4, #0]
 80072f6:	bd38      	pop	{r3, r4, r5, pc}
 80072f8:	20000e1c 	.word	0x20000e1c

080072fc <_write_r>:
 80072fc:	b538      	push	{r3, r4, r5, lr}
 80072fe:	4604      	mov	r4, r0
 8007300:	4608      	mov	r0, r1
 8007302:	4611      	mov	r1, r2
 8007304:	2200      	movs	r2, #0
 8007306:	4d05      	ldr	r5, [pc, #20]	@ (800731c <_write_r+0x20>)
 8007308:	602a      	str	r2, [r5, #0]
 800730a:	461a      	mov	r2, r3
 800730c:	f7fa fdaa 	bl	8001e64 <_write>
 8007310:	1c43      	adds	r3, r0, #1
 8007312:	d102      	bne.n	800731a <_write_r+0x1e>
 8007314:	682b      	ldr	r3, [r5, #0]
 8007316:	b103      	cbz	r3, 800731a <_write_r+0x1e>
 8007318:	6023      	str	r3, [r4, #0]
 800731a:	bd38      	pop	{r3, r4, r5, pc}
 800731c:	20000e1c 	.word	0x20000e1c

08007320 <__errno>:
 8007320:	4b01      	ldr	r3, [pc, #4]	@ (8007328 <__errno+0x8>)
 8007322:	6818      	ldr	r0, [r3, #0]
 8007324:	4770      	bx	lr
 8007326:	bf00      	nop
 8007328:	20000448 	.word	0x20000448

0800732c <__libc_init_array>:
 800732c:	b570      	push	{r4, r5, r6, lr}
 800732e:	2600      	movs	r6, #0
 8007330:	4d0c      	ldr	r5, [pc, #48]	@ (8007364 <__libc_init_array+0x38>)
 8007332:	4c0d      	ldr	r4, [pc, #52]	@ (8007368 <__libc_init_array+0x3c>)
 8007334:	1b64      	subs	r4, r4, r5
 8007336:	10a4      	asrs	r4, r4, #2
 8007338:	42a6      	cmp	r6, r4
 800733a:	d109      	bne.n	8007350 <__libc_init_array+0x24>
 800733c:	f005 fc3c 	bl	800cbb8 <_init>
 8007340:	2600      	movs	r6, #0
 8007342:	4d0a      	ldr	r5, [pc, #40]	@ (800736c <__libc_init_array+0x40>)
 8007344:	4c0a      	ldr	r4, [pc, #40]	@ (8007370 <__libc_init_array+0x44>)
 8007346:	1b64      	subs	r4, r4, r5
 8007348:	10a4      	asrs	r4, r4, #2
 800734a:	42a6      	cmp	r6, r4
 800734c:	d105      	bne.n	800735a <__libc_init_array+0x2e>
 800734e:	bd70      	pop	{r4, r5, r6, pc}
 8007350:	f855 3b04 	ldr.w	r3, [r5], #4
 8007354:	4798      	blx	r3
 8007356:	3601      	adds	r6, #1
 8007358:	e7ee      	b.n	8007338 <__libc_init_array+0xc>
 800735a:	f855 3b04 	ldr.w	r3, [r5], #4
 800735e:	4798      	blx	r3
 8007360:	3601      	adds	r6, #1
 8007362:	e7f2      	b.n	800734a <__libc_init_array+0x1e>
 8007364:	0800d640 	.word	0x0800d640
 8007368:	0800d640 	.word	0x0800d640
 800736c:	0800d640 	.word	0x0800d640
 8007370:	0800d648 	.word	0x0800d648

08007374 <__retarget_lock_init_recursive>:
 8007374:	4770      	bx	lr

08007376 <__retarget_lock_close_recursive>:
 8007376:	4770      	bx	lr

08007378 <__retarget_lock_acquire_recursive>:
 8007378:	4770      	bx	lr

0800737a <__retarget_lock_release_recursive>:
 800737a:	4770      	bx	lr

0800737c <sysconf>:
 800737c:	2808      	cmp	r0, #8
 800737e:	b508      	push	{r3, lr}
 8007380:	d006      	beq.n	8007390 <sysconf+0x14>
 8007382:	f7ff ffcd 	bl	8007320 <__errno>
 8007386:	2316      	movs	r3, #22
 8007388:	6003      	str	r3, [r0, #0]
 800738a:	f04f 30ff 	mov.w	r0, #4294967295
 800738e:	bd08      	pop	{r3, pc}
 8007390:	2080      	movs	r0, #128	@ 0x80
 8007392:	e7fc      	b.n	800738e <sysconf+0x12>

08007394 <register_fini>:
 8007394:	4b02      	ldr	r3, [pc, #8]	@ (80073a0 <register_fini+0xc>)
 8007396:	b113      	cbz	r3, 800739e <register_fini+0xa>
 8007398:	4802      	ldr	r0, [pc, #8]	@ (80073a4 <register_fini+0x10>)
 800739a:	f000 b805 	b.w	80073a8 <atexit>
 800739e:	4770      	bx	lr
 80073a0:	00000000 	.word	0x00000000
 80073a4:	0800b011 	.word	0x0800b011

080073a8 <atexit>:
 80073a8:	2300      	movs	r3, #0
 80073aa:	4601      	mov	r1, r0
 80073ac:	461a      	mov	r2, r3
 80073ae:	4618      	mov	r0, r3
 80073b0:	f003 be92 	b.w	800b0d8 <__register_exitproc>

080073b4 <_malloc_trim_r>:
 80073b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073b8:	4606      	mov	r6, r0
 80073ba:	2008      	movs	r0, #8
 80073bc:	4689      	mov	r9, r1
 80073be:	f7ff ffdd 	bl	800737c <sysconf>
 80073c2:	4680      	mov	r8, r0
 80073c4:	4f23      	ldr	r7, [pc, #140]	@ (8007454 <_malloc_trim_r+0xa0>)
 80073c6:	4630      	mov	r0, r6
 80073c8:	f7ff fcf6 	bl	8006db8 <__malloc_lock>
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	685d      	ldr	r5, [r3, #4]
 80073d0:	f025 0503 	bic.w	r5, r5, #3
 80073d4:	f1a5 0411 	sub.w	r4, r5, #17
 80073d8:	eba4 0409 	sub.w	r4, r4, r9
 80073dc:	4444      	add	r4, r8
 80073de:	fbb4 f4f8 	udiv	r4, r4, r8
 80073e2:	3c01      	subs	r4, #1
 80073e4:	fb08 f404 	mul.w	r4, r8, r4
 80073e8:	45a0      	cmp	r8, r4
 80073ea:	dd05      	ble.n	80073f8 <_malloc_trim_r+0x44>
 80073ec:	4630      	mov	r0, r6
 80073ee:	f7ff fce9 	bl	8006dc4 <__malloc_unlock>
 80073f2:	2000      	movs	r0, #0
 80073f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073f8:	2100      	movs	r1, #0
 80073fa:	4630      	mov	r0, r6
 80073fc:	f7fa fcac 	bl	8001d58 <_sbrk_r>
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	442b      	add	r3, r5
 8007404:	4298      	cmp	r0, r3
 8007406:	d1f1      	bne.n	80073ec <_malloc_trim_r+0x38>
 8007408:	4630      	mov	r0, r6
 800740a:	4261      	negs	r1, r4
 800740c:	f7fa fca4 	bl	8001d58 <_sbrk_r>
 8007410:	3001      	adds	r0, #1
 8007412:	d110      	bne.n	8007436 <_malloc_trim_r+0x82>
 8007414:	2100      	movs	r1, #0
 8007416:	4630      	mov	r0, r6
 8007418:	f7fa fc9e 	bl	8001d58 <_sbrk_r>
 800741c:	68ba      	ldr	r2, [r7, #8]
 800741e:	1a83      	subs	r3, r0, r2
 8007420:	2b0f      	cmp	r3, #15
 8007422:	dde3      	ble.n	80073ec <_malloc_trim_r+0x38>
 8007424:	490c      	ldr	r1, [pc, #48]	@ (8007458 <_malloc_trim_r+0xa4>)
 8007426:	f043 0301 	orr.w	r3, r3, #1
 800742a:	6809      	ldr	r1, [r1, #0]
 800742c:	6053      	str	r3, [r2, #4]
 800742e:	1a40      	subs	r0, r0, r1
 8007430:	490a      	ldr	r1, [pc, #40]	@ (800745c <_malloc_trim_r+0xa8>)
 8007432:	6008      	str	r0, [r1, #0]
 8007434:	e7da      	b.n	80073ec <_malloc_trim_r+0x38>
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	4a08      	ldr	r2, [pc, #32]	@ (800745c <_malloc_trim_r+0xa8>)
 800743a:	1b2d      	subs	r5, r5, r4
 800743c:	f045 0501 	orr.w	r5, r5, #1
 8007440:	605d      	str	r5, [r3, #4]
 8007442:	6813      	ldr	r3, [r2, #0]
 8007444:	4630      	mov	r0, r6
 8007446:	1b1b      	subs	r3, r3, r4
 8007448:	6013      	str	r3, [r2, #0]
 800744a:	f7ff fcbb 	bl	8006dc4 <__malloc_unlock>
 800744e:	2001      	movs	r0, #1
 8007450:	e7d0      	b.n	80073f4 <_malloc_trim_r+0x40>
 8007452:	bf00      	nop
 8007454:	20000034 	.word	0x20000034
 8007458:	2000002c 	.word	0x2000002c
 800745c:	20000cac 	.word	0x20000cac

08007460 <_free_r>:
 8007460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007462:	4604      	mov	r4, r0
 8007464:	460f      	mov	r7, r1
 8007466:	2900      	cmp	r1, #0
 8007468:	f000 80b1 	beq.w	80075ce <_free_r+0x16e>
 800746c:	f7ff fca4 	bl	8006db8 <__malloc_lock>
 8007470:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8007474:	4d56      	ldr	r5, [pc, #344]	@ (80075d0 <_free_r+0x170>)
 8007476:	f022 0001 	bic.w	r0, r2, #1
 800747a:	f1a7 0308 	sub.w	r3, r7, #8
 800747e:	eb03 0c00 	add.w	ip, r3, r0
 8007482:	68a9      	ldr	r1, [r5, #8]
 8007484:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8007488:	4561      	cmp	r1, ip
 800748a:	f026 0603 	bic.w	r6, r6, #3
 800748e:	f002 0201 	and.w	r2, r2, #1
 8007492:	d11b      	bne.n	80074cc <_free_r+0x6c>
 8007494:	4406      	add	r6, r0
 8007496:	b93a      	cbnz	r2, 80074a8 <_free_r+0x48>
 8007498:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800749c:	1a9b      	subs	r3, r3, r2
 800749e:	4416      	add	r6, r2
 80074a0:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 80074a4:	60ca      	str	r2, [r1, #12]
 80074a6:	6091      	str	r1, [r2, #8]
 80074a8:	f046 0201 	orr.w	r2, r6, #1
 80074ac:	605a      	str	r2, [r3, #4]
 80074ae:	60ab      	str	r3, [r5, #8]
 80074b0:	4b48      	ldr	r3, [pc, #288]	@ (80075d4 <_free_r+0x174>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	42b3      	cmp	r3, r6
 80074b6:	d804      	bhi.n	80074c2 <_free_r+0x62>
 80074b8:	4b47      	ldr	r3, [pc, #284]	@ (80075d8 <_free_r+0x178>)
 80074ba:	4620      	mov	r0, r4
 80074bc:	6819      	ldr	r1, [r3, #0]
 80074be:	f7ff ff79 	bl	80073b4 <_malloc_trim_r>
 80074c2:	4620      	mov	r0, r4
 80074c4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80074c8:	f7ff bc7c 	b.w	8006dc4 <__malloc_unlock>
 80074cc:	f8cc 6004 	str.w	r6, [ip, #4]
 80074d0:	2a00      	cmp	r2, #0
 80074d2:	d138      	bne.n	8007546 <_free_r+0xe6>
 80074d4:	f857 1c08 	ldr.w	r1, [r7, #-8]
 80074d8:	f105 0708 	add.w	r7, r5, #8
 80074dc:	1a5b      	subs	r3, r3, r1
 80074de:	4408      	add	r0, r1
 80074e0:	6899      	ldr	r1, [r3, #8]
 80074e2:	42b9      	cmp	r1, r7
 80074e4:	d031      	beq.n	800754a <_free_r+0xea>
 80074e6:	68df      	ldr	r7, [r3, #12]
 80074e8:	60cf      	str	r7, [r1, #12]
 80074ea:	60b9      	str	r1, [r7, #8]
 80074ec:	eb0c 0106 	add.w	r1, ip, r6
 80074f0:	6849      	ldr	r1, [r1, #4]
 80074f2:	07c9      	lsls	r1, r1, #31
 80074f4:	d40b      	bmi.n	800750e <_free_r+0xae>
 80074f6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80074fa:	4430      	add	r0, r6
 80074fc:	bb3a      	cbnz	r2, 800754e <_free_r+0xee>
 80074fe:	4e37      	ldr	r6, [pc, #220]	@ (80075dc <_free_r+0x17c>)
 8007500:	42b1      	cmp	r1, r6
 8007502:	d124      	bne.n	800754e <_free_r+0xee>
 8007504:	2201      	movs	r2, #1
 8007506:	e9c5 3304 	strd	r3, r3, [r5, #16]
 800750a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800750e:	f040 0101 	orr.w	r1, r0, #1
 8007512:	6059      	str	r1, [r3, #4]
 8007514:	5018      	str	r0, [r3, r0]
 8007516:	2a00      	cmp	r2, #0
 8007518:	d1d3      	bne.n	80074c2 <_free_r+0x62>
 800751a:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800751e:	d21b      	bcs.n	8007558 <_free_r+0xf8>
 8007520:	2101      	movs	r1, #1
 8007522:	08c2      	lsrs	r2, r0, #3
 8007524:	0940      	lsrs	r0, r0, #5
 8007526:	4081      	lsls	r1, r0
 8007528:	6868      	ldr	r0, [r5, #4]
 800752a:	3201      	adds	r2, #1
 800752c:	4301      	orrs	r1, r0
 800752e:	6069      	str	r1, [r5, #4]
 8007530:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 8007534:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 8007538:	3908      	subs	r1, #8
 800753a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800753e:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 8007542:	60c3      	str	r3, [r0, #12]
 8007544:	e7bd      	b.n	80074c2 <_free_r+0x62>
 8007546:	2200      	movs	r2, #0
 8007548:	e7d0      	b.n	80074ec <_free_r+0x8c>
 800754a:	2201      	movs	r2, #1
 800754c:	e7ce      	b.n	80074ec <_free_r+0x8c>
 800754e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8007552:	60ce      	str	r6, [r1, #12]
 8007554:	60b1      	str	r1, [r6, #8]
 8007556:	e7da      	b.n	800750e <_free_r+0xae>
 8007558:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 800755c:	ea4f 2250 	mov.w	r2, r0, lsr #9
 8007560:	d214      	bcs.n	800758c <_free_r+0x12c>
 8007562:	0982      	lsrs	r2, r0, #6
 8007564:	3238      	adds	r2, #56	@ 0x38
 8007566:	1c51      	adds	r1, r2, #1
 8007568:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800756c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8007570:	428e      	cmp	r6, r1
 8007572:	d125      	bne.n	80075c0 <_free_r+0x160>
 8007574:	2001      	movs	r0, #1
 8007576:	1092      	asrs	r2, r2, #2
 8007578:	fa00 f202 	lsl.w	r2, r0, r2
 800757c:	6868      	ldr	r0, [r5, #4]
 800757e:	4302      	orrs	r2, r0
 8007580:	606a      	str	r2, [r5, #4]
 8007582:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8007586:	60b3      	str	r3, [r6, #8]
 8007588:	60cb      	str	r3, [r1, #12]
 800758a:	e79a      	b.n	80074c2 <_free_r+0x62>
 800758c:	2a14      	cmp	r2, #20
 800758e:	d801      	bhi.n	8007594 <_free_r+0x134>
 8007590:	325b      	adds	r2, #91	@ 0x5b
 8007592:	e7e8      	b.n	8007566 <_free_r+0x106>
 8007594:	2a54      	cmp	r2, #84	@ 0x54
 8007596:	d802      	bhi.n	800759e <_free_r+0x13e>
 8007598:	0b02      	lsrs	r2, r0, #12
 800759a:	326e      	adds	r2, #110	@ 0x6e
 800759c:	e7e3      	b.n	8007566 <_free_r+0x106>
 800759e:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 80075a2:	d802      	bhi.n	80075aa <_free_r+0x14a>
 80075a4:	0bc2      	lsrs	r2, r0, #15
 80075a6:	3277      	adds	r2, #119	@ 0x77
 80075a8:	e7dd      	b.n	8007566 <_free_r+0x106>
 80075aa:	f240 5154 	movw	r1, #1364	@ 0x554
 80075ae:	428a      	cmp	r2, r1
 80075b0:	bf96      	itet	ls
 80075b2:	0c82      	lsrls	r2, r0, #18
 80075b4:	227e      	movhi	r2, #126	@ 0x7e
 80075b6:	327c      	addls	r2, #124	@ 0x7c
 80075b8:	e7d5      	b.n	8007566 <_free_r+0x106>
 80075ba:	6889      	ldr	r1, [r1, #8]
 80075bc:	428e      	cmp	r6, r1
 80075be:	d004      	beq.n	80075ca <_free_r+0x16a>
 80075c0:	684a      	ldr	r2, [r1, #4]
 80075c2:	f022 0203 	bic.w	r2, r2, #3
 80075c6:	4282      	cmp	r2, r0
 80075c8:	d8f7      	bhi.n	80075ba <_free_r+0x15a>
 80075ca:	68ce      	ldr	r6, [r1, #12]
 80075cc:	e7d9      	b.n	8007582 <_free_r+0x122>
 80075ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075d0:	20000034 	.word	0x20000034
 80075d4:	20000030 	.word	0x20000030
 80075d8:	20000cdc 	.word	0x20000cdc
 80075dc:	2000003c 	.word	0x2000003c

080075e0 <_svfprintf_r>:
 80075e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075e4:	b0d7      	sub	sp, #348	@ 0x15c
 80075e6:	4688      	mov	r8, r1
 80075e8:	4691      	mov	r9, r2
 80075ea:	461e      	mov	r6, r3
 80075ec:	9007      	str	r0, [sp, #28]
 80075ee:	f003 fce9 	bl	800afc4 <_localeconv_r>
 80075f2:	6803      	ldr	r3, [r0, #0]
 80075f4:	4618      	mov	r0, r3
 80075f6:	931a      	str	r3, [sp, #104]	@ 0x68
 80075f8:	f7f8 fdaa 	bl	8000150 <strlen>
 80075fc:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8007600:	9011      	str	r0, [sp, #68]	@ 0x44
 8007602:	0619      	lsls	r1, r3, #24
 8007604:	d515      	bpl.n	8007632 <_svfprintf_r+0x52>
 8007606:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800760a:	b993      	cbnz	r3, 8007632 <_svfprintf_r+0x52>
 800760c:	2140      	movs	r1, #64	@ 0x40
 800760e:	9807      	ldr	r0, [sp, #28]
 8007610:	f7ff f998 	bl	8006944 <_malloc_r>
 8007614:	f8c8 0000 	str.w	r0, [r8]
 8007618:	f8c8 0010 	str.w	r0, [r8, #16]
 800761c:	b930      	cbnz	r0, 800762c <_svfprintf_r+0x4c>
 800761e:	230c      	movs	r3, #12
 8007620:	9a07      	ldr	r2, [sp, #28]
 8007622:	6013      	str	r3, [r2, #0]
 8007624:	f04f 33ff 	mov.w	r3, #4294967295
 8007628:	9313      	str	r3, [sp, #76]	@ 0x4c
 800762a:	e1ef      	b.n	8007a0c <_svfprintf_r+0x42c>
 800762c:	2340      	movs	r3, #64	@ 0x40
 800762e:	f8c8 3014 	str.w	r3, [r8, #20]
 8007632:	2300      	movs	r3, #0
 8007634:	2200      	movs	r2, #0
 8007636:	e9cd 332b 	strd	r3, r3, [sp, #172]	@ 0xac
 800763a:	9308      	str	r3, [sp, #32]
 800763c:	2300      	movs	r3, #0
 800763e:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8007642:	2300      	movs	r3, #0
 8007644:	e9cd 331c 	strd	r3, r3, [sp, #112]	@ 0x70
 8007648:	ac2d      	add	r4, sp, #180	@ 0xb4
 800764a:	942a      	str	r4, [sp, #168]	@ 0xa8
 800764c:	930d      	str	r3, [sp, #52]	@ 0x34
 800764e:	9316      	str	r3, [sp, #88]	@ 0x58
 8007650:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007652:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007654:	464b      	mov	r3, r9
 8007656:	461d      	mov	r5, r3
 8007658:	f813 2b01 	ldrb.w	r2, [r3], #1
 800765c:	b10a      	cbz	r2, 8007662 <_svfprintf_r+0x82>
 800765e:	2a25      	cmp	r2, #37	@ 0x25
 8007660:	d1f9      	bne.n	8007656 <_svfprintf_r+0x76>
 8007662:	ebb5 0709 	subs.w	r7, r5, r9
 8007666:	d00d      	beq.n	8007684 <_svfprintf_r+0xa4>
 8007668:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800766a:	e9c4 9700 	strd	r9, r7, [r4]
 800766e:	443b      	add	r3, r7
 8007670:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007672:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007674:	3301      	adds	r3, #1
 8007676:	2b07      	cmp	r3, #7
 8007678:	932b      	str	r3, [sp, #172]	@ 0xac
 800767a:	dc75      	bgt.n	8007768 <_svfprintf_r+0x188>
 800767c:	3408      	adds	r4, #8
 800767e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007680:	443b      	add	r3, r7
 8007682:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007684:	782b      	ldrb	r3, [r5, #0]
 8007686:	2b00      	cmp	r3, #0
 8007688:	f001 8124 	beq.w	80088d4 <_svfprintf_r+0x12f4>
 800768c:	2200      	movs	r2, #0
 800768e:	1c6b      	adds	r3, r5, #1
 8007690:	4693      	mov	fp, r2
 8007692:	f04f 35ff 	mov.w	r5, #4294967295
 8007696:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 800769a:	9212      	str	r2, [sp, #72]	@ 0x48
 800769c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076a0:	920a      	str	r2, [sp, #40]	@ 0x28
 80076a2:	9310      	str	r3, [sp, #64]	@ 0x40
 80076a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80076a6:	3b20      	subs	r3, #32
 80076a8:	2b5a      	cmp	r3, #90	@ 0x5a
 80076aa:	f200 8596 	bhi.w	80081da <_svfprintf_r+0xbfa>
 80076ae:	e8df f013 	tbh	[pc, r3, lsl #1]
 80076b2:	009e      	.short	0x009e
 80076b4:	05940594 	.word	0x05940594
 80076b8:	059400a6 	.word	0x059400a6
 80076bc:	05940594 	.word	0x05940594
 80076c0:	05940086 	.word	0x05940086
 80076c4:	00a90594 	.word	0x00a90594
 80076c8:	059400b3 	.word	0x059400b3
 80076cc:	00b500b0 	.word	0x00b500b0
 80076d0:	00ce0594 	.word	0x00ce0594
 80076d4:	00d100d1 	.word	0x00d100d1
 80076d8:	00d100d1 	.word	0x00d100d1
 80076dc:	00d100d1 	.word	0x00d100d1
 80076e0:	00d100d1 	.word	0x00d100d1
 80076e4:	059400d1 	.word	0x059400d1
 80076e8:	05940594 	.word	0x05940594
 80076ec:	05940594 	.word	0x05940594
 80076f0:	05940594 	.word	0x05940594
 80076f4:	05940140 	.word	0x05940140
 80076f8:	011100ff 	.word	0x011100ff
 80076fc:	01400140 	.word	0x01400140
 8007700:	05940140 	.word	0x05940140
 8007704:	05940594 	.word	0x05940594
 8007708:	00e20594 	.word	0x00e20594
 800770c:	05940594 	.word	0x05940594
 8007710:	0594048f 	.word	0x0594048f
 8007714:	05940594 	.word	0x05940594
 8007718:	059404d7 	.word	0x059404d7
 800771c:	059404f6 	.word	0x059404f6
 8007720:	05180594 	.word	0x05180594
 8007724:	05940594 	.word	0x05940594
 8007728:	05940594 	.word	0x05940594
 800772c:	05940594 	.word	0x05940594
 8007730:	05940594 	.word	0x05940594
 8007734:	05940140 	.word	0x05940140
 8007738:	011300ff 	.word	0x011300ff
 800773c:	01400140 	.word	0x01400140
 8007740:	00e50140 	.word	0x00e50140
 8007744:	00f90113 	.word	0x00f90113
 8007748:	00f20594 	.word	0x00f20594
 800774c:	046c0594 	.word	0x046c0594
 8007750:	04c60491 	.word	0x04c60491
 8007754:	059400f9 	.word	0x059400f9
 8007758:	009c04d7 	.word	0x009c04d7
 800775c:	059404f8 	.word	0x059404f8
 8007760:	00650594 	.word	0x00650594
 8007764:	009c0594 	.word	0x009c0594
 8007768:	4641      	mov	r1, r8
 800776a:	9807      	ldr	r0, [sp, #28]
 800776c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800776e:	f005 f83b 	bl	800c7e8 <__ssprint_r>
 8007772:	2800      	cmp	r0, #0
 8007774:	f040 8145 	bne.w	8007a02 <_svfprintf_r+0x422>
 8007778:	ac2d      	add	r4, sp, #180	@ 0xb4
 800777a:	e780      	b.n	800767e <_svfprintf_r+0x9e>
 800777c:	4ba6      	ldr	r3, [pc, #664]	@ (8007a18 <_svfprintf_r+0x438>)
 800777e:	931d      	str	r3, [sp, #116]	@ 0x74
 8007780:	f01b 0320 	ands.w	r3, fp, #32
 8007784:	f000 84b0 	beq.w	80080e8 <_svfprintf_r+0xb08>
 8007788:	3607      	adds	r6, #7
 800778a:	f026 0307 	bic.w	r3, r6, #7
 800778e:	461a      	mov	r2, r3
 8007790:	f852 6b08 	ldr.w	r6, [r2], #8
 8007794:	685f      	ldr	r7, [r3, #4]
 8007796:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007798:	f01b 0f01 	tst.w	fp, #1
 800779c:	d00a      	beq.n	80077b4 <_svfprintf_r+0x1d4>
 800779e:	ea56 0307 	orrs.w	r3, r6, r7
 80077a2:	d007      	beq.n	80077b4 <_svfprintf_r+0x1d4>
 80077a4:	2330      	movs	r3, #48	@ 0x30
 80077a6:	f88d 308c 	strb.w	r3, [sp, #140]	@ 0x8c
 80077aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077ac:	f04b 0b02 	orr.w	fp, fp, #2
 80077b0:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 80077b4:	2302      	movs	r3, #2
 80077b6:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 80077ba:	f000 bc19 	b.w	8007ff0 <_svfprintf_r+0xa10>
 80077be:	9807      	ldr	r0, [sp, #28]
 80077c0:	f003 fc00 	bl	800afc4 <_localeconv_r>
 80077c4:	6843      	ldr	r3, [r0, #4]
 80077c6:	4618      	mov	r0, r3
 80077c8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80077ca:	f7f8 fcc1 	bl	8000150 <strlen>
 80077ce:	9016      	str	r0, [sp, #88]	@ 0x58
 80077d0:	9807      	ldr	r0, [sp, #28]
 80077d2:	f003 fbf7 	bl	800afc4 <_localeconv_r>
 80077d6:	6883      	ldr	r3, [r0, #8]
 80077d8:	930d      	str	r3, [sp, #52]	@ 0x34
 80077da:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80077dc:	b12b      	cbz	r3, 80077ea <_svfprintf_r+0x20a>
 80077de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80077e0:	b11b      	cbz	r3, 80077ea <_svfprintf_r+0x20a>
 80077e2:	781b      	ldrb	r3, [r3, #0]
 80077e4:	b10b      	cbz	r3, 80077ea <_svfprintf_r+0x20a>
 80077e6:	f44b 6b80 	orr.w	fp, fp, #1024	@ 0x400
 80077ea:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80077ec:	e756      	b.n	800769c <_svfprintf_r+0xbc>
 80077ee:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d1f9      	bne.n	80077ea <_svfprintf_r+0x20a>
 80077f6:	2320      	movs	r3, #32
 80077f8:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 80077fc:	e7f5      	b.n	80077ea <_svfprintf_r+0x20a>
 80077fe:	f04b 0b01 	orr.w	fp, fp, #1
 8007802:	e7f2      	b.n	80077ea <_svfprintf_r+0x20a>
 8007804:	f856 3b04 	ldr.w	r3, [r6], #4
 8007808:	2b00      	cmp	r3, #0
 800780a:	9312      	str	r3, [sp, #72]	@ 0x48
 800780c:	daed      	bge.n	80077ea <_svfprintf_r+0x20a>
 800780e:	425b      	negs	r3, r3
 8007810:	9312      	str	r3, [sp, #72]	@ 0x48
 8007812:	f04b 0b04 	orr.w	fp, fp, #4
 8007816:	e7e8      	b.n	80077ea <_svfprintf_r+0x20a>
 8007818:	232b      	movs	r3, #43	@ 0x2b
 800781a:	e7ed      	b.n	80077f8 <_svfprintf_r+0x218>
 800781c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800781e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007822:	2a2a      	cmp	r2, #42	@ 0x2a
 8007824:	920a      	str	r2, [sp, #40]	@ 0x28
 8007826:	d10f      	bne.n	8007848 <_svfprintf_r+0x268>
 8007828:	f856 5b04 	ldr.w	r5, [r6], #4
 800782c:	9310      	str	r3, [sp, #64]	@ 0x40
 800782e:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8007832:	e7da      	b.n	80077ea <_svfprintf_r+0x20a>
 8007834:	fb01 2505 	mla	r5, r1, r5, r2
 8007838:	f813 2b01 	ldrb.w	r2, [r3], #1
 800783c:	920a      	str	r2, [sp, #40]	@ 0x28
 800783e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007840:	3a30      	subs	r2, #48	@ 0x30
 8007842:	2a09      	cmp	r2, #9
 8007844:	d9f6      	bls.n	8007834 <_svfprintf_r+0x254>
 8007846:	e72c      	b.n	80076a2 <_svfprintf_r+0xc2>
 8007848:	2500      	movs	r5, #0
 800784a:	210a      	movs	r1, #10
 800784c:	e7f7      	b.n	800783e <_svfprintf_r+0x25e>
 800784e:	f04b 0b80 	orr.w	fp, fp, #128	@ 0x80
 8007852:	e7ca      	b.n	80077ea <_svfprintf_r+0x20a>
 8007854:	2200      	movs	r2, #0
 8007856:	210a      	movs	r1, #10
 8007858:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800785a:	9212      	str	r2, [sp, #72]	@ 0x48
 800785c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800785e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007860:	3a30      	subs	r2, #48	@ 0x30
 8007862:	fb01 2200 	mla	r2, r1, r0, r2
 8007866:	9212      	str	r2, [sp, #72]	@ 0x48
 8007868:	f813 2b01 	ldrb.w	r2, [r3], #1
 800786c:	920a      	str	r2, [sp, #40]	@ 0x28
 800786e:	3a30      	subs	r2, #48	@ 0x30
 8007870:	2a09      	cmp	r2, #9
 8007872:	d9f3      	bls.n	800785c <_svfprintf_r+0x27c>
 8007874:	e715      	b.n	80076a2 <_svfprintf_r+0xc2>
 8007876:	f04b 0b08 	orr.w	fp, fp, #8
 800787a:	e7b6      	b.n	80077ea <_svfprintf_r+0x20a>
 800787c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800787e:	781b      	ldrb	r3, [r3, #0]
 8007880:	2b68      	cmp	r3, #104	@ 0x68
 8007882:	bf01      	itttt	eq
 8007884:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8007886:	f44b 7b00 	orreq.w	fp, fp, #512	@ 0x200
 800788a:	3301      	addeq	r3, #1
 800788c:	9310      	streq	r3, [sp, #64]	@ 0x40
 800788e:	bf18      	it	ne
 8007890:	f04b 0b40 	orrne.w	fp, fp, #64	@ 0x40
 8007894:	e7a9      	b.n	80077ea <_svfprintf_r+0x20a>
 8007896:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007898:	781b      	ldrb	r3, [r3, #0]
 800789a:	2b6c      	cmp	r3, #108	@ 0x6c
 800789c:	d105      	bne.n	80078aa <_svfprintf_r+0x2ca>
 800789e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80078a0:	3301      	adds	r3, #1
 80078a2:	9310      	str	r3, [sp, #64]	@ 0x40
 80078a4:	f04b 0b20 	orr.w	fp, fp, #32
 80078a8:	e79f      	b.n	80077ea <_svfprintf_r+0x20a>
 80078aa:	f04b 0b10 	orr.w	fp, fp, #16
 80078ae:	e79c      	b.n	80077ea <_svfprintf_r+0x20a>
 80078b0:	4632      	mov	r2, r6
 80078b2:	f852 3b04 	ldr.w	r3, [r2], #4
 80078b6:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 80078ba:	2300      	movs	r3, #0
 80078bc:	920b      	str	r2, [sp, #44]	@ 0x2c
 80078be:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 80078c2:	469a      	mov	sl, r3
 80078c4:	2501      	movs	r5, #1
 80078c6:	461f      	mov	r7, r3
 80078c8:	461e      	mov	r6, r3
 80078ca:	9314      	str	r3, [sp, #80]	@ 0x50
 80078cc:	930c      	str	r3, [sp, #48]	@ 0x30
 80078ce:	f10d 09f4 	add.w	r9, sp, #244	@ 0xf4
 80078d2:	e1cd      	b.n	8007c70 <_svfprintf_r+0x690>
 80078d4:	f04b 0b10 	orr.w	fp, fp, #16
 80078d8:	f01b 0f20 	tst.w	fp, #32
 80078dc:	d011      	beq.n	8007902 <_svfprintf_r+0x322>
 80078de:	3607      	adds	r6, #7
 80078e0:	f026 0307 	bic.w	r3, r6, #7
 80078e4:	461a      	mov	r2, r3
 80078e6:	f852 6b08 	ldr.w	r6, [r2], #8
 80078ea:	685f      	ldr	r7, [r3, #4]
 80078ec:	920b      	str	r2, [sp, #44]	@ 0x2c
 80078ee:	2f00      	cmp	r7, #0
 80078f0:	da05      	bge.n	80078fe <_svfprintf_r+0x31e>
 80078f2:	232d      	movs	r3, #45	@ 0x2d
 80078f4:	4276      	negs	r6, r6
 80078f6:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80078fa:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 80078fe:	2301      	movs	r3, #1
 8007900:	e379      	b.n	8007ff6 <_svfprintf_r+0xa16>
 8007902:	4633      	mov	r3, r6
 8007904:	f853 7b04 	ldr.w	r7, [r3], #4
 8007908:	f01b 0f10 	tst.w	fp, #16
 800790c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800790e:	d002      	beq.n	8007916 <_svfprintf_r+0x336>
 8007910:	463e      	mov	r6, r7
 8007912:	17ff      	asrs	r7, r7, #31
 8007914:	e7eb      	b.n	80078ee <_svfprintf_r+0x30e>
 8007916:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 800791a:	d003      	beq.n	8007924 <_svfprintf_r+0x344>
 800791c:	b23e      	sxth	r6, r7
 800791e:	f347 37c0 	sbfx	r7, r7, #15, #1
 8007922:	e7e4      	b.n	80078ee <_svfprintf_r+0x30e>
 8007924:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 8007928:	d0f2      	beq.n	8007910 <_svfprintf_r+0x330>
 800792a:	b27e      	sxtb	r6, r7
 800792c:	f347 17c0 	sbfx	r7, r7, #7, #1
 8007930:	e7dd      	b.n	80078ee <_svfprintf_r+0x30e>
 8007932:	3607      	adds	r6, #7
 8007934:	f026 0307 	bic.w	r3, r6, #7
 8007938:	4619      	mov	r1, r3
 800793a:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800793e:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8007942:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007944:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007946:	931e      	str	r3, [sp, #120]	@ 0x78
 8007948:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800794a:	f04f 32ff 	mov.w	r2, #4294967295
 800794e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007952:	931f      	str	r3, [sp, #124]	@ 0x7c
 8007954:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8007958:	4b30      	ldr	r3, [pc, #192]	@ (8007a1c <_svfprintf_r+0x43c>)
 800795a:	f7f9 f857 	bl	8000a0c <__aeabi_dcmpun>
 800795e:	bb08      	cbnz	r0, 80079a4 <_svfprintf_r+0x3c4>
 8007960:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8007964:	f04f 32ff 	mov.w	r2, #4294967295
 8007968:	4b2c      	ldr	r3, [pc, #176]	@ (8007a1c <_svfprintf_r+0x43c>)
 800796a:	f7f9 f831 	bl	80009d0 <__aeabi_dcmple>
 800796e:	b9c8      	cbnz	r0, 80079a4 <_svfprintf_r+0x3c4>
 8007970:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007974:	2200      	movs	r2, #0
 8007976:	2300      	movs	r3, #0
 8007978:	f7f9 f820 	bl	80009bc <__aeabi_dcmplt>
 800797c:	b110      	cbz	r0, 8007984 <_svfprintf_r+0x3a4>
 800797e:	232d      	movs	r3, #45	@ 0x2d
 8007980:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8007984:	4a26      	ldr	r2, [pc, #152]	@ (8007a20 <_svfprintf_r+0x440>)
 8007986:	4b27      	ldr	r3, [pc, #156]	@ (8007a24 <_svfprintf_r+0x444>)
 8007988:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800798a:	f04f 0a00 	mov.w	sl, #0
 800798e:	2947      	cmp	r1, #71	@ 0x47
 8007990:	bfd4      	ite	le
 8007992:	4691      	movle	r9, r2
 8007994:	4699      	movgt	r9, r3
 8007996:	2503      	movs	r5, #3
 8007998:	f02b 0b80 	bic.w	fp, fp, #128	@ 0x80
 800799c:	f8cd a050 	str.w	sl, [sp, #80]	@ 0x50
 80079a0:	f000 bfd0 	b.w	8008944 <_svfprintf_r+0x1364>
 80079a4:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80079a8:	4610      	mov	r0, r2
 80079aa:	4619      	mov	r1, r3
 80079ac:	f7f9 f82e 	bl	8000a0c <__aeabi_dcmpun>
 80079b0:	4682      	mov	sl, r0
 80079b2:	b140      	cbz	r0, 80079c6 <_svfprintf_r+0x3e6>
 80079b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079b6:	4a1c      	ldr	r2, [pc, #112]	@ (8007a28 <_svfprintf_r+0x448>)
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	bfbc      	itt	lt
 80079bc:	232d      	movlt	r3, #45	@ 0x2d
 80079be:	f88d 308b 	strblt.w	r3, [sp, #139]	@ 0x8b
 80079c2:	4b1a      	ldr	r3, [pc, #104]	@ (8007a2c <_svfprintf_r+0x44c>)
 80079c4:	e7e0      	b.n	8007988 <_svfprintf_r+0x3a8>
 80079c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079c8:	2b61      	cmp	r3, #97	@ 0x61
 80079ca:	d023      	beq.n	8007a14 <_svfprintf_r+0x434>
 80079cc:	2b41      	cmp	r3, #65	@ 0x41
 80079ce:	d12f      	bne.n	8007a30 <_svfprintf_r+0x450>
 80079d0:	2358      	movs	r3, #88	@ 0x58
 80079d2:	2230      	movs	r2, #48	@ 0x30
 80079d4:	2d63      	cmp	r5, #99	@ 0x63
 80079d6:	f88d 208c 	strb.w	r2, [sp, #140]	@ 0x8c
 80079da:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 80079de:	f04b 0b02 	orr.w	fp, fp, #2
 80079e2:	f340 80a8 	ble.w	8007b36 <_svfprintf_r+0x556>
 80079e6:	9807      	ldr	r0, [sp, #28]
 80079e8:	1c69      	adds	r1, r5, #1
 80079ea:	f7fe ffab 	bl	8006944 <_malloc_r>
 80079ee:	4681      	mov	r9, r0
 80079f0:	2800      	cmp	r0, #0
 80079f2:	f040 80a5 	bne.w	8007b40 <_svfprintf_r+0x560>
 80079f6:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80079fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079fe:	f8a8 300c 	strh.w	r3, [r8, #12]
 8007a02:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8007a06:	065b      	lsls	r3, r3, #25
 8007a08:	f53f ae0c 	bmi.w	8007624 <_svfprintf_r+0x44>
 8007a0c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8007a0e:	b057      	add	sp, #348	@ 0x15c
 8007a10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a14:	2378      	movs	r3, #120	@ 0x78
 8007a16:	e7dc      	b.n	80079d2 <_svfprintf_r+0x3f2>
 8007a18:	0800d298 	.word	0x0800d298
 8007a1c:	7fefffff 	.word	0x7fefffff
 8007a20:	0800d288 	.word	0x0800d288
 8007a24:	0800d28c 	.word	0x0800d28c
 8007a28:	0800d290 	.word	0x0800d290
 8007a2c:	0800d294 	.word	0x0800d294
 8007a30:	1c6a      	adds	r2, r5, #1
 8007a32:	f000 8087 	beq.w	8007b44 <_svfprintf_r+0x564>
 8007a36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a38:	f023 0320 	bic.w	r3, r3, #32
 8007a3c:	2b47      	cmp	r3, #71	@ 0x47
 8007a3e:	d102      	bne.n	8007a46 <_svfprintf_r+0x466>
 8007a40:	b90d      	cbnz	r5, 8007a46 <_svfprintf_r+0x466>
 8007a42:	46aa      	mov	sl, r5
 8007a44:	2501      	movs	r5, #1
 8007a46:	f44b 7380 	orr.w	r3, fp, #256	@ 0x100
 8007a4a:	9315      	str	r3, [sp, #84]	@ 0x54
 8007a4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	da7a      	bge.n	8007b48 <_svfprintf_r+0x568>
 8007a52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a54:	9318      	str	r3, [sp, #96]	@ 0x60
 8007a56:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a58:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007a5c:	9319      	str	r3, [sp, #100]	@ 0x64
 8007a5e:	232d      	movs	r3, #45	@ 0x2d
 8007a60:	9320      	str	r3, [sp, #128]	@ 0x80
 8007a62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a64:	f023 0320 	bic.w	r3, r3, #32
 8007a68:	2b41      	cmp	r3, #65	@ 0x41
 8007a6a:	930c      	str	r3, [sp, #48]	@ 0x30
 8007a6c:	f040 81d6 	bne.w	8007e1c <_svfprintf_r+0x83c>
 8007a70:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8007a74:	aa24      	add	r2, sp, #144	@ 0x90
 8007a76:	f003 fafb 	bl	800b070 <frexp>
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8007a80:	f7f8 fd2a 	bl	80004d8 <__aeabi_dmul>
 8007a84:	4602      	mov	r2, r0
 8007a86:	460b      	mov	r3, r1
 8007a88:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	2300      	movs	r3, #0
 8007a90:	f7f8 ff8a 	bl	80009a8 <__aeabi_dcmpeq>
 8007a94:	b108      	cbz	r0, 8007a9a <_svfprintf_r+0x4ba>
 8007a96:	2301      	movs	r3, #1
 8007a98:	9324      	str	r3, [sp, #144]	@ 0x90
 8007a9a:	4a2f      	ldr	r2, [pc, #188]	@ (8007b58 <_svfprintf_r+0x578>)
 8007a9c:	4b2f      	ldr	r3, [pc, #188]	@ (8007b5c <_svfprintf_r+0x57c>)
 8007a9e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007aa0:	464e      	mov	r6, r9
 8007aa2:	2961      	cmp	r1, #97	@ 0x61
 8007aa4:	bf18      	it	ne
 8007aa6:	461a      	movne	r2, r3
 8007aa8:	1e6f      	subs	r7, r5, #1
 8007aaa:	9214      	str	r2, [sp, #80]	@ 0x50
 8007aac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	4b2b      	ldr	r3, [pc, #172]	@ (8007b60 <_svfprintf_r+0x580>)
 8007ab4:	f7f8 fd10 	bl	80004d8 <__aeabi_dmul>
 8007ab8:	4602      	mov	r2, r0
 8007aba:	460b      	mov	r3, r1
 8007abc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007ac0:	f7f8 ffba 	bl	8000a38 <__aeabi_d2iz>
 8007ac4:	9017      	str	r0, [sp, #92]	@ 0x5c
 8007ac6:	f7f8 fc9d 	bl	8000404 <__aeabi_i2d>
 8007aca:	4602      	mov	r2, r0
 8007acc:	460b      	mov	r3, r1
 8007ace:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007ad2:	f7f8 fb49 	bl	8000168 <__aeabi_dsub>
 8007ad6:	4602      	mov	r2, r0
 8007ad8:	460b      	mov	r3, r1
 8007ada:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007ade:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007ae0:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007ae2:	5c9b      	ldrb	r3, [r3, r2]
 8007ae4:	f806 3b01 	strb.w	r3, [r6], #1
 8007ae8:	1c7b      	adds	r3, r7, #1
 8007aea:	d006      	beq.n	8007afa <_svfprintf_r+0x51a>
 8007aec:	1e7b      	subs	r3, r7, #1
 8007aee:	9321      	str	r3, [sp, #132]	@ 0x84
 8007af0:	2200      	movs	r2, #0
 8007af2:	2300      	movs	r3, #0
 8007af4:	f7f8 ff58 	bl	80009a8 <__aeabi_dcmpeq>
 8007af8:	b360      	cbz	r0, 8007b54 <_svfprintf_r+0x574>
 8007afa:	2200      	movs	r2, #0
 8007afc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007b00:	4b18      	ldr	r3, [pc, #96]	@ (8007b64 <_svfprintf_r+0x584>)
 8007b02:	f7f8 ff79 	bl	80009f8 <__aeabi_dcmpgt>
 8007b06:	bb78      	cbnz	r0, 8007b68 <_svfprintf_r+0x588>
 8007b08:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	4b15      	ldr	r3, [pc, #84]	@ (8007b64 <_svfprintf_r+0x584>)
 8007b10:	f7f8 ff4a 	bl	80009a8 <__aeabi_dcmpeq>
 8007b14:	b110      	cbz	r0, 8007b1c <_svfprintf_r+0x53c>
 8007b16:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007b18:	07da      	lsls	r2, r3, #31
 8007b1a:	d425      	bmi.n	8007b68 <_svfprintf_r+0x588>
 8007b1c:	4633      	mov	r3, r6
 8007b1e:	2030      	movs	r0, #48	@ 0x30
 8007b20:	19f1      	adds	r1, r6, r7
 8007b22:	1aca      	subs	r2, r1, r3
 8007b24:	2a00      	cmp	r2, #0
 8007b26:	f280 8176 	bge.w	8007e16 <_svfprintf_r+0x836>
 8007b2a:	1c7b      	adds	r3, r7, #1
 8007b2c:	3701      	adds	r7, #1
 8007b2e:	bfb8      	it	lt
 8007b30:	2300      	movlt	r3, #0
 8007b32:	441e      	add	r6, r3
 8007b34:	e02c      	b.n	8007b90 <_svfprintf_r+0x5b0>
 8007b36:	f04f 0a00 	mov.w	sl, #0
 8007b3a:	f10d 09f4 	add.w	r9, sp, #244	@ 0xf4
 8007b3e:	e782      	b.n	8007a46 <_svfprintf_r+0x466>
 8007b40:	4682      	mov	sl, r0
 8007b42:	e780      	b.n	8007a46 <_svfprintf_r+0x466>
 8007b44:	2506      	movs	r5, #6
 8007b46:	e77e      	b.n	8007a46 <_svfprintf_r+0x466>
 8007b48:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007b4c:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 8007b50:	2300      	movs	r3, #0
 8007b52:	e785      	b.n	8007a60 <_svfprintf_r+0x480>
 8007b54:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8007b56:	e7a9      	b.n	8007aac <_svfprintf_r+0x4cc>
 8007b58:	0800d298 	.word	0x0800d298
 8007b5c:	0800d2a9 	.word	0x0800d2a9
 8007b60:	40300000 	.word	0x40300000
 8007b64:	3fe00000 	.word	0x3fe00000
 8007b68:	2030      	movs	r0, #48	@ 0x30
 8007b6a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007b6c:	9628      	str	r6, [sp, #160]	@ 0xa0
 8007b6e:	7bd9      	ldrb	r1, [r3, #15]
 8007b70:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8007b72:	1e53      	subs	r3, r2, #1
 8007b74:	9328      	str	r3, [sp, #160]	@ 0xa0
 8007b76:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007b7a:	428b      	cmp	r3, r1
 8007b7c:	f000 8148 	beq.w	8007e10 <_svfprintf_r+0x830>
 8007b80:	2b39      	cmp	r3, #57	@ 0x39
 8007b82:	bf0b      	itete	eq
 8007b84:	9b14      	ldreq	r3, [sp, #80]	@ 0x50
 8007b86:	3301      	addne	r3, #1
 8007b88:	7a9b      	ldrbeq	r3, [r3, #10]
 8007b8a:	b2db      	uxtbne	r3, r3
 8007b8c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007b90:	eba6 0309 	sub.w	r3, r6, r9
 8007b94:	9308      	str	r3, [sp, #32]
 8007b96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007b98:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 8007b9a:	2b47      	cmp	r3, #71	@ 0x47
 8007b9c:	f040 8187 	bne.w	8007eae <_svfprintf_r+0x8ce>
 8007ba0:	1cf3      	adds	r3, r6, #3
 8007ba2:	db02      	blt.n	8007baa <_svfprintf_r+0x5ca>
 8007ba4:	42ae      	cmp	r6, r5
 8007ba6:	f340 81a5 	ble.w	8007ef4 <_svfprintf_r+0x914>
 8007baa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bac:	3b02      	subs	r3, #2
 8007bae:	930a      	str	r3, [sp, #40]	@ 0x28
 8007bb0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007bb2:	f89d 2028 	ldrb.w	r2, [sp, #40]	@ 0x28
 8007bb6:	f021 0120 	bic.w	r1, r1, #32
 8007bba:	2941      	cmp	r1, #65	@ 0x41
 8007bbc:	bf08      	it	eq
 8007bbe:	320f      	addeq	r2, #15
 8007bc0:	f106 33ff 	add.w	r3, r6, #4294967295
 8007bc4:	bf06      	itte	eq
 8007bc6:	b2d2      	uxtbeq	r2, r2
 8007bc8:	2101      	moveq	r1, #1
 8007bca:	2100      	movne	r1, #0
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	f88d 2098 	strb.w	r2, [sp, #152]	@ 0x98
 8007bd2:	bfb4      	ite	lt
 8007bd4:	222d      	movlt	r2, #45	@ 0x2d
 8007bd6:	222b      	movge	r2, #43	@ 0x2b
 8007bd8:	9324      	str	r3, [sp, #144]	@ 0x90
 8007bda:	bfb8      	it	lt
 8007bdc:	f1c6 0301 	rsblt	r3, r6, #1
 8007be0:	2b09      	cmp	r3, #9
 8007be2:	f88d 2099 	strb.w	r2, [sp, #153]	@ 0x99
 8007be6:	f340 8178 	ble.w	8007eda <_svfprintf_r+0x8fa>
 8007bea:	260a      	movs	r6, #10
 8007bec:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8007bf0:	fbb3 f5f6 	udiv	r5, r3, r6
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	fb06 3115 	mls	r1, r6, r5, r3
 8007bfa:	3130      	adds	r1, #48	@ 0x30
 8007bfc:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007c00:	4619      	mov	r1, r3
 8007c02:	2963      	cmp	r1, #99	@ 0x63
 8007c04:	462b      	mov	r3, r5
 8007c06:	f100 30ff 	add.w	r0, r0, #4294967295
 8007c0a:	dcf1      	bgt.n	8007bf0 <_svfprintf_r+0x610>
 8007c0c:	3330      	adds	r3, #48	@ 0x30
 8007c0e:	1e91      	subs	r1, r2, #2
 8007c10:	f800 3c01 	strb.w	r3, [r0, #-1]
 8007c14:	460b      	mov	r3, r1
 8007c16:	f10d 0599 	add.w	r5, sp, #153	@ 0x99
 8007c1a:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8007c1e:	4283      	cmp	r3, r0
 8007c20:	f0c0 8156 	bcc.w	8007ed0 <_svfprintf_r+0x8f0>
 8007c24:	f10d 03a9 	add.w	r3, sp, #169	@ 0xa9
 8007c28:	1a9b      	subs	r3, r3, r2
 8007c2a:	4281      	cmp	r1, r0
 8007c2c:	bf88      	it	hi
 8007c2e:	2300      	movhi	r3, #0
 8007c30:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 8007c34:	441a      	add	r2, r3
 8007c36:	ab26      	add	r3, sp, #152	@ 0x98
 8007c38:	1ad3      	subs	r3, r2, r3
 8007c3a:	9a08      	ldr	r2, [sp, #32]
 8007c3c:	931c      	str	r3, [sp, #112]	@ 0x70
 8007c3e:	2a01      	cmp	r2, #1
 8007c40:	eb03 0502 	add.w	r5, r3, r2
 8007c44:	dc02      	bgt.n	8007c4c <_svfprintf_r+0x66c>
 8007c46:	f01b 0f01 	tst.w	fp, #1
 8007c4a:	d001      	beq.n	8007c50 <_svfprintf_r+0x670>
 8007c4c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007c4e:	441d      	add	r5, r3
 8007c50:	2700      	movs	r7, #0
 8007c52:	463e      	mov	r6, r7
 8007c54:	f42b 6380 	bic.w	r3, fp, #1024	@ 0x400
 8007c58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c5c:	9315      	str	r3, [sp, #84]	@ 0x54
 8007c5e:	970c      	str	r7, [sp, #48]	@ 0x30
 8007c60:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	f040 818d 	bne.w	8007f82 <_svfprintf_r+0x9a2>
 8007c68:	2300      	movs	r3, #0
 8007c6a:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 8007c6e:	9314      	str	r3, [sp, #80]	@ 0x50
 8007c70:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c72:	42ab      	cmp	r3, r5
 8007c74:	bfb8      	it	lt
 8007c76:	462b      	movlt	r3, r5
 8007c78:	9315      	str	r3, [sp, #84]	@ 0x54
 8007c7a:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 8007c7e:	b113      	cbz	r3, 8007c86 <_svfprintf_r+0x6a6>
 8007c80:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007c82:	3301      	adds	r3, #1
 8007c84:	9315      	str	r3, [sp, #84]	@ 0x54
 8007c86:	f01b 0302 	ands.w	r3, fp, #2
 8007c8a:	9320      	str	r3, [sp, #128]	@ 0x80
 8007c8c:	bf1e      	ittt	ne
 8007c8e:	9b15      	ldrne	r3, [sp, #84]	@ 0x54
 8007c90:	3302      	addne	r3, #2
 8007c92:	9315      	strne	r3, [sp, #84]	@ 0x54
 8007c94:	f01b 0384 	ands.w	r3, fp, #132	@ 0x84
 8007c98:	9321      	str	r3, [sp, #132]	@ 0x84
 8007c9a:	d121      	bne.n	8007ce0 <_svfprintf_r+0x700>
 8007c9c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007c9e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007ca0:	1a9b      	subs	r3, r3, r2
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	9317      	str	r3, [sp, #92]	@ 0x5c
 8007ca6:	dd1b      	ble.n	8007ce0 <_svfprintf_r+0x700>
 8007ca8:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8007cac:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8007cae:	3201      	adds	r2, #1
 8007cb0:	2810      	cmp	r0, #16
 8007cb2:	489d      	ldr	r0, [pc, #628]	@ (8007f28 <_svfprintf_r+0x948>)
 8007cb4:	f104 0108 	add.w	r1, r4, #8
 8007cb8:	6020      	str	r0, [r4, #0]
 8007cba:	f300 829a 	bgt.w	80081f2 <_svfprintf_r+0xc12>
 8007cbe:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8007cc0:	2a07      	cmp	r2, #7
 8007cc2:	4403      	add	r3, r0
 8007cc4:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8007cc8:	6060      	str	r0, [r4, #4]
 8007cca:	f340 82a7 	ble.w	800821c <_svfprintf_r+0xc3c>
 8007cce:	4641      	mov	r1, r8
 8007cd0:	9807      	ldr	r0, [sp, #28]
 8007cd2:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007cd4:	f004 fd88 	bl	800c7e8 <__ssprint_r>
 8007cd8:	2800      	cmp	r0, #0
 8007cda:	f040 85d9 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8007cde:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007ce0:	f89d 208b 	ldrb.w	r2, [sp, #139]	@ 0x8b
 8007ce4:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007ce6:	b16a      	cbz	r2, 8007d04 <_svfprintf_r+0x724>
 8007ce8:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 8007cec:	6022      	str	r2, [r4, #0]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	4413      	add	r3, r2
 8007cf2:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007cf4:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007cf6:	6062      	str	r2, [r4, #4]
 8007cf8:	4413      	add	r3, r2
 8007cfa:	2b07      	cmp	r3, #7
 8007cfc:	932b      	str	r3, [sp, #172]	@ 0xac
 8007cfe:	f300 828f 	bgt.w	8008220 <_svfprintf_r+0xc40>
 8007d02:	3408      	adds	r4, #8
 8007d04:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007d06:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007d08:	b162      	cbz	r2, 8007d24 <_svfprintf_r+0x744>
 8007d0a:	aa23      	add	r2, sp, #140	@ 0x8c
 8007d0c:	6022      	str	r2, [r4, #0]
 8007d0e:	2202      	movs	r2, #2
 8007d10:	4413      	add	r3, r2
 8007d12:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007d14:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007d16:	6062      	str	r2, [r4, #4]
 8007d18:	3301      	adds	r3, #1
 8007d1a:	2b07      	cmp	r3, #7
 8007d1c:	932b      	str	r3, [sp, #172]	@ 0xac
 8007d1e:	f300 8289 	bgt.w	8008234 <_svfprintf_r+0xc54>
 8007d22:	3408      	adds	r4, #8
 8007d24:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007d26:	2b80      	cmp	r3, #128	@ 0x80
 8007d28:	d121      	bne.n	8007d6e <_svfprintf_r+0x78e>
 8007d2a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007d2c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007d2e:	1a9b      	subs	r3, r3, r2
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	9317      	str	r3, [sp, #92]	@ 0x5c
 8007d34:	dd1b      	ble.n	8007d6e <_svfprintf_r+0x78e>
 8007d36:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8007d3a:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8007d3c:	3201      	adds	r2, #1
 8007d3e:	2810      	cmp	r0, #16
 8007d40:	487a      	ldr	r0, [pc, #488]	@ (8007f2c <_svfprintf_r+0x94c>)
 8007d42:	f104 0108 	add.w	r1, r4, #8
 8007d46:	6020      	str	r0, [r4, #0]
 8007d48:	f300 827e 	bgt.w	8008248 <_svfprintf_r+0xc68>
 8007d4c:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8007d4e:	2a07      	cmp	r2, #7
 8007d50:	4403      	add	r3, r0
 8007d52:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8007d56:	6060      	str	r0, [r4, #4]
 8007d58:	f340 828b 	ble.w	8008272 <_svfprintf_r+0xc92>
 8007d5c:	4641      	mov	r1, r8
 8007d5e:	9807      	ldr	r0, [sp, #28]
 8007d60:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007d62:	f004 fd41 	bl	800c7e8 <__ssprint_r>
 8007d66:	2800      	cmp	r0, #0
 8007d68:	f040 8592 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8007d6c:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007d6e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007d70:	1b5b      	subs	r3, r3, r5
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	9314      	str	r3, [sp, #80]	@ 0x50
 8007d76:	dd1b      	ble.n	8007db0 <_svfprintf_r+0x7d0>
 8007d78:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8007d7c:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8007d7e:	3201      	adds	r2, #1
 8007d80:	2810      	cmp	r0, #16
 8007d82:	486a      	ldr	r0, [pc, #424]	@ (8007f2c <_svfprintf_r+0x94c>)
 8007d84:	f104 0108 	add.w	r1, r4, #8
 8007d88:	6020      	str	r0, [r4, #0]
 8007d8a:	f300 8274 	bgt.w	8008276 <_svfprintf_r+0xc96>
 8007d8e:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8007d90:	2a07      	cmp	r2, #7
 8007d92:	4403      	add	r3, r0
 8007d94:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8007d98:	6060      	str	r0, [r4, #4]
 8007d9a:	f340 8281 	ble.w	80082a0 <_svfprintf_r+0xcc0>
 8007d9e:	4641      	mov	r1, r8
 8007da0:	9807      	ldr	r0, [sp, #28]
 8007da2:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007da4:	f004 fd20 	bl	800c7e8 <__ssprint_r>
 8007da8:	2800      	cmp	r0, #0
 8007daa:	f040 8571 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8007dae:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007db0:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007db2:	f41b 7f80 	tst.w	fp, #256	@ 0x100
 8007db6:	9314      	str	r3, [sp, #80]	@ 0x50
 8007db8:	f040 8278 	bne.w	80082ac <_svfprintf_r+0xccc>
 8007dbc:	e9c4 9500 	strd	r9, r5, [r4]
 8007dc0:	441d      	add	r5, r3
 8007dc2:	952c      	str	r5, [sp, #176]	@ 0xb0
 8007dc4:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007dc6:	3301      	adds	r3, #1
 8007dc8:	2b07      	cmp	r3, #7
 8007dca:	932b      	str	r3, [sp, #172]	@ 0xac
 8007dcc:	f300 82b4 	bgt.w	8008338 <_svfprintf_r+0xd58>
 8007dd0:	3408      	adds	r4, #8
 8007dd2:	f01b 0f04 	tst.w	fp, #4
 8007dd6:	f040 853d 	bne.w	8008854 <_svfprintf_r+0x1274>
 8007dda:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
 8007dde:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8007de0:	428a      	cmp	r2, r1
 8007de2:	bfac      	ite	ge
 8007de4:	189b      	addge	r3, r3, r2
 8007de6:	185b      	addlt	r3, r3, r1
 8007de8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007dea:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007dec:	b13b      	cbz	r3, 8007dfe <_svfprintf_r+0x81e>
 8007dee:	4641      	mov	r1, r8
 8007df0:	9807      	ldr	r0, [sp, #28]
 8007df2:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007df4:	f004 fcf8 	bl	800c7e8 <__ssprint_r>
 8007df8:	2800      	cmp	r0, #0
 8007dfa:	f040 8549 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8007dfe:	2300      	movs	r3, #0
 8007e00:	932b      	str	r3, [sp, #172]	@ 0xac
 8007e02:	f1ba 0f00 	cmp.w	sl, #0
 8007e06:	f040 855f 	bne.w	80088c8 <_svfprintf_r+0x12e8>
 8007e0a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007e0c:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007e0e:	e0c6      	b.n	8007f9e <_svfprintf_r+0x9be>
 8007e10:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007e14:	e6ac      	b.n	8007b70 <_svfprintf_r+0x590>
 8007e16:	f803 0b01 	strb.w	r0, [r3], #1
 8007e1a:	e682      	b.n	8007b22 <_svfprintf_r+0x542>
 8007e1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e1e:	2b46      	cmp	r3, #70	@ 0x46
 8007e20:	d004      	beq.n	8007e2c <_svfprintf_r+0x84c>
 8007e22:	2b45      	cmp	r3, #69	@ 0x45
 8007e24:	d11c      	bne.n	8007e60 <_svfprintf_r+0x880>
 8007e26:	1c6e      	adds	r6, r5, #1
 8007e28:	2302      	movs	r3, #2
 8007e2a:	e001      	b.n	8007e30 <_svfprintf_r+0x850>
 8007e2c:	462e      	mov	r6, r5
 8007e2e:	2303      	movs	r3, #3
 8007e30:	aa28      	add	r2, sp, #160	@ 0xa0
 8007e32:	9204      	str	r2, [sp, #16]
 8007e34:	aa25      	add	r2, sp, #148	@ 0x94
 8007e36:	9203      	str	r2, [sp, #12]
 8007e38:	aa24      	add	r2, sp, #144	@ 0x90
 8007e3a:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007e3e:	9300      	str	r3, [sp, #0]
 8007e40:	9807      	ldr	r0, [sp, #28]
 8007e42:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 8007e46:	f003 fa0f 	bl	800b268 <_dtoa_r>
 8007e4a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e4c:	4681      	mov	r9, r0
 8007e4e:	2b47      	cmp	r3, #71	@ 0x47
 8007e50:	d119      	bne.n	8007e86 <_svfprintf_r+0x8a6>
 8007e52:	f01b 0f01 	tst.w	fp, #1
 8007e56:	d105      	bne.n	8007e64 <_svfprintf_r+0x884>
 8007e58:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8007e5a:	eba3 0309 	sub.w	r3, r3, r9
 8007e5e:	e699      	b.n	8007b94 <_svfprintf_r+0x5b4>
 8007e60:	462e      	mov	r6, r5
 8007e62:	e7e1      	b.n	8007e28 <_svfprintf_r+0x848>
 8007e64:	1987      	adds	r7, r0, r6
 8007e66:	2200      	movs	r2, #0
 8007e68:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	f7f8 fd9b 	bl	80009a8 <__aeabi_dcmpeq>
 8007e72:	b100      	cbz	r0, 8007e76 <_svfprintf_r+0x896>
 8007e74:	9728      	str	r7, [sp, #160]	@ 0xa0
 8007e76:	2230      	movs	r2, #48	@ 0x30
 8007e78:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8007e7a:	429f      	cmp	r7, r3
 8007e7c:	d9ec      	bls.n	8007e58 <_svfprintf_r+0x878>
 8007e7e:	1c59      	adds	r1, r3, #1
 8007e80:	9128      	str	r1, [sp, #160]	@ 0xa0
 8007e82:	701a      	strb	r2, [r3, #0]
 8007e84:	e7f8      	b.n	8007e78 <_svfprintf_r+0x898>
 8007e86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e88:	1987      	adds	r7, r0, r6
 8007e8a:	2b46      	cmp	r3, #70	@ 0x46
 8007e8c:	d1eb      	bne.n	8007e66 <_svfprintf_r+0x886>
 8007e8e:	7803      	ldrb	r3, [r0, #0]
 8007e90:	2b30      	cmp	r3, #48	@ 0x30
 8007e92:	d109      	bne.n	8007ea8 <_svfprintf_r+0x8c8>
 8007e94:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8007e98:	2200      	movs	r2, #0
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	f7f8 fd84 	bl	80009a8 <__aeabi_dcmpeq>
 8007ea0:	b910      	cbnz	r0, 8007ea8 <_svfprintf_r+0x8c8>
 8007ea2:	f1c6 0601 	rsb	r6, r6, #1
 8007ea6:	9624      	str	r6, [sp, #144]	@ 0x90
 8007ea8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007eaa:	441f      	add	r7, r3
 8007eac:	e7db      	b.n	8007e66 <_svfprintf_r+0x886>
 8007eae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007eb0:	2b46      	cmp	r3, #70	@ 0x46
 8007eb2:	f47f ae7d 	bne.w	8007bb0 <_svfprintf_r+0x5d0>
 8007eb6:	f00b 0301 	and.w	r3, fp, #1
 8007eba:	2e00      	cmp	r6, #0
 8007ebc:	ea43 0305 	orr.w	r3, r3, r5
 8007ec0:	dd25      	ble.n	8007f0e <_svfprintf_r+0x92e>
 8007ec2:	b37b      	cbz	r3, 8007f24 <_svfprintf_r+0x944>
 8007ec4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007ec6:	18f3      	adds	r3, r6, r3
 8007ec8:	441d      	add	r5, r3
 8007eca:	2366      	movs	r3, #102	@ 0x66
 8007ecc:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ece:	e032      	b.n	8007f36 <_svfprintf_r+0x956>
 8007ed0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007ed4:	f805 6f01 	strb.w	r6, [r5, #1]!
 8007ed8:	e6a1      	b.n	8007c1e <_svfprintf_r+0x63e>
 8007eda:	b941      	cbnz	r1, 8007eee <_svfprintf_r+0x90e>
 8007edc:	2230      	movs	r2, #48	@ 0x30
 8007ede:	f88d 209a 	strb.w	r2, [sp, #154]	@ 0x9a
 8007ee2:	f10d 029b 	add.w	r2, sp, #155	@ 0x9b
 8007ee6:	3330      	adds	r3, #48	@ 0x30
 8007ee8:	f802 3b01 	strb.w	r3, [r2], #1
 8007eec:	e6a3      	b.n	8007c36 <_svfprintf_r+0x656>
 8007eee:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 8007ef2:	e7f8      	b.n	8007ee6 <_svfprintf_r+0x906>
 8007ef4:	9b08      	ldr	r3, [sp, #32]
 8007ef6:	429e      	cmp	r6, r3
 8007ef8:	da0d      	bge.n	8007f16 <_svfprintf_r+0x936>
 8007efa:	9b08      	ldr	r3, [sp, #32]
 8007efc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007efe:	2e00      	cmp	r6, #0
 8007f00:	eb03 0502 	add.w	r5, r3, r2
 8007f04:	dc0c      	bgt.n	8007f20 <_svfprintf_r+0x940>
 8007f06:	f1c6 0301 	rsb	r3, r6, #1
 8007f0a:	441d      	add	r5, r3
 8007f0c:	e008      	b.n	8007f20 <_svfprintf_r+0x940>
 8007f0e:	b17b      	cbz	r3, 8007f30 <_svfprintf_r+0x950>
 8007f10:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007f12:	3301      	adds	r3, #1
 8007f14:	e7d8      	b.n	8007ec8 <_svfprintf_r+0x8e8>
 8007f16:	f01b 0f01 	tst.w	fp, #1
 8007f1a:	d01f      	beq.n	8007f5c <_svfprintf_r+0x97c>
 8007f1c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007f1e:	18f5      	adds	r5, r6, r3
 8007f20:	2367      	movs	r3, #103	@ 0x67
 8007f22:	e7d3      	b.n	8007ecc <_svfprintf_r+0x8ec>
 8007f24:	4635      	mov	r5, r6
 8007f26:	e7d0      	b.n	8007eca <_svfprintf_r+0x8ea>
 8007f28:	0800d2cc 	.word	0x0800d2cc
 8007f2c:	0800d2bc 	.word	0x0800d2bc
 8007f30:	2366      	movs	r3, #102	@ 0x66
 8007f32:	2501      	movs	r5, #1
 8007f34:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f36:	f41b 6380 	ands.w	r3, fp, #1024	@ 0x400
 8007f3a:	930c      	str	r3, [sp, #48]	@ 0x30
 8007f3c:	d01f      	beq.n	8007f7e <_svfprintf_r+0x99e>
 8007f3e:	2700      	movs	r7, #0
 8007f40:	2e00      	cmp	r6, #0
 8007f42:	970c      	str	r7, [sp, #48]	@ 0x30
 8007f44:	f77f ae8c 	ble.w	8007c60 <_svfprintf_r+0x680>
 8007f48:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f4a:	781b      	ldrb	r3, [r3, #0]
 8007f4c:	2bff      	cmp	r3, #255	@ 0xff
 8007f4e:	d107      	bne.n	8007f60 <_svfprintf_r+0x980>
 8007f50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f52:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007f54:	443b      	add	r3, r7
 8007f56:	fb02 5503 	mla	r5, r2, r3, r5
 8007f5a:	e681      	b.n	8007c60 <_svfprintf_r+0x680>
 8007f5c:	4635      	mov	r5, r6
 8007f5e:	e7df      	b.n	8007f20 <_svfprintf_r+0x940>
 8007f60:	42b3      	cmp	r3, r6
 8007f62:	daf5      	bge.n	8007f50 <_svfprintf_r+0x970>
 8007f64:	1af6      	subs	r6, r6, r3
 8007f66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f68:	785b      	ldrb	r3, [r3, #1]
 8007f6a:	b133      	cbz	r3, 8007f7a <_svfprintf_r+0x99a>
 8007f6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f6e:	3301      	adds	r3, #1
 8007f70:	930c      	str	r3, [sp, #48]	@ 0x30
 8007f72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f74:	3301      	adds	r3, #1
 8007f76:	930d      	str	r3, [sp, #52]	@ 0x34
 8007f78:	e7e6      	b.n	8007f48 <_svfprintf_r+0x968>
 8007f7a:	3701      	adds	r7, #1
 8007f7c:	e7e4      	b.n	8007f48 <_svfprintf_r+0x968>
 8007f7e:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8007f80:	e66e      	b.n	8007c60 <_svfprintf_r+0x680>
 8007f82:	232d      	movs	r3, #45	@ 0x2d
 8007f84:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8007f88:	e66e      	b.n	8007c68 <_svfprintf_r+0x688>
 8007f8a:	f01b 0f20 	tst.w	fp, #32
 8007f8e:	d00a      	beq.n	8007fa6 <_svfprintf_r+0x9c6>
 8007f90:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007f92:	6833      	ldr	r3, [r6, #0]
 8007f94:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007f96:	17d2      	asrs	r2, r2, #31
 8007f98:	e9c3 1200 	strd	r1, r2, [r3]
 8007f9c:	3604      	adds	r6, #4
 8007f9e:	f8dd 9040 	ldr.w	r9, [sp, #64]	@ 0x40
 8007fa2:	f7ff bb57 	b.w	8007654 <_svfprintf_r+0x74>
 8007fa6:	f01b 0f10 	tst.w	fp, #16
 8007faa:	d003      	beq.n	8007fb4 <_svfprintf_r+0x9d4>
 8007fac:	6833      	ldr	r3, [r6, #0]
 8007fae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007fb0:	601a      	str	r2, [r3, #0]
 8007fb2:	e7f3      	b.n	8007f9c <_svfprintf_r+0x9bc>
 8007fb4:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 8007fb8:	d003      	beq.n	8007fc2 <_svfprintf_r+0x9e2>
 8007fba:	6833      	ldr	r3, [r6, #0]
 8007fbc:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007fbe:	801a      	strh	r2, [r3, #0]
 8007fc0:	e7ec      	b.n	8007f9c <_svfprintf_r+0x9bc>
 8007fc2:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 8007fc6:	d0f1      	beq.n	8007fac <_svfprintf_r+0x9cc>
 8007fc8:	6833      	ldr	r3, [r6, #0]
 8007fca:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007fcc:	701a      	strb	r2, [r3, #0]
 8007fce:	e7e5      	b.n	8007f9c <_svfprintf_r+0x9bc>
 8007fd0:	f04b 0b10 	orr.w	fp, fp, #16
 8007fd4:	f01b 0320 	ands.w	r3, fp, #32
 8007fd8:	d01e      	beq.n	8008018 <_svfprintf_r+0xa38>
 8007fda:	3607      	adds	r6, #7
 8007fdc:	f026 0307 	bic.w	r3, r6, #7
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	f852 6b08 	ldr.w	r6, [r2], #8
 8007fe6:	685f      	ldr	r7, [r3, #4]
 8007fe8:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007fea:	2300      	movs	r3, #0
 8007fec:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8007ff6:	1c68      	adds	r0, r5, #1
 8007ff8:	f000 8477 	beq.w	80088ea <_svfprintf_r+0x130a>
 8007ffc:	f02b 0280 	bic.w	r2, fp, #128	@ 0x80
 8008000:	920c      	str	r2, [sp, #48]	@ 0x30
 8008002:	ea56 0207 	orrs.w	r2, r6, r7
 8008006:	f040 8476 	bne.w	80088f6 <_svfprintf_r+0x1316>
 800800a:	2d00      	cmp	r5, #0
 800800c:	f000 80dc 	beq.w	80081c8 <_svfprintf_r+0xbe8>
 8008010:	2b01      	cmp	r3, #1
 8008012:	f040 8473 	bne.w	80088fc <_svfprintf_r+0x131c>
 8008016:	e081      	b.n	800811c <_svfprintf_r+0xb3c>
 8008018:	4632      	mov	r2, r6
 800801a:	f852 6b04 	ldr.w	r6, [r2], #4
 800801e:	f01b 0710 	ands.w	r7, fp, #16
 8008022:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008024:	d001      	beq.n	800802a <_svfprintf_r+0xa4a>
 8008026:	461f      	mov	r7, r3
 8008028:	e7df      	b.n	8007fea <_svfprintf_r+0xa0a>
 800802a:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 800802e:	d001      	beq.n	8008034 <_svfprintf_r+0xa54>
 8008030:	b2b6      	uxth	r6, r6
 8008032:	e7da      	b.n	8007fea <_svfprintf_r+0xa0a>
 8008034:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 8008038:	d0d7      	beq.n	8007fea <_svfprintf_r+0xa0a>
 800803a:	b2f6      	uxtb	r6, r6
 800803c:	e7f3      	b.n	8008026 <_svfprintf_r+0xa46>
 800803e:	4633      	mov	r3, r6
 8008040:	f853 6b04 	ldr.w	r6, [r3], #4
 8008044:	2278      	movs	r2, #120	@ 0x78
 8008046:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008048:	f647 0330 	movw	r3, #30768	@ 0x7830
 800804c:	f8ad 308c 	strh.w	r3, [sp, #140]	@ 0x8c
 8008050:	4b94      	ldr	r3, [pc, #592]	@ (80082a4 <_svfprintf_r+0xcc4>)
 8008052:	2700      	movs	r7, #0
 8008054:	931d      	str	r3, [sp, #116]	@ 0x74
 8008056:	f04b 0b02 	orr.w	fp, fp, #2
 800805a:	2302      	movs	r3, #2
 800805c:	920a      	str	r2, [sp, #40]	@ 0x28
 800805e:	e7c7      	b.n	8007ff0 <_svfprintf_r+0xa10>
 8008060:	4633      	mov	r3, r6
 8008062:	2600      	movs	r6, #0
 8008064:	f853 9b04 	ldr.w	r9, [r3], #4
 8008068:	1c6f      	adds	r7, r5, #1
 800806a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800806c:	f88d 608b 	strb.w	r6, [sp, #139]	@ 0x8b
 8008070:	d00f      	beq.n	8008092 <_svfprintf_r+0xab2>
 8008072:	462a      	mov	r2, r5
 8008074:	4631      	mov	r1, r6
 8008076:	4648      	mov	r0, r9
 8008078:	f002 ffde 	bl	800b038 <memchr>
 800807c:	4682      	mov	sl, r0
 800807e:	2800      	cmp	r0, #0
 8008080:	f43f ac8c 	beq.w	800799c <_svfprintf_r+0x3bc>
 8008084:	46b2      	mov	sl, r6
 8008086:	4637      	mov	r7, r6
 8008088:	eba0 0509 	sub.w	r5, r0, r9
 800808c:	9614      	str	r6, [sp, #80]	@ 0x50
 800808e:	960c      	str	r6, [sp, #48]	@ 0x30
 8008090:	e5ee      	b.n	8007c70 <_svfprintf_r+0x690>
 8008092:	4648      	mov	r0, r9
 8008094:	f7f8 f85c 	bl	8000150 <strlen>
 8008098:	46b2      	mov	sl, r6
 800809a:	4605      	mov	r5, r0
 800809c:	e47e      	b.n	800799c <_svfprintf_r+0x3bc>
 800809e:	f04b 0b10 	orr.w	fp, fp, #16
 80080a2:	f01b 0320 	ands.w	r3, fp, #32
 80080a6:	d009      	beq.n	80080bc <_svfprintf_r+0xadc>
 80080a8:	3607      	adds	r6, #7
 80080aa:	f026 0307 	bic.w	r3, r6, #7
 80080ae:	461a      	mov	r2, r3
 80080b0:	f852 6b08 	ldr.w	r6, [r2], #8
 80080b4:	685f      	ldr	r7, [r3, #4]
 80080b6:	920b      	str	r2, [sp, #44]	@ 0x2c
 80080b8:	2301      	movs	r3, #1
 80080ba:	e799      	b.n	8007ff0 <_svfprintf_r+0xa10>
 80080bc:	4632      	mov	r2, r6
 80080be:	f852 6b04 	ldr.w	r6, [r2], #4
 80080c2:	f01b 0710 	ands.w	r7, fp, #16
 80080c6:	920b      	str	r2, [sp, #44]	@ 0x2c
 80080c8:	d001      	beq.n	80080ce <_svfprintf_r+0xaee>
 80080ca:	461f      	mov	r7, r3
 80080cc:	e7f4      	b.n	80080b8 <_svfprintf_r+0xad8>
 80080ce:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 80080d2:	d001      	beq.n	80080d8 <_svfprintf_r+0xaf8>
 80080d4:	b2b6      	uxth	r6, r6
 80080d6:	e7ef      	b.n	80080b8 <_svfprintf_r+0xad8>
 80080d8:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 80080dc:	d0ec      	beq.n	80080b8 <_svfprintf_r+0xad8>
 80080de:	b2f6      	uxtb	r6, r6
 80080e0:	e7f3      	b.n	80080ca <_svfprintf_r+0xaea>
 80080e2:	4b71      	ldr	r3, [pc, #452]	@ (80082a8 <_svfprintf_r+0xcc8>)
 80080e4:	f7ff bb4b 	b.w	800777e <_svfprintf_r+0x19e>
 80080e8:	4632      	mov	r2, r6
 80080ea:	f852 6b04 	ldr.w	r6, [r2], #4
 80080ee:	f01b 0710 	ands.w	r7, fp, #16
 80080f2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80080f4:	d002      	beq.n	80080fc <_svfprintf_r+0xb1c>
 80080f6:	461f      	mov	r7, r3
 80080f8:	f7ff bb4e 	b.w	8007798 <_svfprintf_r+0x1b8>
 80080fc:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8008100:	d002      	beq.n	8008108 <_svfprintf_r+0xb28>
 8008102:	b2b6      	uxth	r6, r6
 8008104:	f7ff bb48 	b.w	8007798 <_svfprintf_r+0x1b8>
 8008108:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 800810c:	f43f ab44 	beq.w	8007798 <_svfprintf_r+0x1b8>
 8008110:	b2f6      	uxtb	r6, r6
 8008112:	e7f0      	b.n	80080f6 <_svfprintf_r+0xb16>
 8008114:	2e0a      	cmp	r6, #10
 8008116:	f177 0300 	sbcs.w	r3, r7, #0
 800811a:	d207      	bcs.n	800812c <_svfprintf_r+0xb4c>
 800811c:	3630      	adds	r6, #48	@ 0x30
 800811e:	b2f6      	uxtb	r6, r6
 8008120:	f88d 6157 	strb.w	r6, [sp, #343]	@ 0x157
 8008124:	f20d 1957 	addw	r9, sp, #343	@ 0x157
 8008128:	f000 bc04 	b.w	8008934 <_svfprintf_r+0x1354>
 800812c:	2300      	movs	r3, #0
 800812e:	9308      	str	r3, [sp, #32]
 8008130:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008132:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 8008136:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800813a:	9314      	str	r3, [sp, #80]	@ 0x50
 800813c:	220a      	movs	r2, #10
 800813e:	2300      	movs	r3, #0
 8008140:	4630      	mov	r0, r6
 8008142:	4639      	mov	r1, r7
 8008144:	f7f8 fcf0 	bl	8000b28 <__aeabi_uldivmod>
 8008148:	3230      	adds	r2, #48	@ 0x30
 800814a:	f80a 2c01 	strb.w	r2, [sl, #-1]
 800814e:	9a08      	ldr	r2, [sp, #32]
 8008150:	4683      	mov	fp, r0
 8008152:	3201      	adds	r2, #1
 8008154:	9208      	str	r2, [sp, #32]
 8008156:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008158:	460b      	mov	r3, r1
 800815a:	f10a 39ff 	add.w	r9, sl, #4294967295
 800815e:	b1e2      	cbz	r2, 800819a <_svfprintf_r+0xbba>
 8008160:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008162:	9908      	ldr	r1, [sp, #32]
 8008164:	7812      	ldrb	r2, [r2, #0]
 8008166:	4291      	cmp	r1, r2
 8008168:	d117      	bne.n	800819a <_svfprintf_r+0xbba>
 800816a:	29ff      	cmp	r1, #255	@ 0xff
 800816c:	d015      	beq.n	800819a <_svfprintf_r+0xbba>
 800816e:	2e0a      	cmp	r6, #10
 8008170:	f177 0200 	sbcs.w	r2, r7, #0
 8008174:	d311      	bcc.n	800819a <_svfprintf_r+0xbba>
 8008176:	9308      	str	r3, [sp, #32]
 8008178:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800817a:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800817c:	eba9 0903 	sub.w	r9, r9, r3
 8008180:	461a      	mov	r2, r3
 8008182:	4648      	mov	r0, r9
 8008184:	f002 ff04 	bl	800af90 <strncpy>
 8008188:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800818a:	785a      	ldrb	r2, [r3, #1]
 800818c:	9b08      	ldr	r3, [sp, #32]
 800818e:	b11a      	cbz	r2, 8008198 <_svfprintf_r+0xbb8>
 8008190:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008192:	3201      	adds	r2, #1
 8008194:	920d      	str	r2, [sp, #52]	@ 0x34
 8008196:	2200      	movs	r2, #0
 8008198:	9208      	str	r2, [sp, #32]
 800819a:	2e0a      	cmp	r6, #10
 800819c:	f177 0700 	sbcs.w	r7, r7, #0
 80081a0:	f0c0 83c8 	bcc.w	8008934 <_svfprintf_r+0x1354>
 80081a4:	465e      	mov	r6, fp
 80081a6:	461f      	mov	r7, r3
 80081a8:	46ca      	mov	sl, r9
 80081aa:	e7c7      	b.n	800813c <_svfprintf_r+0xb5c>
 80081ac:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80081ae:	f006 030f 	and.w	r3, r6, #15
 80081b2:	5cd3      	ldrb	r3, [r2, r3]
 80081b4:	0936      	lsrs	r6, r6, #4
 80081b6:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 80081ba:	093f      	lsrs	r7, r7, #4
 80081bc:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80081c0:	ea56 0307 	orrs.w	r3, r6, r7
 80081c4:	d1f2      	bne.n	80081ac <_svfprintf_r+0xbcc>
 80081c6:	e3b5      	b.n	8008934 <_svfprintf_r+0x1354>
 80081c8:	b923      	cbnz	r3, 80081d4 <_svfprintf_r+0xbf4>
 80081ca:	f01b 0f01 	tst.w	fp, #1
 80081ce:	d001      	beq.n	80081d4 <_svfprintf_r+0xbf4>
 80081d0:	2630      	movs	r6, #48	@ 0x30
 80081d2:	e7a5      	b.n	8008120 <_svfprintf_r+0xb40>
 80081d4:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 80081d8:	e3ac      	b.n	8008934 <_svfprintf_r+0x1354>
 80081da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081dc:	2b00      	cmp	r3, #0
 80081de:	f000 8379 	beq.w	80088d4 <_svfprintf_r+0x12f4>
 80081e2:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 80081e6:	2300      	movs	r3, #0
 80081e8:	960b      	str	r6, [sp, #44]	@ 0x2c
 80081ea:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 80081ee:	f7ff bb68 	b.w	80078c2 <_svfprintf_r+0x2e2>
 80081f2:	2010      	movs	r0, #16
 80081f4:	2a07      	cmp	r2, #7
 80081f6:	4403      	add	r3, r0
 80081f8:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 80081fc:	6060      	str	r0, [r4, #4]
 80081fe:	dd08      	ble.n	8008212 <_svfprintf_r+0xc32>
 8008200:	4641      	mov	r1, r8
 8008202:	9807      	ldr	r0, [sp, #28]
 8008204:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008206:	f004 faef 	bl	800c7e8 <__ssprint_r>
 800820a:	2800      	cmp	r0, #0
 800820c:	f040 8340 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8008210:	a92d      	add	r1, sp, #180	@ 0xb4
 8008212:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008214:	460c      	mov	r4, r1
 8008216:	3b10      	subs	r3, #16
 8008218:	9317      	str	r3, [sp, #92]	@ 0x5c
 800821a:	e545      	b.n	8007ca8 <_svfprintf_r+0x6c8>
 800821c:	460c      	mov	r4, r1
 800821e:	e55f      	b.n	8007ce0 <_svfprintf_r+0x700>
 8008220:	4641      	mov	r1, r8
 8008222:	9807      	ldr	r0, [sp, #28]
 8008224:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008226:	f004 fadf 	bl	800c7e8 <__ssprint_r>
 800822a:	2800      	cmp	r0, #0
 800822c:	f040 8330 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8008230:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008232:	e567      	b.n	8007d04 <_svfprintf_r+0x724>
 8008234:	4641      	mov	r1, r8
 8008236:	9807      	ldr	r0, [sp, #28]
 8008238:	aa2a      	add	r2, sp, #168	@ 0xa8
 800823a:	f004 fad5 	bl	800c7e8 <__ssprint_r>
 800823e:	2800      	cmp	r0, #0
 8008240:	f040 8326 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8008244:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008246:	e56d      	b.n	8007d24 <_svfprintf_r+0x744>
 8008248:	2010      	movs	r0, #16
 800824a:	2a07      	cmp	r2, #7
 800824c:	4403      	add	r3, r0
 800824e:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8008252:	6060      	str	r0, [r4, #4]
 8008254:	dd08      	ble.n	8008268 <_svfprintf_r+0xc88>
 8008256:	4641      	mov	r1, r8
 8008258:	9807      	ldr	r0, [sp, #28]
 800825a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800825c:	f004 fac4 	bl	800c7e8 <__ssprint_r>
 8008260:	2800      	cmp	r0, #0
 8008262:	f040 8315 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8008266:	a92d      	add	r1, sp, #180	@ 0xb4
 8008268:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800826a:	460c      	mov	r4, r1
 800826c:	3b10      	subs	r3, #16
 800826e:	9317      	str	r3, [sp, #92]	@ 0x5c
 8008270:	e561      	b.n	8007d36 <_svfprintf_r+0x756>
 8008272:	460c      	mov	r4, r1
 8008274:	e57b      	b.n	8007d6e <_svfprintf_r+0x78e>
 8008276:	2010      	movs	r0, #16
 8008278:	2a07      	cmp	r2, #7
 800827a:	4403      	add	r3, r0
 800827c:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8008280:	6060      	str	r0, [r4, #4]
 8008282:	dd08      	ble.n	8008296 <_svfprintf_r+0xcb6>
 8008284:	4641      	mov	r1, r8
 8008286:	9807      	ldr	r0, [sp, #28]
 8008288:	aa2a      	add	r2, sp, #168	@ 0xa8
 800828a:	f004 faad 	bl	800c7e8 <__ssprint_r>
 800828e:	2800      	cmp	r0, #0
 8008290:	f040 82fe 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8008294:	a92d      	add	r1, sp, #180	@ 0xb4
 8008296:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008298:	460c      	mov	r4, r1
 800829a:	3b10      	subs	r3, #16
 800829c:	9314      	str	r3, [sp, #80]	@ 0x50
 800829e:	e56b      	b.n	8007d78 <_svfprintf_r+0x798>
 80082a0:	460c      	mov	r4, r1
 80082a2:	e585      	b.n	8007db0 <_svfprintf_r+0x7d0>
 80082a4:	0800d298 	.word	0x0800d298
 80082a8:	0800d2a9 	.word	0x0800d2a9
 80082ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80082ae:	2b65      	cmp	r3, #101	@ 0x65
 80082b0:	f340 8234 	ble.w	800871c <_svfprintf_r+0x113c>
 80082b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80082b8:	2200      	movs	r2, #0
 80082ba:	2300      	movs	r3, #0
 80082bc:	f7f8 fb74 	bl	80009a8 <__aeabi_dcmpeq>
 80082c0:	2800      	cmp	r0, #0
 80082c2:	d069      	beq.n	8008398 <_svfprintf_r+0xdb8>
 80082c4:	4b6e      	ldr	r3, [pc, #440]	@ (8008480 <_svfprintf_r+0xea0>)
 80082c6:	6023      	str	r3, [r4, #0]
 80082c8:	2301      	movs	r3, #1
 80082ca:	6063      	str	r3, [r4, #4]
 80082cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80082ce:	3301      	adds	r3, #1
 80082d0:	932c      	str	r3, [sp, #176]	@ 0xb0
 80082d2:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80082d4:	3301      	adds	r3, #1
 80082d6:	2b07      	cmp	r3, #7
 80082d8:	932b      	str	r3, [sp, #172]	@ 0xac
 80082da:	dc37      	bgt.n	800834c <_svfprintf_r+0xd6c>
 80082dc:	3408      	adds	r4, #8
 80082de:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80082e0:	9a08      	ldr	r2, [sp, #32]
 80082e2:	4293      	cmp	r3, r2
 80082e4:	db03      	blt.n	80082ee <_svfprintf_r+0xd0e>
 80082e6:	f01b 0f01 	tst.w	fp, #1
 80082ea:	f43f ad72 	beq.w	8007dd2 <_svfprintf_r+0x7f2>
 80082ee:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80082f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80082f2:	6023      	str	r3, [r4, #0]
 80082f4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80082f6:	6063      	str	r3, [r4, #4]
 80082f8:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80082fa:	4413      	add	r3, r2
 80082fc:	932c      	str	r3, [sp, #176]	@ 0xb0
 80082fe:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008300:	3301      	adds	r3, #1
 8008302:	2b07      	cmp	r3, #7
 8008304:	932b      	str	r3, [sp, #172]	@ 0xac
 8008306:	dc2b      	bgt.n	8008360 <_svfprintf_r+0xd80>
 8008308:	3408      	adds	r4, #8
 800830a:	9b08      	ldr	r3, [sp, #32]
 800830c:	1e5d      	subs	r5, r3, #1
 800830e:	2d00      	cmp	r5, #0
 8008310:	f77f ad5f 	ble.w	8007dd2 <_svfprintf_r+0x7f2>
 8008314:	2710      	movs	r7, #16
 8008316:	4e5b      	ldr	r6, [pc, #364]	@ (8008484 <_svfprintf_r+0xea4>)
 8008318:	2d10      	cmp	r5, #16
 800831a:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800831e:	f104 0108 	add.w	r1, r4, #8
 8008322:	f103 0301 	add.w	r3, r3, #1
 8008326:	6026      	str	r6, [r4, #0]
 8008328:	dc24      	bgt.n	8008374 <_svfprintf_r+0xd94>
 800832a:	6065      	str	r5, [r4, #4]
 800832c:	2b07      	cmp	r3, #7
 800832e:	4415      	add	r5, r2
 8008330:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8008334:	f340 828b 	ble.w	800884e <_svfprintf_r+0x126e>
 8008338:	4641      	mov	r1, r8
 800833a:	9807      	ldr	r0, [sp, #28]
 800833c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800833e:	f004 fa53 	bl	800c7e8 <__ssprint_r>
 8008342:	2800      	cmp	r0, #0
 8008344:	f040 82a4 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8008348:	ac2d      	add	r4, sp, #180	@ 0xb4
 800834a:	e542      	b.n	8007dd2 <_svfprintf_r+0x7f2>
 800834c:	4641      	mov	r1, r8
 800834e:	9807      	ldr	r0, [sp, #28]
 8008350:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008352:	f004 fa49 	bl	800c7e8 <__ssprint_r>
 8008356:	2800      	cmp	r0, #0
 8008358:	f040 829a 	bne.w	8008890 <_svfprintf_r+0x12b0>
 800835c:	ac2d      	add	r4, sp, #180	@ 0xb4
 800835e:	e7be      	b.n	80082de <_svfprintf_r+0xcfe>
 8008360:	4641      	mov	r1, r8
 8008362:	9807      	ldr	r0, [sp, #28]
 8008364:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008366:	f004 fa3f 	bl	800c7e8 <__ssprint_r>
 800836a:	2800      	cmp	r0, #0
 800836c:	f040 8290 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8008370:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008372:	e7ca      	b.n	800830a <_svfprintf_r+0xd2a>
 8008374:	3210      	adds	r2, #16
 8008376:	2b07      	cmp	r3, #7
 8008378:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800837c:	6067      	str	r7, [r4, #4]
 800837e:	dd08      	ble.n	8008392 <_svfprintf_r+0xdb2>
 8008380:	4641      	mov	r1, r8
 8008382:	9807      	ldr	r0, [sp, #28]
 8008384:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008386:	f004 fa2f 	bl	800c7e8 <__ssprint_r>
 800838a:	2800      	cmp	r0, #0
 800838c:	f040 8280 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8008390:	a92d      	add	r1, sp, #180	@ 0xb4
 8008392:	460c      	mov	r4, r1
 8008394:	3d10      	subs	r5, #16
 8008396:	e7bf      	b.n	8008318 <_svfprintf_r+0xd38>
 8008398:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800839a:	2b00      	cmp	r3, #0
 800839c:	dc74      	bgt.n	8008488 <_svfprintf_r+0xea8>
 800839e:	4b38      	ldr	r3, [pc, #224]	@ (8008480 <_svfprintf_r+0xea0>)
 80083a0:	6023      	str	r3, [r4, #0]
 80083a2:	2301      	movs	r3, #1
 80083a4:	6063      	str	r3, [r4, #4]
 80083a6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80083a8:	3301      	adds	r3, #1
 80083aa:	932c      	str	r3, [sp, #176]	@ 0xb0
 80083ac:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80083ae:	3301      	adds	r3, #1
 80083b0:	2b07      	cmp	r3, #7
 80083b2:	932b      	str	r3, [sp, #172]	@ 0xac
 80083b4:	dc3d      	bgt.n	8008432 <_svfprintf_r+0xe52>
 80083b6:	3408      	adds	r4, #8
 80083b8:	9908      	ldr	r1, [sp, #32]
 80083ba:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80083bc:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 80083be:	430b      	orrs	r3, r1
 80083c0:	f00b 0101 	and.w	r1, fp, #1
 80083c4:	430b      	orrs	r3, r1
 80083c6:	f43f ad04 	beq.w	8007dd2 <_svfprintf_r+0x7f2>
 80083ca:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80083cc:	6023      	str	r3, [r4, #0]
 80083ce:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80083d0:	441a      	add	r2, r3
 80083d2:	6063      	str	r3, [r4, #4]
 80083d4:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80083d6:	922c      	str	r2, [sp, #176]	@ 0xb0
 80083d8:	3301      	adds	r3, #1
 80083da:	2b07      	cmp	r3, #7
 80083dc:	932b      	str	r3, [sp, #172]	@ 0xac
 80083de:	dc32      	bgt.n	8008446 <_svfprintf_r+0xe66>
 80083e0:	3408      	adds	r4, #8
 80083e2:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 80083e4:	2d00      	cmp	r5, #0
 80083e6:	da1b      	bge.n	8008420 <_svfprintf_r+0xe40>
 80083e8:	4623      	mov	r3, r4
 80083ea:	2710      	movs	r7, #16
 80083ec:	4e25      	ldr	r6, [pc, #148]	@ (8008484 <_svfprintf_r+0xea4>)
 80083ee:	426d      	negs	r5, r5
 80083f0:	2d10      	cmp	r5, #16
 80083f2:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	@ 0xac
 80083f6:	f104 0408 	add.w	r4, r4, #8
 80083fa:	f102 0201 	add.w	r2, r2, #1
 80083fe:	601e      	str	r6, [r3, #0]
 8008400:	dc2b      	bgt.n	800845a <_svfprintf_r+0xe7a>
 8008402:	605d      	str	r5, [r3, #4]
 8008404:	2a07      	cmp	r2, #7
 8008406:	440d      	add	r5, r1
 8008408:	e9cd 252b 	strd	r2, r5, [sp, #172]	@ 0xac
 800840c:	dd08      	ble.n	8008420 <_svfprintf_r+0xe40>
 800840e:	4641      	mov	r1, r8
 8008410:	9807      	ldr	r0, [sp, #28]
 8008412:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008414:	f004 f9e8 	bl	800c7e8 <__ssprint_r>
 8008418:	2800      	cmp	r0, #0
 800841a:	f040 8239 	bne.w	8008890 <_svfprintf_r+0x12b0>
 800841e:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008420:	9b08      	ldr	r3, [sp, #32]
 8008422:	9a08      	ldr	r2, [sp, #32]
 8008424:	6063      	str	r3, [r4, #4]
 8008426:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8008428:	f8c4 9000 	str.w	r9, [r4]
 800842c:	4413      	add	r3, r2
 800842e:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008430:	e4c8      	b.n	8007dc4 <_svfprintf_r+0x7e4>
 8008432:	4641      	mov	r1, r8
 8008434:	9807      	ldr	r0, [sp, #28]
 8008436:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008438:	f004 f9d6 	bl	800c7e8 <__ssprint_r>
 800843c:	2800      	cmp	r0, #0
 800843e:	f040 8227 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8008442:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008444:	e7b8      	b.n	80083b8 <_svfprintf_r+0xdd8>
 8008446:	4641      	mov	r1, r8
 8008448:	9807      	ldr	r0, [sp, #28]
 800844a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800844c:	f004 f9cc 	bl	800c7e8 <__ssprint_r>
 8008450:	2800      	cmp	r0, #0
 8008452:	f040 821d 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8008456:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008458:	e7c3      	b.n	80083e2 <_svfprintf_r+0xe02>
 800845a:	3110      	adds	r1, #16
 800845c:	2a07      	cmp	r2, #7
 800845e:	e9cd 212b 	strd	r2, r1, [sp, #172]	@ 0xac
 8008462:	605f      	str	r7, [r3, #4]
 8008464:	dd08      	ble.n	8008478 <_svfprintf_r+0xe98>
 8008466:	4641      	mov	r1, r8
 8008468:	9807      	ldr	r0, [sp, #28]
 800846a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800846c:	f004 f9bc 	bl	800c7e8 <__ssprint_r>
 8008470:	2800      	cmp	r0, #0
 8008472:	f040 820d 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8008476:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008478:	4623      	mov	r3, r4
 800847a:	3d10      	subs	r5, #16
 800847c:	e7b8      	b.n	80083f0 <_svfprintf_r+0xe10>
 800847e:	bf00      	nop
 8008480:	0800d2ba 	.word	0x0800d2ba
 8008484:	0800d2bc 	.word	0x0800d2bc
 8008488:	9b08      	ldr	r3, [sp, #32]
 800848a:	444b      	add	r3, r9
 800848c:	930a      	str	r3, [sp, #40]	@ 0x28
 800848e:	9b08      	ldr	r3, [sp, #32]
 8008490:	42b3      	cmp	r3, r6
 8008492:	bfa8      	it	ge
 8008494:	4633      	movge	r3, r6
 8008496:	2b00      	cmp	r3, #0
 8008498:	461d      	mov	r5, r3
 800849a:	dd0b      	ble.n	80084b4 <_svfprintf_r+0xed4>
 800849c:	e9c4 9300 	strd	r9, r3, [r4]
 80084a0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80084a2:	442b      	add	r3, r5
 80084a4:	932c      	str	r3, [sp, #176]	@ 0xb0
 80084a6:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80084a8:	3301      	adds	r3, #1
 80084aa:	2b07      	cmp	r3, #7
 80084ac:	932b      	str	r3, [sp, #172]	@ 0xac
 80084ae:	f300 8082 	bgt.w	80085b6 <_svfprintf_r+0xfd6>
 80084b2:	3408      	adds	r4, #8
 80084b4:	2d00      	cmp	r5, #0
 80084b6:	bfb4      	ite	lt
 80084b8:	4635      	movlt	r5, r6
 80084ba:	1b75      	subge	r5, r6, r5
 80084bc:	2d00      	cmp	r5, #0
 80084be:	dd19      	ble.n	80084f4 <_svfprintf_r+0xf14>
 80084c0:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 80084c4:	4894      	ldr	r0, [pc, #592]	@ (8008718 <_svfprintf_r+0x1138>)
 80084c6:	2d10      	cmp	r5, #16
 80084c8:	f103 0301 	add.w	r3, r3, #1
 80084cc:	f104 0108 	add.w	r1, r4, #8
 80084d0:	6020      	str	r0, [r4, #0]
 80084d2:	dc7a      	bgt.n	80085ca <_svfprintf_r+0xfea>
 80084d4:	6065      	str	r5, [r4, #4]
 80084d6:	2b07      	cmp	r3, #7
 80084d8:	4415      	add	r5, r2
 80084da:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 80084de:	f340 8087 	ble.w	80085f0 <_svfprintf_r+0x1010>
 80084e2:	4641      	mov	r1, r8
 80084e4:	9807      	ldr	r0, [sp, #28]
 80084e6:	aa2a      	add	r2, sp, #168	@ 0xa8
 80084e8:	f004 f97e 	bl	800c7e8 <__ssprint_r>
 80084ec:	2800      	cmp	r0, #0
 80084ee:	f040 81cf 	bne.w	8008890 <_svfprintf_r+0x12b0>
 80084f2:	ac2d      	add	r4, sp, #180	@ 0xb4
 80084f4:	f41b 6f80 	tst.w	fp, #1024	@ 0x400
 80084f8:	444e      	add	r6, r9
 80084fa:	d008      	beq.n	800850e <_svfprintf_r+0xf2e>
 80084fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d178      	bne.n	80085f4 <_svfprintf_r+0x1014>
 8008502:	2f00      	cmp	r7, #0
 8008504:	d178      	bne.n	80085f8 <_svfprintf_r+0x1018>
 8008506:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008508:	429e      	cmp	r6, r3
 800850a:	bf28      	it	cs
 800850c:	461e      	movcs	r6, r3
 800850e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008510:	9a08      	ldr	r2, [sp, #32]
 8008512:	4293      	cmp	r3, r2
 8008514:	db02      	blt.n	800851c <_svfprintf_r+0xf3c>
 8008516:	f01b 0f01 	tst.w	fp, #1
 800851a:	d00e      	beq.n	800853a <_svfprintf_r+0xf5a>
 800851c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800851e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008520:	6023      	str	r3, [r4, #0]
 8008522:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008524:	6063      	str	r3, [r4, #4]
 8008526:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8008528:	4413      	add	r3, r2
 800852a:	932c      	str	r3, [sp, #176]	@ 0xb0
 800852c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800852e:	3301      	adds	r3, #1
 8008530:	2b07      	cmp	r3, #7
 8008532:	932b      	str	r3, [sp, #172]	@ 0xac
 8008534:	f300 80db 	bgt.w	80086ee <_svfprintf_r+0x110e>
 8008538:	3408      	adds	r4, #8
 800853a:	9b08      	ldr	r3, [sp, #32]
 800853c:	9f24      	ldr	r7, [sp, #144]	@ 0x90
 800853e:	1bdf      	subs	r7, r3, r7
 8008540:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008542:	1b9b      	subs	r3, r3, r6
 8008544:	429f      	cmp	r7, r3
 8008546:	bfa8      	it	ge
 8008548:	461f      	movge	r7, r3
 800854a:	2f00      	cmp	r7, #0
 800854c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800854e:	dd0a      	ble.n	8008566 <_svfprintf_r+0xf86>
 8008550:	443b      	add	r3, r7
 8008552:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008554:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008556:	e9c4 6700 	strd	r6, r7, [r4]
 800855a:	3301      	adds	r3, #1
 800855c:	2b07      	cmp	r3, #7
 800855e:	932b      	str	r3, [sp, #172]	@ 0xac
 8008560:	f300 80cf 	bgt.w	8008702 <_svfprintf_r+0x1122>
 8008564:	3408      	adds	r4, #8
 8008566:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 8008568:	9b08      	ldr	r3, [sp, #32]
 800856a:	2f00      	cmp	r7, #0
 800856c:	eba3 0505 	sub.w	r5, r3, r5
 8008570:	bfa8      	it	ge
 8008572:	1bed      	subge	r5, r5, r7
 8008574:	2d00      	cmp	r5, #0
 8008576:	f77f ac2c 	ble.w	8007dd2 <_svfprintf_r+0x7f2>
 800857a:	2710      	movs	r7, #16
 800857c:	4e66      	ldr	r6, [pc, #408]	@ (8008718 <_svfprintf_r+0x1138>)
 800857e:	2d10      	cmp	r5, #16
 8008580:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8008584:	f104 0108 	add.w	r1, r4, #8
 8008588:	f103 0301 	add.w	r3, r3, #1
 800858c:	6026      	str	r6, [r4, #0]
 800858e:	f77f aecc 	ble.w	800832a <_svfprintf_r+0xd4a>
 8008592:	3210      	adds	r2, #16
 8008594:	2b07      	cmp	r3, #7
 8008596:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800859a:	6067      	str	r7, [r4, #4]
 800859c:	dd08      	ble.n	80085b0 <_svfprintf_r+0xfd0>
 800859e:	4641      	mov	r1, r8
 80085a0:	9807      	ldr	r0, [sp, #28]
 80085a2:	aa2a      	add	r2, sp, #168	@ 0xa8
 80085a4:	f004 f920 	bl	800c7e8 <__ssprint_r>
 80085a8:	2800      	cmp	r0, #0
 80085aa:	f040 8171 	bne.w	8008890 <_svfprintf_r+0x12b0>
 80085ae:	a92d      	add	r1, sp, #180	@ 0xb4
 80085b0:	460c      	mov	r4, r1
 80085b2:	3d10      	subs	r5, #16
 80085b4:	e7e3      	b.n	800857e <_svfprintf_r+0xf9e>
 80085b6:	4641      	mov	r1, r8
 80085b8:	9807      	ldr	r0, [sp, #28]
 80085ba:	aa2a      	add	r2, sp, #168	@ 0xa8
 80085bc:	f004 f914 	bl	800c7e8 <__ssprint_r>
 80085c0:	2800      	cmp	r0, #0
 80085c2:	f040 8165 	bne.w	8008890 <_svfprintf_r+0x12b0>
 80085c6:	ac2d      	add	r4, sp, #180	@ 0xb4
 80085c8:	e774      	b.n	80084b4 <_svfprintf_r+0xed4>
 80085ca:	2010      	movs	r0, #16
 80085cc:	2b07      	cmp	r3, #7
 80085ce:	4402      	add	r2, r0
 80085d0:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 80085d4:	6060      	str	r0, [r4, #4]
 80085d6:	dd08      	ble.n	80085ea <_svfprintf_r+0x100a>
 80085d8:	4641      	mov	r1, r8
 80085da:	9807      	ldr	r0, [sp, #28]
 80085dc:	aa2a      	add	r2, sp, #168	@ 0xa8
 80085de:	f004 f903 	bl	800c7e8 <__ssprint_r>
 80085e2:	2800      	cmp	r0, #0
 80085e4:	f040 8154 	bne.w	8008890 <_svfprintf_r+0x12b0>
 80085e8:	a92d      	add	r1, sp, #180	@ 0xb4
 80085ea:	460c      	mov	r4, r1
 80085ec:	3d10      	subs	r5, #16
 80085ee:	e767      	b.n	80084c0 <_svfprintf_r+0xee0>
 80085f0:	460c      	mov	r4, r1
 80085f2:	e77f      	b.n	80084f4 <_svfprintf_r+0xf14>
 80085f4:	2f00      	cmp	r7, #0
 80085f6:	d04a      	beq.n	800868e <_svfprintf_r+0x10ae>
 80085f8:	3f01      	subs	r7, #1
 80085fa:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80085fc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80085fe:	6023      	str	r3, [r4, #0]
 8008600:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008602:	6063      	str	r3, [r4, #4]
 8008604:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8008606:	4413      	add	r3, r2
 8008608:	932c      	str	r3, [sp, #176]	@ 0xb0
 800860a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800860c:	3301      	adds	r3, #1
 800860e:	2b07      	cmp	r3, #7
 8008610:	932b      	str	r3, [sp, #172]	@ 0xac
 8008612:	dc43      	bgt.n	800869c <_svfprintf_r+0x10bc>
 8008614:	3408      	adds	r4, #8
 8008616:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008618:	f893 9000 	ldrb.w	r9, [r3]
 800861c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800861e:	1b9b      	subs	r3, r3, r6
 8008620:	4599      	cmp	r9, r3
 8008622:	bfa8      	it	ge
 8008624:	4699      	movge	r9, r3
 8008626:	f1b9 0f00 	cmp.w	r9, #0
 800862a:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800862c:	dd09      	ble.n	8008642 <_svfprintf_r+0x1062>
 800862e:	444b      	add	r3, r9
 8008630:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008632:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008634:	e9c4 6900 	strd	r6, r9, [r4]
 8008638:	3301      	adds	r3, #1
 800863a:	2b07      	cmp	r3, #7
 800863c:	932b      	str	r3, [sp, #172]	@ 0xac
 800863e:	dc37      	bgt.n	80086b0 <_svfprintf_r+0x10d0>
 8008640:	3408      	adds	r4, #8
 8008642:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008644:	f1b9 0f00 	cmp.w	r9, #0
 8008648:	781d      	ldrb	r5, [r3, #0]
 800864a:	bfa8      	it	ge
 800864c:	eba5 0509 	subge.w	r5, r5, r9
 8008650:	2d00      	cmp	r5, #0
 8008652:	dd18      	ble.n	8008686 <_svfprintf_r+0x10a6>
 8008654:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8008658:	482f      	ldr	r0, [pc, #188]	@ (8008718 <_svfprintf_r+0x1138>)
 800865a:	2d10      	cmp	r5, #16
 800865c:	f103 0301 	add.w	r3, r3, #1
 8008660:	f104 0108 	add.w	r1, r4, #8
 8008664:	6020      	str	r0, [r4, #0]
 8008666:	dc2d      	bgt.n	80086c4 <_svfprintf_r+0x10e4>
 8008668:	6065      	str	r5, [r4, #4]
 800866a:	2b07      	cmp	r3, #7
 800866c:	4415      	add	r5, r2
 800866e:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8008672:	dd3a      	ble.n	80086ea <_svfprintf_r+0x110a>
 8008674:	4641      	mov	r1, r8
 8008676:	9807      	ldr	r0, [sp, #28]
 8008678:	aa2a      	add	r2, sp, #168	@ 0xa8
 800867a:	f004 f8b5 	bl	800c7e8 <__ssprint_r>
 800867e:	2800      	cmp	r0, #0
 8008680:	f040 8106 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8008684:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008686:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008688:	781b      	ldrb	r3, [r3, #0]
 800868a:	441e      	add	r6, r3
 800868c:	e736      	b.n	80084fc <_svfprintf_r+0xf1c>
 800868e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008690:	3b01      	subs	r3, #1
 8008692:	930d      	str	r3, [sp, #52]	@ 0x34
 8008694:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008696:	3b01      	subs	r3, #1
 8008698:	930c      	str	r3, [sp, #48]	@ 0x30
 800869a:	e7ae      	b.n	80085fa <_svfprintf_r+0x101a>
 800869c:	4641      	mov	r1, r8
 800869e:	9807      	ldr	r0, [sp, #28]
 80086a0:	aa2a      	add	r2, sp, #168	@ 0xa8
 80086a2:	f004 f8a1 	bl	800c7e8 <__ssprint_r>
 80086a6:	2800      	cmp	r0, #0
 80086a8:	f040 80f2 	bne.w	8008890 <_svfprintf_r+0x12b0>
 80086ac:	ac2d      	add	r4, sp, #180	@ 0xb4
 80086ae:	e7b2      	b.n	8008616 <_svfprintf_r+0x1036>
 80086b0:	4641      	mov	r1, r8
 80086b2:	9807      	ldr	r0, [sp, #28]
 80086b4:	aa2a      	add	r2, sp, #168	@ 0xa8
 80086b6:	f004 f897 	bl	800c7e8 <__ssprint_r>
 80086ba:	2800      	cmp	r0, #0
 80086bc:	f040 80e8 	bne.w	8008890 <_svfprintf_r+0x12b0>
 80086c0:	ac2d      	add	r4, sp, #180	@ 0xb4
 80086c2:	e7be      	b.n	8008642 <_svfprintf_r+0x1062>
 80086c4:	2010      	movs	r0, #16
 80086c6:	2b07      	cmp	r3, #7
 80086c8:	4402      	add	r2, r0
 80086ca:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 80086ce:	6060      	str	r0, [r4, #4]
 80086d0:	dd08      	ble.n	80086e4 <_svfprintf_r+0x1104>
 80086d2:	4641      	mov	r1, r8
 80086d4:	9807      	ldr	r0, [sp, #28]
 80086d6:	aa2a      	add	r2, sp, #168	@ 0xa8
 80086d8:	f004 f886 	bl	800c7e8 <__ssprint_r>
 80086dc:	2800      	cmp	r0, #0
 80086de:	f040 80d7 	bne.w	8008890 <_svfprintf_r+0x12b0>
 80086e2:	a92d      	add	r1, sp, #180	@ 0xb4
 80086e4:	460c      	mov	r4, r1
 80086e6:	3d10      	subs	r5, #16
 80086e8:	e7b4      	b.n	8008654 <_svfprintf_r+0x1074>
 80086ea:	460c      	mov	r4, r1
 80086ec:	e7cb      	b.n	8008686 <_svfprintf_r+0x10a6>
 80086ee:	4641      	mov	r1, r8
 80086f0:	9807      	ldr	r0, [sp, #28]
 80086f2:	aa2a      	add	r2, sp, #168	@ 0xa8
 80086f4:	f004 f878 	bl	800c7e8 <__ssprint_r>
 80086f8:	2800      	cmp	r0, #0
 80086fa:	f040 80c9 	bne.w	8008890 <_svfprintf_r+0x12b0>
 80086fe:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008700:	e71b      	b.n	800853a <_svfprintf_r+0xf5a>
 8008702:	4641      	mov	r1, r8
 8008704:	9807      	ldr	r0, [sp, #28]
 8008706:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008708:	f004 f86e 	bl	800c7e8 <__ssprint_r>
 800870c:	2800      	cmp	r0, #0
 800870e:	f040 80bf 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8008712:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008714:	e727      	b.n	8008566 <_svfprintf_r+0xf86>
 8008716:	bf00      	nop
 8008718:	0800d2bc 	.word	0x0800d2bc
 800871c:	9908      	ldr	r1, [sp, #32]
 800871e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008720:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8008722:	2901      	cmp	r1, #1
 8008724:	f103 0301 	add.w	r3, r3, #1
 8008728:	f102 0201 	add.w	r2, r2, #1
 800872c:	f104 0508 	add.w	r5, r4, #8
 8008730:	dc02      	bgt.n	8008738 <_svfprintf_r+0x1158>
 8008732:	f01b 0f01 	tst.w	fp, #1
 8008736:	d07f      	beq.n	8008838 <_svfprintf_r+0x1258>
 8008738:	2101      	movs	r1, #1
 800873a:	2a07      	cmp	r2, #7
 800873c:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8008740:	f8c4 9000 	str.w	r9, [r4]
 8008744:	6061      	str	r1, [r4, #4]
 8008746:	dd08      	ble.n	800875a <_svfprintf_r+0x117a>
 8008748:	4641      	mov	r1, r8
 800874a:	9807      	ldr	r0, [sp, #28]
 800874c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800874e:	f004 f84b 	bl	800c7e8 <__ssprint_r>
 8008752:	2800      	cmp	r0, #0
 8008754:	f040 809c 	bne.w	8008890 <_svfprintf_r+0x12b0>
 8008758:	ad2d      	add	r5, sp, #180	@ 0xb4
 800875a:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800875c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800875e:	602b      	str	r3, [r5, #0]
 8008760:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008762:	606b      	str	r3, [r5, #4]
 8008764:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8008766:	4413      	add	r3, r2
 8008768:	932c      	str	r3, [sp, #176]	@ 0xb0
 800876a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800876c:	3301      	adds	r3, #1
 800876e:	2b07      	cmp	r3, #7
 8008770:	932b      	str	r3, [sp, #172]	@ 0xac
 8008772:	dc32      	bgt.n	80087da <_svfprintf_r+0x11fa>
 8008774:	3508      	adds	r5, #8
 8008776:	9b08      	ldr	r3, [sp, #32]
 8008778:	2200      	movs	r2, #0
 800877a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800877e:	e9dd 762b 	ldrd	r7, r6, [sp, #172]	@ 0xac
 8008782:	1e5c      	subs	r4, r3, #1
 8008784:	2300      	movs	r3, #0
 8008786:	f7f8 f90f 	bl	80009a8 <__aeabi_dcmpeq>
 800878a:	2800      	cmp	r0, #0
 800878c:	d12e      	bne.n	80087ec <_svfprintf_r+0x120c>
 800878e:	f109 0301 	add.w	r3, r9, #1
 8008792:	e9c5 3400 	strd	r3, r4, [r5]
 8008796:	9b08      	ldr	r3, [sp, #32]
 8008798:	3701      	adds	r7, #1
 800879a:	3e01      	subs	r6, #1
 800879c:	441e      	add	r6, r3
 800879e:	2f07      	cmp	r7, #7
 80087a0:	e9cd 762b 	strd	r7, r6, [sp, #172]	@ 0xac
 80087a4:	dd51      	ble.n	800884a <_svfprintf_r+0x126a>
 80087a6:	4641      	mov	r1, r8
 80087a8:	9807      	ldr	r0, [sp, #28]
 80087aa:	aa2a      	add	r2, sp, #168	@ 0xa8
 80087ac:	f004 f81c 	bl	800c7e8 <__ssprint_r>
 80087b0:	2800      	cmp	r0, #0
 80087b2:	d16d      	bne.n	8008890 <_svfprintf_r+0x12b0>
 80087b4:	ad2d      	add	r5, sp, #180	@ 0xb4
 80087b6:	ab26      	add	r3, sp, #152	@ 0x98
 80087b8:	602b      	str	r3, [r5, #0]
 80087ba:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 80087bc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80087be:	606b      	str	r3, [r5, #4]
 80087c0:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80087c2:	4413      	add	r3, r2
 80087c4:	932c      	str	r3, [sp, #176]	@ 0xb0
 80087c6:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80087c8:	3301      	adds	r3, #1
 80087ca:	2b07      	cmp	r3, #7
 80087cc:	932b      	str	r3, [sp, #172]	@ 0xac
 80087ce:	f73f adb3 	bgt.w	8008338 <_svfprintf_r+0xd58>
 80087d2:	f105 0408 	add.w	r4, r5, #8
 80087d6:	f7ff bafc 	b.w	8007dd2 <_svfprintf_r+0x7f2>
 80087da:	4641      	mov	r1, r8
 80087dc:	9807      	ldr	r0, [sp, #28]
 80087de:	aa2a      	add	r2, sp, #168	@ 0xa8
 80087e0:	f004 f802 	bl	800c7e8 <__ssprint_r>
 80087e4:	2800      	cmp	r0, #0
 80087e6:	d153      	bne.n	8008890 <_svfprintf_r+0x12b0>
 80087e8:	ad2d      	add	r5, sp, #180	@ 0xb4
 80087ea:	e7c4      	b.n	8008776 <_svfprintf_r+0x1196>
 80087ec:	9b08      	ldr	r3, [sp, #32]
 80087ee:	2b01      	cmp	r3, #1
 80087f0:	dde1      	ble.n	80087b6 <_svfprintf_r+0x11d6>
 80087f2:	2710      	movs	r7, #16
 80087f4:	4e56      	ldr	r6, [pc, #344]	@ (8008950 <_svfprintf_r+0x1370>)
 80087f6:	2c10      	cmp	r4, #16
 80087f8:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 80087fc:	f105 0108 	add.w	r1, r5, #8
 8008800:	f103 0301 	add.w	r3, r3, #1
 8008804:	602e      	str	r6, [r5, #0]
 8008806:	dc07      	bgt.n	8008818 <_svfprintf_r+0x1238>
 8008808:	606c      	str	r4, [r5, #4]
 800880a:	2b07      	cmp	r3, #7
 800880c:	4414      	add	r4, r2
 800880e:	e9cd 342b 	strd	r3, r4, [sp, #172]	@ 0xac
 8008812:	dcc8      	bgt.n	80087a6 <_svfprintf_r+0x11c6>
 8008814:	460d      	mov	r5, r1
 8008816:	e7ce      	b.n	80087b6 <_svfprintf_r+0x11d6>
 8008818:	3210      	adds	r2, #16
 800881a:	2b07      	cmp	r3, #7
 800881c:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8008820:	606f      	str	r7, [r5, #4]
 8008822:	dd06      	ble.n	8008832 <_svfprintf_r+0x1252>
 8008824:	4641      	mov	r1, r8
 8008826:	9807      	ldr	r0, [sp, #28]
 8008828:	aa2a      	add	r2, sp, #168	@ 0xa8
 800882a:	f003 ffdd 	bl	800c7e8 <__ssprint_r>
 800882e:	bb78      	cbnz	r0, 8008890 <_svfprintf_r+0x12b0>
 8008830:	a92d      	add	r1, sp, #180	@ 0xb4
 8008832:	460d      	mov	r5, r1
 8008834:	3c10      	subs	r4, #16
 8008836:	e7de      	b.n	80087f6 <_svfprintf_r+0x1216>
 8008838:	2101      	movs	r1, #1
 800883a:	2a07      	cmp	r2, #7
 800883c:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8008840:	f8c4 9000 	str.w	r9, [r4]
 8008844:	6061      	str	r1, [r4, #4]
 8008846:	ddb6      	ble.n	80087b6 <_svfprintf_r+0x11d6>
 8008848:	e7ad      	b.n	80087a6 <_svfprintf_r+0x11c6>
 800884a:	3508      	adds	r5, #8
 800884c:	e7b3      	b.n	80087b6 <_svfprintf_r+0x11d6>
 800884e:	460c      	mov	r4, r1
 8008850:	f7ff babf 	b.w	8007dd2 <_svfprintf_r+0x7f2>
 8008854:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008856:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008858:	1a9d      	subs	r5, r3, r2
 800885a:	2d00      	cmp	r5, #0
 800885c:	f77f aabd 	ble.w	8007dda <_svfprintf_r+0x7fa>
 8008860:	2710      	movs	r7, #16
 8008862:	4e3c      	ldr	r6, [pc, #240]	@ (8008954 <_svfprintf_r+0x1374>)
 8008864:	2d10      	cmp	r5, #16
 8008866:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800886a:	6026      	str	r6, [r4, #0]
 800886c:	f103 0301 	add.w	r3, r3, #1
 8008870:	dc18      	bgt.n	80088a4 <_svfprintf_r+0x12c4>
 8008872:	442a      	add	r2, r5
 8008874:	2b07      	cmp	r3, #7
 8008876:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800887a:	6065      	str	r5, [r4, #4]
 800887c:	f77f aaad 	ble.w	8007dda <_svfprintf_r+0x7fa>
 8008880:	4641      	mov	r1, r8
 8008882:	9807      	ldr	r0, [sp, #28]
 8008884:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008886:	f003 ffaf 	bl	800c7e8 <__ssprint_r>
 800888a:	2800      	cmp	r0, #0
 800888c:	f43f aaa5 	beq.w	8007dda <_svfprintf_r+0x7fa>
 8008890:	f1ba 0f00 	cmp.w	sl, #0
 8008894:	f43f a8b5 	beq.w	8007a02 <_svfprintf_r+0x422>
 8008898:	4651      	mov	r1, sl
 800889a:	9807      	ldr	r0, [sp, #28]
 800889c:	f7fe fde0 	bl	8007460 <_free_r>
 80088a0:	f7ff b8af 	b.w	8007a02 <_svfprintf_r+0x422>
 80088a4:	3210      	adds	r2, #16
 80088a6:	2b07      	cmp	r3, #7
 80088a8:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 80088ac:	6067      	str	r7, [r4, #4]
 80088ae:	dc02      	bgt.n	80088b6 <_svfprintf_r+0x12d6>
 80088b0:	3408      	adds	r4, #8
 80088b2:	3d10      	subs	r5, #16
 80088b4:	e7d6      	b.n	8008864 <_svfprintf_r+0x1284>
 80088b6:	4641      	mov	r1, r8
 80088b8:	9807      	ldr	r0, [sp, #28]
 80088ba:	aa2a      	add	r2, sp, #168	@ 0xa8
 80088bc:	f003 ff94 	bl	800c7e8 <__ssprint_r>
 80088c0:	2800      	cmp	r0, #0
 80088c2:	d1e5      	bne.n	8008890 <_svfprintf_r+0x12b0>
 80088c4:	ac2d      	add	r4, sp, #180	@ 0xb4
 80088c6:	e7f4      	b.n	80088b2 <_svfprintf_r+0x12d2>
 80088c8:	4651      	mov	r1, sl
 80088ca:	9807      	ldr	r0, [sp, #28]
 80088cc:	f7fe fdc8 	bl	8007460 <_free_r>
 80088d0:	f7ff ba9b 	b.w	8007e0a <_svfprintf_r+0x82a>
 80088d4:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	f43f a893 	beq.w	8007a02 <_svfprintf_r+0x422>
 80088dc:	4641      	mov	r1, r8
 80088de:	9807      	ldr	r0, [sp, #28]
 80088e0:	aa2a      	add	r2, sp, #168	@ 0xa8
 80088e2:	f003 ff81 	bl	800c7e8 <__ssprint_r>
 80088e6:	f7ff b88c 	b.w	8007a02 <_svfprintf_r+0x422>
 80088ea:	ea56 0207 	orrs.w	r2, r6, r7
 80088ee:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80088f2:	f43f ab8d 	beq.w	8008010 <_svfprintf_r+0xa30>
 80088f6:	2b01      	cmp	r3, #1
 80088f8:	f43f ac0c 	beq.w	8008114 <_svfprintf_r+0xb34>
 80088fc:	2b02      	cmp	r3, #2
 80088fe:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 8008902:	f43f ac53 	beq.w	80081ac <_svfprintf_r+0xbcc>
 8008906:	f006 0307 	and.w	r3, r6, #7
 800890a:	08f6      	lsrs	r6, r6, #3
 800890c:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 8008910:	08ff      	lsrs	r7, r7, #3
 8008912:	3330      	adds	r3, #48	@ 0x30
 8008914:	ea56 0107 	orrs.w	r1, r6, r7
 8008918:	464a      	mov	r2, r9
 800891a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800891e:	d1f2      	bne.n	8008906 <_svfprintf_r+0x1326>
 8008920:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008922:	07c9      	lsls	r1, r1, #31
 8008924:	d506      	bpl.n	8008934 <_svfprintf_r+0x1354>
 8008926:	2b30      	cmp	r3, #48	@ 0x30
 8008928:	d004      	beq.n	8008934 <_svfprintf_r+0x1354>
 800892a:	2330      	movs	r3, #48	@ 0x30
 800892c:	f809 3c01 	strb.w	r3, [r9, #-1]
 8008930:	f1a2 0902 	sub.w	r9, r2, #2
 8008934:	f04f 0a00 	mov.w	sl, #0
 8008938:	ab56      	add	r3, sp, #344	@ 0x158
 800893a:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 800893e:	9514      	str	r5, [sp, #80]	@ 0x50
 8008940:	eba3 0509 	sub.w	r5, r3, r9
 8008944:	4657      	mov	r7, sl
 8008946:	4656      	mov	r6, sl
 8008948:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 800894c:	f7ff b990 	b.w	8007c70 <_svfprintf_r+0x690>
 8008950:	0800d2bc 	.word	0x0800d2bc
 8008954:	0800d2cc 	.word	0x0800d2cc

08008958 <_vfprintf_r>:
 8008958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800895c:	b0d7      	sub	sp, #348	@ 0x15c
 800895e:	4688      	mov	r8, r1
 8008960:	4692      	mov	sl, r2
 8008962:	461c      	mov	r4, r3
 8008964:	461e      	mov	r6, r3
 8008966:	9007      	str	r0, [sp, #28]
 8008968:	f002 fb2c 	bl	800afc4 <_localeconv_r>
 800896c:	6803      	ldr	r3, [r0, #0]
 800896e:	4618      	mov	r0, r3
 8008970:	931a      	str	r3, [sp, #104]	@ 0x68
 8008972:	f7f7 fbed 	bl	8000150 <strlen>
 8008976:	9b07      	ldr	r3, [sp, #28]
 8008978:	9011      	str	r0, [sp, #68]	@ 0x44
 800897a:	b123      	cbz	r3, 8008986 <_vfprintf_r+0x2e>
 800897c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800897e:	b913      	cbnz	r3, 8008986 <_vfprintf_r+0x2e>
 8008980:	9807      	ldr	r0, [sp, #28]
 8008982:	f7fe fab1 	bl	8006ee8 <__sinit>
 8008986:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 800898a:	07d8      	lsls	r0, r3, #31
 800898c:	d407      	bmi.n	800899e <_vfprintf_r+0x46>
 800898e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008992:	0599      	lsls	r1, r3, #22
 8008994:	d403      	bmi.n	800899e <_vfprintf_r+0x46>
 8008996:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 800899a:	f7fe fced 	bl	8007378 <__retarget_lock_acquire_recursive>
 800899e:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 80089a2:	049a      	lsls	r2, r3, #18
 80089a4:	d409      	bmi.n	80089ba <_vfprintf_r+0x62>
 80089a6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80089aa:	f8a8 300c 	strh.w	r3, [r8, #12]
 80089ae:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 80089b2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80089b6:	f8c8 3064 	str.w	r3, [r8, #100]	@ 0x64
 80089ba:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80089be:	071b      	lsls	r3, r3, #28
 80089c0:	d502      	bpl.n	80089c8 <_vfprintf_r+0x70>
 80089c2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80089c6:	b9c3      	cbnz	r3, 80089fa <_vfprintf_r+0xa2>
 80089c8:	4641      	mov	r1, r8
 80089ca:	9807      	ldr	r0, [sp, #28]
 80089cc:	f002 fa06 	bl	800addc <__swsetup_r>
 80089d0:	b198      	cbz	r0, 80089fa <_vfprintf_r+0xa2>
 80089d2:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 80089d6:	07df      	lsls	r7, r3, #31
 80089d8:	d506      	bpl.n	80089e8 <_vfprintf_r+0x90>
 80089da:	f04f 33ff 	mov.w	r3, #4294967295
 80089de:	9313      	str	r3, [sp, #76]	@ 0x4c
 80089e0:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80089e2:	b057      	add	sp, #348	@ 0x15c
 80089e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089e8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80089ec:	059e      	lsls	r6, r3, #22
 80089ee:	d4f4      	bmi.n	80089da <_vfprintf_r+0x82>
 80089f0:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 80089f4:	f7fe fcc1 	bl	800737a <__retarget_lock_release_recursive>
 80089f8:	e7ef      	b.n	80089da <_vfprintf_r+0x82>
 80089fa:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 80089fe:	f003 021a 	and.w	r2, r3, #26
 8008a02:	2a0a      	cmp	r2, #10
 8008a04:	d116      	bne.n	8008a34 <_vfprintf_r+0xdc>
 8008a06:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 8008a0a:	2a00      	cmp	r2, #0
 8008a0c:	db12      	blt.n	8008a34 <_vfprintf_r+0xdc>
 8008a0e:	f8d8 2064 	ldr.w	r2, [r8, #100]	@ 0x64
 8008a12:	07d5      	lsls	r5, r2, #31
 8008a14:	d405      	bmi.n	8008a22 <_vfprintf_r+0xca>
 8008a16:	0598      	lsls	r0, r3, #22
 8008a18:	d403      	bmi.n	8008a22 <_vfprintf_r+0xca>
 8008a1a:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 8008a1e:	f7fe fcac 	bl	800737a <__retarget_lock_release_recursive>
 8008a22:	4623      	mov	r3, r4
 8008a24:	4652      	mov	r2, sl
 8008a26:	4641      	mov	r1, r8
 8008a28:	9807      	ldr	r0, [sp, #28]
 8008a2a:	b057      	add	sp, #348	@ 0x15c
 8008a2c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a30:	f001 b99e 	b.w	8009d70 <__sbprintf>
 8008a34:	2300      	movs	r3, #0
 8008a36:	2200      	movs	r2, #0
 8008a38:	e9cd 332b 	strd	r3, r3, [sp, #172]	@ 0xac
 8008a3c:	9308      	str	r3, [sp, #32]
 8008a3e:	2300      	movs	r3, #0
 8008a40:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8008a44:	2300      	movs	r3, #0
 8008a46:	e9cd 331c 	strd	r3, r3, [sp, #112]	@ 0x70
 8008a4a:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008a4c:	942a      	str	r4, [sp, #168]	@ 0xa8
 8008a4e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008a50:	9316      	str	r3, [sp, #88]	@ 0x58
 8008a52:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008a54:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008a56:	4653      	mov	r3, sl
 8008a58:	461d      	mov	r5, r3
 8008a5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a5e:	b10a      	cbz	r2, 8008a64 <_vfprintf_r+0x10c>
 8008a60:	2a25      	cmp	r2, #37	@ 0x25
 8008a62:	d1f9      	bne.n	8008a58 <_vfprintf_r+0x100>
 8008a64:	ebb5 070a 	subs.w	r7, r5, sl
 8008a68:	d00d      	beq.n	8008a86 <_vfprintf_r+0x12e>
 8008a6a:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8008a6c:	e9c4 a700 	strd	sl, r7, [r4]
 8008a70:	443b      	add	r3, r7
 8008a72:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008a74:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008a76:	3301      	adds	r3, #1
 8008a78:	2b07      	cmp	r3, #7
 8008a7a:	932b      	str	r3, [sp, #172]	@ 0xac
 8008a7c:	dc75      	bgt.n	8008b6a <_vfprintf_r+0x212>
 8008a7e:	3408      	adds	r4, #8
 8008a80:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008a82:	443b      	add	r3, r7
 8008a84:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008a86:	782b      	ldrb	r3, [r5, #0]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	f001 812b 	beq.w	8009ce4 <_vfprintf_r+0x138c>
 8008a8e:	2200      	movs	r2, #0
 8008a90:	1c6b      	adds	r3, r5, #1
 8008a92:	4693      	mov	fp, r2
 8008a94:	f04f 35ff 	mov.w	r5, #4294967295
 8008a98:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8008a9c:	9212      	str	r2, [sp, #72]	@ 0x48
 8008a9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008aa2:	920a      	str	r2, [sp, #40]	@ 0x28
 8008aa4:	9310      	str	r3, [sp, #64]	@ 0x40
 8008aa6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008aa8:	3b20      	subs	r3, #32
 8008aaa:	2b5a      	cmp	r3, #90	@ 0x5a
 8008aac:	f200 859e 	bhi.w	80095ec <_vfprintf_r+0xc94>
 8008ab0:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008ab4:	059c009e 	.word	0x059c009e
 8008ab8:	00a6059c 	.word	0x00a6059c
 8008abc:	059c059c 	.word	0x059c059c
 8008ac0:	0086059c 	.word	0x0086059c
 8008ac4:	059c059c 	.word	0x059c059c
 8008ac8:	00b300a9 	.word	0x00b300a9
 8008acc:	00b0059c 	.word	0x00b0059c
 8008ad0:	059c00b5 	.word	0x059c00b5
 8008ad4:	00d100ce 	.word	0x00d100ce
 8008ad8:	00d100d1 	.word	0x00d100d1
 8008adc:	00d100d1 	.word	0x00d100d1
 8008ae0:	00d100d1 	.word	0x00d100d1
 8008ae4:	00d100d1 	.word	0x00d100d1
 8008ae8:	059c059c 	.word	0x059c059c
 8008aec:	059c059c 	.word	0x059c059c
 8008af0:	059c059c 	.word	0x059c059c
 8008af4:	0140059c 	.word	0x0140059c
 8008af8:	00ff059c 	.word	0x00ff059c
 8008afc:	01400111 	.word	0x01400111
 8008b00:	01400140 	.word	0x01400140
 8008b04:	059c059c 	.word	0x059c059c
 8008b08:	059c059c 	.word	0x059c059c
 8008b0c:	059c00e2 	.word	0x059c00e2
 8008b10:	0497059c 	.word	0x0497059c
 8008b14:	059c059c 	.word	0x059c059c
 8008b18:	04df059c 	.word	0x04df059c
 8008b1c:	04fe059c 	.word	0x04fe059c
 8008b20:	059c059c 	.word	0x059c059c
 8008b24:	059c0520 	.word	0x059c0520
 8008b28:	059c059c 	.word	0x059c059c
 8008b2c:	059c059c 	.word	0x059c059c
 8008b30:	059c059c 	.word	0x059c059c
 8008b34:	0140059c 	.word	0x0140059c
 8008b38:	00ff059c 	.word	0x00ff059c
 8008b3c:	01400113 	.word	0x01400113
 8008b40:	01400140 	.word	0x01400140
 8008b44:	011300e5 	.word	0x011300e5
 8008b48:	059c00f9 	.word	0x059c00f9
 8008b4c:	059c00f2 	.word	0x059c00f2
 8008b50:	04990477 	.word	0x04990477
 8008b54:	00f904ce 	.word	0x00f904ce
 8008b58:	04df059c 	.word	0x04df059c
 8008b5c:	0500009c 	.word	0x0500009c
 8008b60:	059c059c 	.word	0x059c059c
 8008b64:	059c0065 	.word	0x059c0065
 8008b68:	009c      	.short	0x009c
 8008b6a:	4641      	mov	r1, r8
 8008b6c:	9807      	ldr	r0, [sp, #28]
 8008b6e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008b70:	f001 f93e 	bl	8009df0 <__sprint_r>
 8008b74:	2800      	cmp	r0, #0
 8008b76:	f040 8145 	bne.w	8008e04 <_vfprintf_r+0x4ac>
 8008b7a:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008b7c:	e780      	b.n	8008a80 <_vfprintf_r+0x128>
 8008b7e:	4bab      	ldr	r3, [pc, #684]	@ (8008e2c <_vfprintf_r+0x4d4>)
 8008b80:	931d      	str	r3, [sp, #116]	@ 0x74
 8008b82:	f01b 0320 	ands.w	r3, fp, #32
 8008b86:	f000 84b8 	beq.w	80094fa <_vfprintf_r+0xba2>
 8008b8a:	3607      	adds	r6, #7
 8008b8c:	f026 0307 	bic.w	r3, r6, #7
 8008b90:	461a      	mov	r2, r3
 8008b92:	f852 6b08 	ldr.w	r6, [r2], #8
 8008b96:	685f      	ldr	r7, [r3, #4]
 8008b98:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008b9a:	f01b 0f01 	tst.w	fp, #1
 8008b9e:	d00a      	beq.n	8008bb6 <_vfprintf_r+0x25e>
 8008ba0:	ea56 0307 	orrs.w	r3, r6, r7
 8008ba4:	d007      	beq.n	8008bb6 <_vfprintf_r+0x25e>
 8008ba6:	2330      	movs	r3, #48	@ 0x30
 8008ba8:	f88d 308c 	strb.w	r3, [sp, #140]	@ 0x8c
 8008bac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bae:	f04b 0b02 	orr.w	fp, fp, #2
 8008bb2:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 8008bb6:	2302      	movs	r3, #2
 8008bb8:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8008bbc:	f000 bc21 	b.w	8009402 <_vfprintf_r+0xaaa>
 8008bc0:	9807      	ldr	r0, [sp, #28]
 8008bc2:	f002 f9ff 	bl	800afc4 <_localeconv_r>
 8008bc6:	6843      	ldr	r3, [r0, #4]
 8008bc8:	4618      	mov	r0, r3
 8008bca:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008bcc:	f7f7 fac0 	bl	8000150 <strlen>
 8008bd0:	9016      	str	r0, [sp, #88]	@ 0x58
 8008bd2:	9807      	ldr	r0, [sp, #28]
 8008bd4:	f002 f9f6 	bl	800afc4 <_localeconv_r>
 8008bd8:	6883      	ldr	r3, [r0, #8]
 8008bda:	930d      	str	r3, [sp, #52]	@ 0x34
 8008bdc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008bde:	b12b      	cbz	r3, 8008bec <_vfprintf_r+0x294>
 8008be0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008be2:	b11b      	cbz	r3, 8008bec <_vfprintf_r+0x294>
 8008be4:	781b      	ldrb	r3, [r3, #0]
 8008be6:	b10b      	cbz	r3, 8008bec <_vfprintf_r+0x294>
 8008be8:	f44b 6b80 	orr.w	fp, fp, #1024	@ 0x400
 8008bec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008bee:	e756      	b.n	8008a9e <_vfprintf_r+0x146>
 8008bf0:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d1f9      	bne.n	8008bec <_vfprintf_r+0x294>
 8008bf8:	2320      	movs	r3, #32
 8008bfa:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8008bfe:	e7f5      	b.n	8008bec <_vfprintf_r+0x294>
 8008c00:	f04b 0b01 	orr.w	fp, fp, #1
 8008c04:	e7f2      	b.n	8008bec <_vfprintf_r+0x294>
 8008c06:	f856 3b04 	ldr.w	r3, [r6], #4
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	9312      	str	r3, [sp, #72]	@ 0x48
 8008c0e:	daed      	bge.n	8008bec <_vfprintf_r+0x294>
 8008c10:	425b      	negs	r3, r3
 8008c12:	9312      	str	r3, [sp, #72]	@ 0x48
 8008c14:	f04b 0b04 	orr.w	fp, fp, #4
 8008c18:	e7e8      	b.n	8008bec <_vfprintf_r+0x294>
 8008c1a:	232b      	movs	r3, #43	@ 0x2b
 8008c1c:	e7ed      	b.n	8008bfa <_vfprintf_r+0x2a2>
 8008c1e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008c20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c24:	2a2a      	cmp	r2, #42	@ 0x2a
 8008c26:	920a      	str	r2, [sp, #40]	@ 0x28
 8008c28:	d10f      	bne.n	8008c4a <_vfprintf_r+0x2f2>
 8008c2a:	f856 5b04 	ldr.w	r5, [r6], #4
 8008c2e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008c30:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8008c34:	e7da      	b.n	8008bec <_vfprintf_r+0x294>
 8008c36:	fb01 2505 	mla	r5, r1, r5, r2
 8008c3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c3e:	920a      	str	r2, [sp, #40]	@ 0x28
 8008c40:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c42:	3a30      	subs	r2, #48	@ 0x30
 8008c44:	2a09      	cmp	r2, #9
 8008c46:	d9f6      	bls.n	8008c36 <_vfprintf_r+0x2de>
 8008c48:	e72c      	b.n	8008aa4 <_vfprintf_r+0x14c>
 8008c4a:	2500      	movs	r5, #0
 8008c4c:	210a      	movs	r1, #10
 8008c4e:	e7f7      	b.n	8008c40 <_vfprintf_r+0x2e8>
 8008c50:	f04b 0b80 	orr.w	fp, fp, #128	@ 0x80
 8008c54:	e7ca      	b.n	8008bec <_vfprintf_r+0x294>
 8008c56:	2200      	movs	r2, #0
 8008c58:	210a      	movs	r1, #10
 8008c5a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008c5c:	9212      	str	r2, [sp, #72]	@ 0x48
 8008c5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c60:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008c62:	3a30      	subs	r2, #48	@ 0x30
 8008c64:	fb01 2200 	mla	r2, r1, r0, r2
 8008c68:	9212      	str	r2, [sp, #72]	@ 0x48
 8008c6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c6e:	920a      	str	r2, [sp, #40]	@ 0x28
 8008c70:	3a30      	subs	r2, #48	@ 0x30
 8008c72:	2a09      	cmp	r2, #9
 8008c74:	d9f3      	bls.n	8008c5e <_vfprintf_r+0x306>
 8008c76:	e715      	b.n	8008aa4 <_vfprintf_r+0x14c>
 8008c78:	f04b 0b08 	orr.w	fp, fp, #8
 8008c7c:	e7b6      	b.n	8008bec <_vfprintf_r+0x294>
 8008c7e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008c80:	781b      	ldrb	r3, [r3, #0]
 8008c82:	2b68      	cmp	r3, #104	@ 0x68
 8008c84:	bf01      	itttt	eq
 8008c86:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8008c88:	f44b 7b00 	orreq.w	fp, fp, #512	@ 0x200
 8008c8c:	3301      	addeq	r3, #1
 8008c8e:	9310      	streq	r3, [sp, #64]	@ 0x40
 8008c90:	bf18      	it	ne
 8008c92:	f04b 0b40 	orrne.w	fp, fp, #64	@ 0x40
 8008c96:	e7a9      	b.n	8008bec <_vfprintf_r+0x294>
 8008c98:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008c9a:	781b      	ldrb	r3, [r3, #0]
 8008c9c:	2b6c      	cmp	r3, #108	@ 0x6c
 8008c9e:	d105      	bne.n	8008cac <_vfprintf_r+0x354>
 8008ca0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008ca2:	3301      	adds	r3, #1
 8008ca4:	9310      	str	r3, [sp, #64]	@ 0x40
 8008ca6:	f04b 0b20 	orr.w	fp, fp, #32
 8008caa:	e79f      	b.n	8008bec <_vfprintf_r+0x294>
 8008cac:	f04b 0b10 	orr.w	fp, fp, #16
 8008cb0:	e79c      	b.n	8008bec <_vfprintf_r+0x294>
 8008cb2:	4632      	mov	r2, r6
 8008cb4:	f852 3b04 	ldr.w	r3, [r2], #4
 8008cb8:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008cc0:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8008cc4:	4699      	mov	r9, r3
 8008cc6:	2501      	movs	r5, #1
 8008cc8:	461f      	mov	r7, r3
 8008cca:	461e      	mov	r6, r3
 8008ccc:	9314      	str	r3, [sp, #80]	@ 0x50
 8008cce:	930c      	str	r3, [sp, #48]	@ 0x30
 8008cd0:	f10d 0af4 	add.w	sl, sp, #244	@ 0xf4
 8008cd4:	e1d6      	b.n	8009084 <_vfprintf_r+0x72c>
 8008cd6:	f04b 0b10 	orr.w	fp, fp, #16
 8008cda:	f01b 0f20 	tst.w	fp, #32
 8008cde:	d011      	beq.n	8008d04 <_vfprintf_r+0x3ac>
 8008ce0:	3607      	adds	r6, #7
 8008ce2:	f026 0307 	bic.w	r3, r6, #7
 8008ce6:	461a      	mov	r2, r3
 8008ce8:	f852 6b08 	ldr.w	r6, [r2], #8
 8008cec:	685f      	ldr	r7, [r3, #4]
 8008cee:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008cf0:	2f00      	cmp	r7, #0
 8008cf2:	da05      	bge.n	8008d00 <_vfprintf_r+0x3a8>
 8008cf4:	232d      	movs	r3, #45	@ 0x2d
 8008cf6:	4276      	negs	r6, r6
 8008cf8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8008cfc:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8008d00:	2301      	movs	r3, #1
 8008d02:	e381      	b.n	8009408 <_vfprintf_r+0xab0>
 8008d04:	4633      	mov	r3, r6
 8008d06:	f853 7b04 	ldr.w	r7, [r3], #4
 8008d0a:	f01b 0f10 	tst.w	fp, #16
 8008d0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d10:	d002      	beq.n	8008d18 <_vfprintf_r+0x3c0>
 8008d12:	463e      	mov	r6, r7
 8008d14:	17ff      	asrs	r7, r7, #31
 8008d16:	e7eb      	b.n	8008cf0 <_vfprintf_r+0x398>
 8008d18:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 8008d1c:	d003      	beq.n	8008d26 <_vfprintf_r+0x3ce>
 8008d1e:	b23e      	sxth	r6, r7
 8008d20:	f347 37c0 	sbfx	r7, r7, #15, #1
 8008d24:	e7e4      	b.n	8008cf0 <_vfprintf_r+0x398>
 8008d26:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 8008d2a:	d0f2      	beq.n	8008d12 <_vfprintf_r+0x3ba>
 8008d2c:	b27e      	sxtb	r6, r7
 8008d2e:	f347 17c0 	sbfx	r7, r7, #7, #1
 8008d32:	e7dd      	b.n	8008cf0 <_vfprintf_r+0x398>
 8008d34:	3607      	adds	r6, #7
 8008d36:	f026 0307 	bic.w	r3, r6, #7
 8008d3a:	4619      	mov	r1, r3
 8008d3c:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8008d40:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8008d44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d46:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008d48:	931e      	str	r3, [sp, #120]	@ 0x78
 8008d4a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008d54:	931f      	str	r3, [sp, #124]	@ 0x7c
 8008d56:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8008d5a:	4b35      	ldr	r3, [pc, #212]	@ (8008e30 <_vfprintf_r+0x4d8>)
 8008d5c:	f7f7 fe56 	bl	8000a0c <__aeabi_dcmpun>
 8008d60:	bb08      	cbnz	r0, 8008da6 <_vfprintf_r+0x44e>
 8008d62:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8008d66:	f04f 32ff 	mov.w	r2, #4294967295
 8008d6a:	4b31      	ldr	r3, [pc, #196]	@ (8008e30 <_vfprintf_r+0x4d8>)
 8008d6c:	f7f7 fe30 	bl	80009d0 <__aeabi_dcmple>
 8008d70:	b9c8      	cbnz	r0, 8008da6 <_vfprintf_r+0x44e>
 8008d72:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008d76:	2200      	movs	r2, #0
 8008d78:	2300      	movs	r3, #0
 8008d7a:	f7f7 fe1f 	bl	80009bc <__aeabi_dcmplt>
 8008d7e:	b110      	cbz	r0, 8008d86 <_vfprintf_r+0x42e>
 8008d80:	232d      	movs	r3, #45	@ 0x2d
 8008d82:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8008d86:	4a2b      	ldr	r2, [pc, #172]	@ (8008e34 <_vfprintf_r+0x4dc>)
 8008d88:	4b2b      	ldr	r3, [pc, #172]	@ (8008e38 <_vfprintf_r+0x4e0>)
 8008d8a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008d8c:	f04f 0900 	mov.w	r9, #0
 8008d90:	2947      	cmp	r1, #71	@ 0x47
 8008d92:	bfd4      	ite	le
 8008d94:	4692      	movle	sl, r2
 8008d96:	469a      	movgt	sl, r3
 8008d98:	2503      	movs	r5, #3
 8008d9a:	f02b 0b80 	bic.w	fp, fp, #128	@ 0x80
 8008d9e:	f8cd 9050 	str.w	r9, [sp, #80]	@ 0x50
 8008da2:	f000 bfdb 	b.w	8009d5c <_vfprintf_r+0x1404>
 8008da6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008daa:	4610      	mov	r0, r2
 8008dac:	4619      	mov	r1, r3
 8008dae:	f7f7 fe2d 	bl	8000a0c <__aeabi_dcmpun>
 8008db2:	4681      	mov	r9, r0
 8008db4:	b140      	cbz	r0, 8008dc8 <_vfprintf_r+0x470>
 8008db6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008db8:	4a20      	ldr	r2, [pc, #128]	@ (8008e3c <_vfprintf_r+0x4e4>)
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	bfbc      	itt	lt
 8008dbe:	232d      	movlt	r3, #45	@ 0x2d
 8008dc0:	f88d 308b 	strblt.w	r3, [sp, #139]	@ 0x8b
 8008dc4:	4b1e      	ldr	r3, [pc, #120]	@ (8008e40 <_vfprintf_r+0x4e8>)
 8008dc6:	e7e0      	b.n	8008d8a <_vfprintf_r+0x432>
 8008dc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008dca:	2b61      	cmp	r3, #97	@ 0x61
 8008dcc:	d02c      	beq.n	8008e28 <_vfprintf_r+0x4d0>
 8008dce:	2b41      	cmp	r3, #65	@ 0x41
 8008dd0:	d138      	bne.n	8008e44 <_vfprintf_r+0x4ec>
 8008dd2:	2358      	movs	r3, #88	@ 0x58
 8008dd4:	2230      	movs	r2, #48	@ 0x30
 8008dd6:	2d63      	cmp	r5, #99	@ 0x63
 8008dd8:	f88d 208c 	strb.w	r2, [sp, #140]	@ 0x8c
 8008ddc:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 8008de0:	f04b 0b02 	orr.w	fp, fp, #2
 8008de4:	f340 80b1 	ble.w	8008f4a <_vfprintf_r+0x5f2>
 8008de8:	9807      	ldr	r0, [sp, #28]
 8008dea:	1c69      	adds	r1, r5, #1
 8008dec:	f7fd fdaa 	bl	8006944 <_malloc_r>
 8008df0:	4682      	mov	sl, r0
 8008df2:	2800      	cmp	r0, #0
 8008df4:	f040 80ae 	bne.w	8008f54 <_vfprintf_r+0x5fc>
 8008df8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008dfc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e00:	f8a8 300c 	strh.w	r3, [r8, #12]
 8008e04:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8008e08:	07d9      	lsls	r1, r3, #31
 8008e0a:	d407      	bmi.n	8008e1c <_vfprintf_r+0x4c4>
 8008e0c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008e10:	059a      	lsls	r2, r3, #22
 8008e12:	d403      	bmi.n	8008e1c <_vfprintf_r+0x4c4>
 8008e14:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 8008e18:	f7fe faaf 	bl	800737a <__retarget_lock_release_recursive>
 8008e1c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008e20:	065b      	lsls	r3, r3, #25
 8008e22:	f57f addd 	bpl.w	80089e0 <_vfprintf_r+0x88>
 8008e26:	e5d8      	b.n	80089da <_vfprintf_r+0x82>
 8008e28:	2378      	movs	r3, #120	@ 0x78
 8008e2a:	e7d3      	b.n	8008dd4 <_vfprintf_r+0x47c>
 8008e2c:	0800d298 	.word	0x0800d298
 8008e30:	7fefffff 	.word	0x7fefffff
 8008e34:	0800d288 	.word	0x0800d288
 8008e38:	0800d28c 	.word	0x0800d28c
 8008e3c:	0800d290 	.word	0x0800d290
 8008e40:	0800d294 	.word	0x0800d294
 8008e44:	1c69      	adds	r1, r5, #1
 8008e46:	f000 8087 	beq.w	8008f58 <_vfprintf_r+0x600>
 8008e4a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e4c:	f023 0320 	bic.w	r3, r3, #32
 8008e50:	2b47      	cmp	r3, #71	@ 0x47
 8008e52:	d102      	bne.n	8008e5a <_vfprintf_r+0x502>
 8008e54:	b90d      	cbnz	r5, 8008e5a <_vfprintf_r+0x502>
 8008e56:	46a9      	mov	r9, r5
 8008e58:	2501      	movs	r5, #1
 8008e5a:	f44b 7380 	orr.w	r3, fp, #256	@ 0x100
 8008e5e:	9315      	str	r3, [sp, #84]	@ 0x54
 8008e60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	da7a      	bge.n	8008f5c <_vfprintf_r+0x604>
 8008e66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e68:	9318      	str	r3, [sp, #96]	@ 0x60
 8008e6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e6c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8008e70:	9319      	str	r3, [sp, #100]	@ 0x64
 8008e72:	232d      	movs	r3, #45	@ 0x2d
 8008e74:	9320      	str	r3, [sp, #128]	@ 0x80
 8008e76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e78:	f023 0320 	bic.w	r3, r3, #32
 8008e7c:	2b41      	cmp	r3, #65	@ 0x41
 8008e7e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008e80:	f040 81d8 	bne.w	8009234 <_vfprintf_r+0x8dc>
 8008e84:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8008e88:	aa24      	add	r2, sp, #144	@ 0x90
 8008e8a:	f002 f8f1 	bl	800b070 <frexp>
 8008e8e:	2200      	movs	r2, #0
 8008e90:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8008e94:	f7f7 fb20 	bl	80004d8 <__aeabi_dmul>
 8008e98:	4602      	mov	r2, r0
 8008e9a:	460b      	mov	r3, r1
 8008e9c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	f7f7 fd80 	bl	80009a8 <__aeabi_dcmpeq>
 8008ea8:	b108      	cbz	r0, 8008eae <_vfprintf_r+0x556>
 8008eaa:	2301      	movs	r3, #1
 8008eac:	9324      	str	r3, [sp, #144]	@ 0x90
 8008eae:	4a2f      	ldr	r2, [pc, #188]	@ (8008f6c <_vfprintf_r+0x614>)
 8008eb0:	4b2f      	ldr	r3, [pc, #188]	@ (8008f70 <_vfprintf_r+0x618>)
 8008eb2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008eb4:	4656      	mov	r6, sl
 8008eb6:	2961      	cmp	r1, #97	@ 0x61
 8008eb8:	bf18      	it	ne
 8008eba:	461a      	movne	r2, r3
 8008ebc:	1e6f      	subs	r7, r5, #1
 8008ebe:	9214      	str	r2, [sp, #80]	@ 0x50
 8008ec0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	4b2b      	ldr	r3, [pc, #172]	@ (8008f74 <_vfprintf_r+0x61c>)
 8008ec8:	f7f7 fb06 	bl	80004d8 <__aeabi_dmul>
 8008ecc:	4602      	mov	r2, r0
 8008ece:	460b      	mov	r3, r1
 8008ed0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008ed4:	f7f7 fdb0 	bl	8000a38 <__aeabi_d2iz>
 8008ed8:	9017      	str	r0, [sp, #92]	@ 0x5c
 8008eda:	f7f7 fa93 	bl	8000404 <__aeabi_i2d>
 8008ede:	4602      	mov	r2, r0
 8008ee0:	460b      	mov	r3, r1
 8008ee2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008ee6:	f7f7 f93f 	bl	8000168 <__aeabi_dsub>
 8008eea:	4602      	mov	r2, r0
 8008eec:	460b      	mov	r3, r1
 8008eee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008ef2:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008ef4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008ef6:	5c9b      	ldrb	r3, [r3, r2]
 8008ef8:	1c7a      	adds	r2, r7, #1
 8008efa:	f806 3b01 	strb.w	r3, [r6], #1
 8008efe:	d006      	beq.n	8008f0e <_vfprintf_r+0x5b6>
 8008f00:	1e7b      	subs	r3, r7, #1
 8008f02:	9321      	str	r3, [sp, #132]	@ 0x84
 8008f04:	2200      	movs	r2, #0
 8008f06:	2300      	movs	r3, #0
 8008f08:	f7f7 fd4e 	bl	80009a8 <__aeabi_dcmpeq>
 8008f0c:	b360      	cbz	r0, 8008f68 <_vfprintf_r+0x610>
 8008f0e:	2200      	movs	r2, #0
 8008f10:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008f14:	4b18      	ldr	r3, [pc, #96]	@ (8008f78 <_vfprintf_r+0x620>)
 8008f16:	f7f7 fd6f 	bl	80009f8 <__aeabi_dcmpgt>
 8008f1a:	bb78      	cbnz	r0, 8008f7c <_vfprintf_r+0x624>
 8008f1c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008f20:	2200      	movs	r2, #0
 8008f22:	4b15      	ldr	r3, [pc, #84]	@ (8008f78 <_vfprintf_r+0x620>)
 8008f24:	f7f7 fd40 	bl	80009a8 <__aeabi_dcmpeq>
 8008f28:	b110      	cbz	r0, 8008f30 <_vfprintf_r+0x5d8>
 8008f2a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008f2c:	07db      	lsls	r3, r3, #31
 8008f2e:	d425      	bmi.n	8008f7c <_vfprintf_r+0x624>
 8008f30:	4633      	mov	r3, r6
 8008f32:	2030      	movs	r0, #48	@ 0x30
 8008f34:	19f1      	adds	r1, r6, r7
 8008f36:	1aca      	subs	r2, r1, r3
 8008f38:	2a00      	cmp	r2, #0
 8008f3a:	f280 8178 	bge.w	800922e <_vfprintf_r+0x8d6>
 8008f3e:	1c7b      	adds	r3, r7, #1
 8008f40:	3701      	adds	r7, #1
 8008f42:	bfb8      	it	lt
 8008f44:	2300      	movlt	r3, #0
 8008f46:	441e      	add	r6, r3
 8008f48:	e02c      	b.n	8008fa4 <_vfprintf_r+0x64c>
 8008f4a:	f04f 0900 	mov.w	r9, #0
 8008f4e:	f10d 0af4 	add.w	sl, sp, #244	@ 0xf4
 8008f52:	e782      	b.n	8008e5a <_vfprintf_r+0x502>
 8008f54:	4681      	mov	r9, r0
 8008f56:	e780      	b.n	8008e5a <_vfprintf_r+0x502>
 8008f58:	2506      	movs	r5, #6
 8008f5a:	e77e      	b.n	8008e5a <_vfprintf_r+0x502>
 8008f5c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008f60:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 8008f64:	2300      	movs	r3, #0
 8008f66:	e785      	b.n	8008e74 <_vfprintf_r+0x51c>
 8008f68:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8008f6a:	e7a9      	b.n	8008ec0 <_vfprintf_r+0x568>
 8008f6c:	0800d298 	.word	0x0800d298
 8008f70:	0800d2a9 	.word	0x0800d2a9
 8008f74:	40300000 	.word	0x40300000
 8008f78:	3fe00000 	.word	0x3fe00000
 8008f7c:	2030      	movs	r0, #48	@ 0x30
 8008f7e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008f80:	9628      	str	r6, [sp, #160]	@ 0xa0
 8008f82:	7bd9      	ldrb	r1, [r3, #15]
 8008f84:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8008f86:	1e53      	subs	r3, r2, #1
 8008f88:	9328      	str	r3, [sp, #160]	@ 0xa0
 8008f8a:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8008f8e:	428b      	cmp	r3, r1
 8008f90:	f000 814a 	beq.w	8009228 <_vfprintf_r+0x8d0>
 8008f94:	2b39      	cmp	r3, #57	@ 0x39
 8008f96:	bf0b      	itete	eq
 8008f98:	9b14      	ldreq	r3, [sp, #80]	@ 0x50
 8008f9a:	3301      	addne	r3, #1
 8008f9c:	7a9b      	ldrbeq	r3, [r3, #10]
 8008f9e:	b2db      	uxtbne	r3, r3
 8008fa0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008fa4:	eba6 030a 	sub.w	r3, r6, sl
 8008fa8:	9308      	str	r3, [sp, #32]
 8008faa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008fac:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 8008fae:	2b47      	cmp	r3, #71	@ 0x47
 8008fb0:	f040 8189 	bne.w	80092c6 <_vfprintf_r+0x96e>
 8008fb4:	1cf0      	adds	r0, r6, #3
 8008fb6:	db02      	blt.n	8008fbe <_vfprintf_r+0x666>
 8008fb8:	42b5      	cmp	r5, r6
 8008fba:	f280 81a7 	bge.w	800930c <_vfprintf_r+0x9b4>
 8008fbe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008fc0:	3b02      	subs	r3, #2
 8008fc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008fc4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008fc6:	f89d 2028 	ldrb.w	r2, [sp, #40]	@ 0x28
 8008fca:	f021 0120 	bic.w	r1, r1, #32
 8008fce:	2941      	cmp	r1, #65	@ 0x41
 8008fd0:	bf08      	it	eq
 8008fd2:	320f      	addeq	r2, #15
 8008fd4:	f106 33ff 	add.w	r3, r6, #4294967295
 8008fd8:	bf06      	itte	eq
 8008fda:	b2d2      	uxtbeq	r2, r2
 8008fdc:	2101      	moveq	r1, #1
 8008fde:	2100      	movne	r1, #0
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	f88d 2098 	strb.w	r2, [sp, #152]	@ 0x98
 8008fe6:	bfb4      	ite	lt
 8008fe8:	222d      	movlt	r2, #45	@ 0x2d
 8008fea:	222b      	movge	r2, #43	@ 0x2b
 8008fec:	9324      	str	r3, [sp, #144]	@ 0x90
 8008fee:	bfb8      	it	lt
 8008ff0:	f1c6 0301 	rsblt	r3, r6, #1
 8008ff4:	2b09      	cmp	r3, #9
 8008ff6:	f88d 2099 	strb.w	r2, [sp, #153]	@ 0x99
 8008ffa:	f340 817a 	ble.w	80092f2 <_vfprintf_r+0x99a>
 8008ffe:	260a      	movs	r6, #10
 8009000:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8009004:	fbb3 f5f6 	udiv	r5, r3, r6
 8009008:	4602      	mov	r2, r0
 800900a:	fb06 3115 	mls	r1, r6, r5, r3
 800900e:	3130      	adds	r1, #48	@ 0x30
 8009010:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009014:	4619      	mov	r1, r3
 8009016:	2963      	cmp	r1, #99	@ 0x63
 8009018:	462b      	mov	r3, r5
 800901a:	f100 30ff 	add.w	r0, r0, #4294967295
 800901e:	dcf1      	bgt.n	8009004 <_vfprintf_r+0x6ac>
 8009020:	3330      	adds	r3, #48	@ 0x30
 8009022:	1e91      	subs	r1, r2, #2
 8009024:	f800 3c01 	strb.w	r3, [r0, #-1]
 8009028:	460b      	mov	r3, r1
 800902a:	f10d 0599 	add.w	r5, sp, #153	@ 0x99
 800902e:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8009032:	4283      	cmp	r3, r0
 8009034:	f0c0 8158 	bcc.w	80092e8 <_vfprintf_r+0x990>
 8009038:	f10d 03a9 	add.w	r3, sp, #169	@ 0xa9
 800903c:	1a9b      	subs	r3, r3, r2
 800903e:	4281      	cmp	r1, r0
 8009040:	bf88      	it	hi
 8009042:	2300      	movhi	r3, #0
 8009044:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 8009048:	441a      	add	r2, r3
 800904a:	ab26      	add	r3, sp, #152	@ 0x98
 800904c:	1ad3      	subs	r3, r2, r3
 800904e:	9a08      	ldr	r2, [sp, #32]
 8009050:	931c      	str	r3, [sp, #112]	@ 0x70
 8009052:	2a01      	cmp	r2, #1
 8009054:	eb03 0502 	add.w	r5, r3, r2
 8009058:	dc02      	bgt.n	8009060 <_vfprintf_r+0x708>
 800905a:	f01b 0f01 	tst.w	fp, #1
 800905e:	d001      	beq.n	8009064 <_vfprintf_r+0x70c>
 8009060:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009062:	441d      	add	r5, r3
 8009064:	2700      	movs	r7, #0
 8009066:	463e      	mov	r6, r7
 8009068:	f42b 6380 	bic.w	r3, fp, #1024	@ 0x400
 800906c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009070:	9315      	str	r3, [sp, #84]	@ 0x54
 8009072:	970c      	str	r7, [sp, #48]	@ 0x30
 8009074:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009076:	2b00      	cmp	r3, #0
 8009078:	f040 818f 	bne.w	800939a <_vfprintf_r+0xa42>
 800907c:	2300      	movs	r3, #0
 800907e:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 8009082:	9314      	str	r3, [sp, #80]	@ 0x50
 8009084:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009086:	42ab      	cmp	r3, r5
 8009088:	bfb8      	it	lt
 800908a:	462b      	movlt	r3, r5
 800908c:	9315      	str	r3, [sp, #84]	@ 0x54
 800908e:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 8009092:	b113      	cbz	r3, 800909a <_vfprintf_r+0x742>
 8009094:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009096:	3301      	adds	r3, #1
 8009098:	9315      	str	r3, [sp, #84]	@ 0x54
 800909a:	f01b 0302 	ands.w	r3, fp, #2
 800909e:	9320      	str	r3, [sp, #128]	@ 0x80
 80090a0:	bf1e      	ittt	ne
 80090a2:	9b15      	ldrne	r3, [sp, #84]	@ 0x54
 80090a4:	3302      	addne	r3, #2
 80090a6:	9315      	strne	r3, [sp, #84]	@ 0x54
 80090a8:	f01b 0384 	ands.w	r3, fp, #132	@ 0x84
 80090ac:	9321      	str	r3, [sp, #132]	@ 0x84
 80090ae:	d121      	bne.n	80090f4 <_vfprintf_r+0x79c>
 80090b0:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80090b2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80090b4:	1a9b      	subs	r3, r3, r2
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	9317      	str	r3, [sp, #92]	@ 0x5c
 80090ba:	dd1b      	ble.n	80090f4 <_vfprintf_r+0x79c>
 80090bc:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 80090c0:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80090c2:	3201      	adds	r2, #1
 80090c4:	2810      	cmp	r0, #16
 80090c6:	489e      	ldr	r0, [pc, #632]	@ (8009340 <_vfprintf_r+0x9e8>)
 80090c8:	f104 0108 	add.w	r1, r4, #8
 80090cc:	6020      	str	r0, [r4, #0]
 80090ce:	f300 8299 	bgt.w	8009604 <_vfprintf_r+0xcac>
 80090d2:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80090d4:	2a07      	cmp	r2, #7
 80090d6:	4403      	add	r3, r0
 80090d8:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 80090dc:	6060      	str	r0, [r4, #4]
 80090de:	f340 82a6 	ble.w	800962e <_vfprintf_r+0xcd6>
 80090e2:	4641      	mov	r1, r8
 80090e4:	9807      	ldr	r0, [sp, #28]
 80090e6:	aa2a      	add	r2, sp, #168	@ 0xa8
 80090e8:	f000 fe82 	bl	8009df0 <__sprint_r>
 80090ec:	2800      	cmp	r0, #0
 80090ee:	f040 85d7 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 80090f2:	ac2d      	add	r4, sp, #180	@ 0xb4
 80090f4:	f89d 208b 	ldrb.w	r2, [sp, #139]	@ 0x8b
 80090f8:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80090fa:	b16a      	cbz	r2, 8009118 <_vfprintf_r+0x7c0>
 80090fc:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 8009100:	6022      	str	r2, [r4, #0]
 8009102:	2201      	movs	r2, #1
 8009104:	4413      	add	r3, r2
 8009106:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009108:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800910a:	6062      	str	r2, [r4, #4]
 800910c:	4413      	add	r3, r2
 800910e:	2b07      	cmp	r3, #7
 8009110:	932b      	str	r3, [sp, #172]	@ 0xac
 8009112:	f300 828e 	bgt.w	8009632 <_vfprintf_r+0xcda>
 8009116:	3408      	adds	r4, #8
 8009118:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800911a:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800911c:	b162      	cbz	r2, 8009138 <_vfprintf_r+0x7e0>
 800911e:	aa23      	add	r2, sp, #140	@ 0x8c
 8009120:	6022      	str	r2, [r4, #0]
 8009122:	2202      	movs	r2, #2
 8009124:	4413      	add	r3, r2
 8009126:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009128:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800912a:	6062      	str	r2, [r4, #4]
 800912c:	3301      	adds	r3, #1
 800912e:	2b07      	cmp	r3, #7
 8009130:	932b      	str	r3, [sp, #172]	@ 0xac
 8009132:	f300 8288 	bgt.w	8009646 <_vfprintf_r+0xcee>
 8009136:	3408      	adds	r4, #8
 8009138:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800913a:	2b80      	cmp	r3, #128	@ 0x80
 800913c:	d121      	bne.n	8009182 <_vfprintf_r+0x82a>
 800913e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009140:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009142:	1a9b      	subs	r3, r3, r2
 8009144:	2b00      	cmp	r3, #0
 8009146:	9317      	str	r3, [sp, #92]	@ 0x5c
 8009148:	dd1b      	ble.n	8009182 <_vfprintf_r+0x82a>
 800914a:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 800914e:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8009150:	3201      	adds	r2, #1
 8009152:	2810      	cmp	r0, #16
 8009154:	487b      	ldr	r0, [pc, #492]	@ (8009344 <_vfprintf_r+0x9ec>)
 8009156:	f104 0108 	add.w	r1, r4, #8
 800915a:	6020      	str	r0, [r4, #0]
 800915c:	f300 827d 	bgt.w	800965a <_vfprintf_r+0xd02>
 8009160:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8009162:	2a07      	cmp	r2, #7
 8009164:	4403      	add	r3, r0
 8009166:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800916a:	6060      	str	r0, [r4, #4]
 800916c:	f340 828a 	ble.w	8009684 <_vfprintf_r+0xd2c>
 8009170:	4641      	mov	r1, r8
 8009172:	9807      	ldr	r0, [sp, #28]
 8009174:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009176:	f000 fe3b 	bl	8009df0 <__sprint_r>
 800917a:	2800      	cmp	r0, #0
 800917c:	f040 8590 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009180:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009182:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009184:	1b5b      	subs	r3, r3, r5
 8009186:	2b00      	cmp	r3, #0
 8009188:	9314      	str	r3, [sp, #80]	@ 0x50
 800918a:	dd1b      	ble.n	80091c4 <_vfprintf_r+0x86c>
 800918c:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8009190:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8009192:	3201      	adds	r2, #1
 8009194:	2810      	cmp	r0, #16
 8009196:	486b      	ldr	r0, [pc, #428]	@ (8009344 <_vfprintf_r+0x9ec>)
 8009198:	f104 0108 	add.w	r1, r4, #8
 800919c:	6020      	str	r0, [r4, #0]
 800919e:	f300 8273 	bgt.w	8009688 <_vfprintf_r+0xd30>
 80091a2:	9814      	ldr	r0, [sp, #80]	@ 0x50
 80091a4:	2a07      	cmp	r2, #7
 80091a6:	4403      	add	r3, r0
 80091a8:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 80091ac:	6060      	str	r0, [r4, #4]
 80091ae:	f340 8280 	ble.w	80096b2 <_vfprintf_r+0xd5a>
 80091b2:	4641      	mov	r1, r8
 80091b4:	9807      	ldr	r0, [sp, #28]
 80091b6:	aa2a      	add	r2, sp, #168	@ 0xa8
 80091b8:	f000 fe1a 	bl	8009df0 <__sprint_r>
 80091bc:	2800      	cmp	r0, #0
 80091be:	f040 856f 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 80091c2:	ac2d      	add	r4, sp, #180	@ 0xb4
 80091c4:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80091c6:	f41b 7f80 	tst.w	fp, #256	@ 0x100
 80091ca:	9314      	str	r3, [sp, #80]	@ 0x50
 80091cc:	f040 8278 	bne.w	80096c0 <_vfprintf_r+0xd68>
 80091d0:	e9c4 a500 	strd	sl, r5, [r4]
 80091d4:	441d      	add	r5, r3
 80091d6:	952c      	str	r5, [sp, #176]	@ 0xb0
 80091d8:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80091da:	3301      	adds	r3, #1
 80091dc:	2b07      	cmp	r3, #7
 80091de:	932b      	str	r3, [sp, #172]	@ 0xac
 80091e0:	f300 82b4 	bgt.w	800974c <_vfprintf_r+0xdf4>
 80091e4:	3408      	adds	r4, #8
 80091e6:	f01b 0f04 	tst.w	fp, #4
 80091ea:	f040 853b 	bne.w	8009c64 <_vfprintf_r+0x130c>
 80091ee:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
 80091f2:	9915      	ldr	r1, [sp, #84]	@ 0x54
 80091f4:	428a      	cmp	r2, r1
 80091f6:	bfac      	ite	ge
 80091f8:	189b      	addge	r3, r3, r2
 80091fa:	185b      	addlt	r3, r3, r1
 80091fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80091fe:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009200:	b13b      	cbz	r3, 8009212 <_vfprintf_r+0x8ba>
 8009202:	4641      	mov	r1, r8
 8009204:	9807      	ldr	r0, [sp, #28]
 8009206:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009208:	f000 fdf2 	bl	8009df0 <__sprint_r>
 800920c:	2800      	cmp	r0, #0
 800920e:	f040 8547 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009212:	2300      	movs	r3, #0
 8009214:	932b      	str	r3, [sp, #172]	@ 0xac
 8009216:	f1b9 0f00 	cmp.w	r9, #0
 800921a:	f040 855d 	bne.w	8009cd8 <_vfprintf_r+0x1380>
 800921e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009220:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009222:	f8dd a040 	ldr.w	sl, [sp, #64]	@ 0x40
 8009226:	e416      	b.n	8008a56 <_vfprintf_r+0xfe>
 8009228:	f802 0c01 	strb.w	r0, [r2, #-1]
 800922c:	e6aa      	b.n	8008f84 <_vfprintf_r+0x62c>
 800922e:	f803 0b01 	strb.w	r0, [r3], #1
 8009232:	e680      	b.n	8008f36 <_vfprintf_r+0x5de>
 8009234:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009236:	2b46      	cmp	r3, #70	@ 0x46
 8009238:	d004      	beq.n	8009244 <_vfprintf_r+0x8ec>
 800923a:	2b45      	cmp	r3, #69	@ 0x45
 800923c:	d11c      	bne.n	8009278 <_vfprintf_r+0x920>
 800923e:	1c6e      	adds	r6, r5, #1
 8009240:	2302      	movs	r3, #2
 8009242:	e001      	b.n	8009248 <_vfprintf_r+0x8f0>
 8009244:	462e      	mov	r6, r5
 8009246:	2303      	movs	r3, #3
 8009248:	aa28      	add	r2, sp, #160	@ 0xa0
 800924a:	9204      	str	r2, [sp, #16]
 800924c:	aa25      	add	r2, sp, #148	@ 0x94
 800924e:	9203      	str	r2, [sp, #12]
 8009250:	aa24      	add	r2, sp, #144	@ 0x90
 8009252:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8009256:	9300      	str	r3, [sp, #0]
 8009258:	9807      	ldr	r0, [sp, #28]
 800925a:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 800925e:	f002 f803 	bl	800b268 <_dtoa_r>
 8009262:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009264:	4682      	mov	sl, r0
 8009266:	2b47      	cmp	r3, #71	@ 0x47
 8009268:	d119      	bne.n	800929e <_vfprintf_r+0x946>
 800926a:	f01b 0f01 	tst.w	fp, #1
 800926e:	d105      	bne.n	800927c <_vfprintf_r+0x924>
 8009270:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8009272:	eba3 030a 	sub.w	r3, r3, sl
 8009276:	e697      	b.n	8008fa8 <_vfprintf_r+0x650>
 8009278:	462e      	mov	r6, r5
 800927a:	e7e1      	b.n	8009240 <_vfprintf_r+0x8e8>
 800927c:	1987      	adds	r7, r0, r6
 800927e:	2200      	movs	r2, #0
 8009280:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8009284:	2300      	movs	r3, #0
 8009286:	f7f7 fb8f 	bl	80009a8 <__aeabi_dcmpeq>
 800928a:	b100      	cbz	r0, 800928e <_vfprintf_r+0x936>
 800928c:	9728      	str	r7, [sp, #160]	@ 0xa0
 800928e:	2230      	movs	r2, #48	@ 0x30
 8009290:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8009292:	429f      	cmp	r7, r3
 8009294:	d9ec      	bls.n	8009270 <_vfprintf_r+0x918>
 8009296:	1c59      	adds	r1, r3, #1
 8009298:	9128      	str	r1, [sp, #160]	@ 0xa0
 800929a:	701a      	strb	r2, [r3, #0]
 800929c:	e7f8      	b.n	8009290 <_vfprintf_r+0x938>
 800929e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80092a0:	1987      	adds	r7, r0, r6
 80092a2:	2b46      	cmp	r3, #70	@ 0x46
 80092a4:	d1eb      	bne.n	800927e <_vfprintf_r+0x926>
 80092a6:	7803      	ldrb	r3, [r0, #0]
 80092a8:	2b30      	cmp	r3, #48	@ 0x30
 80092aa:	d109      	bne.n	80092c0 <_vfprintf_r+0x968>
 80092ac:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 80092b0:	2200      	movs	r2, #0
 80092b2:	2300      	movs	r3, #0
 80092b4:	f7f7 fb78 	bl	80009a8 <__aeabi_dcmpeq>
 80092b8:	b910      	cbnz	r0, 80092c0 <_vfprintf_r+0x968>
 80092ba:	f1c6 0601 	rsb	r6, r6, #1
 80092be:	9624      	str	r6, [sp, #144]	@ 0x90
 80092c0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80092c2:	441f      	add	r7, r3
 80092c4:	e7db      	b.n	800927e <_vfprintf_r+0x926>
 80092c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80092c8:	2b46      	cmp	r3, #70	@ 0x46
 80092ca:	f47f ae7b 	bne.w	8008fc4 <_vfprintf_r+0x66c>
 80092ce:	f00b 0301 	and.w	r3, fp, #1
 80092d2:	2e00      	cmp	r6, #0
 80092d4:	ea43 0305 	orr.w	r3, r3, r5
 80092d8:	dd25      	ble.n	8009326 <_vfprintf_r+0x9ce>
 80092da:	b37b      	cbz	r3, 800933c <_vfprintf_r+0x9e4>
 80092dc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80092de:	18f3      	adds	r3, r6, r3
 80092e0:	441d      	add	r5, r3
 80092e2:	2366      	movs	r3, #102	@ 0x66
 80092e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80092e6:	e032      	b.n	800934e <_vfprintf_r+0x9f6>
 80092e8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80092ec:	f805 6f01 	strb.w	r6, [r5, #1]!
 80092f0:	e69f      	b.n	8009032 <_vfprintf_r+0x6da>
 80092f2:	b941      	cbnz	r1, 8009306 <_vfprintf_r+0x9ae>
 80092f4:	2230      	movs	r2, #48	@ 0x30
 80092f6:	f88d 209a 	strb.w	r2, [sp, #154]	@ 0x9a
 80092fa:	f10d 029b 	add.w	r2, sp, #155	@ 0x9b
 80092fe:	3330      	adds	r3, #48	@ 0x30
 8009300:	f802 3b01 	strb.w	r3, [r2], #1
 8009304:	e6a1      	b.n	800904a <_vfprintf_r+0x6f2>
 8009306:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 800930a:	e7f8      	b.n	80092fe <_vfprintf_r+0x9a6>
 800930c:	9b08      	ldr	r3, [sp, #32]
 800930e:	42b3      	cmp	r3, r6
 8009310:	dd0d      	ble.n	800932e <_vfprintf_r+0x9d6>
 8009312:	9b08      	ldr	r3, [sp, #32]
 8009314:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009316:	2e00      	cmp	r6, #0
 8009318:	eb03 0502 	add.w	r5, r3, r2
 800931c:	dc0c      	bgt.n	8009338 <_vfprintf_r+0x9e0>
 800931e:	f1c6 0301 	rsb	r3, r6, #1
 8009322:	441d      	add	r5, r3
 8009324:	e008      	b.n	8009338 <_vfprintf_r+0x9e0>
 8009326:	b17b      	cbz	r3, 8009348 <_vfprintf_r+0x9f0>
 8009328:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800932a:	3301      	adds	r3, #1
 800932c:	e7d8      	b.n	80092e0 <_vfprintf_r+0x988>
 800932e:	f01b 0f01 	tst.w	fp, #1
 8009332:	d01f      	beq.n	8009374 <_vfprintf_r+0xa1c>
 8009334:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009336:	18f5      	adds	r5, r6, r3
 8009338:	2367      	movs	r3, #103	@ 0x67
 800933a:	e7d3      	b.n	80092e4 <_vfprintf_r+0x98c>
 800933c:	4635      	mov	r5, r6
 800933e:	e7d0      	b.n	80092e2 <_vfprintf_r+0x98a>
 8009340:	0800d2ec 	.word	0x0800d2ec
 8009344:	0800d2dc 	.word	0x0800d2dc
 8009348:	2366      	movs	r3, #102	@ 0x66
 800934a:	2501      	movs	r5, #1
 800934c:	930a      	str	r3, [sp, #40]	@ 0x28
 800934e:	f41b 6380 	ands.w	r3, fp, #1024	@ 0x400
 8009352:	930c      	str	r3, [sp, #48]	@ 0x30
 8009354:	d01f      	beq.n	8009396 <_vfprintf_r+0xa3e>
 8009356:	2700      	movs	r7, #0
 8009358:	2e00      	cmp	r6, #0
 800935a:	970c      	str	r7, [sp, #48]	@ 0x30
 800935c:	f77f ae8a 	ble.w	8009074 <_vfprintf_r+0x71c>
 8009360:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009362:	781b      	ldrb	r3, [r3, #0]
 8009364:	2bff      	cmp	r3, #255	@ 0xff
 8009366:	d107      	bne.n	8009378 <_vfprintf_r+0xa20>
 8009368:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800936a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800936c:	443b      	add	r3, r7
 800936e:	fb02 5503 	mla	r5, r2, r3, r5
 8009372:	e67f      	b.n	8009074 <_vfprintf_r+0x71c>
 8009374:	4635      	mov	r5, r6
 8009376:	e7df      	b.n	8009338 <_vfprintf_r+0x9e0>
 8009378:	42b3      	cmp	r3, r6
 800937a:	daf5      	bge.n	8009368 <_vfprintf_r+0xa10>
 800937c:	1af6      	subs	r6, r6, r3
 800937e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009380:	785b      	ldrb	r3, [r3, #1]
 8009382:	b133      	cbz	r3, 8009392 <_vfprintf_r+0xa3a>
 8009384:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009386:	3301      	adds	r3, #1
 8009388:	930c      	str	r3, [sp, #48]	@ 0x30
 800938a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800938c:	3301      	adds	r3, #1
 800938e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009390:	e7e6      	b.n	8009360 <_vfprintf_r+0xa08>
 8009392:	3701      	adds	r7, #1
 8009394:	e7e4      	b.n	8009360 <_vfprintf_r+0xa08>
 8009396:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8009398:	e66c      	b.n	8009074 <_vfprintf_r+0x71c>
 800939a:	232d      	movs	r3, #45	@ 0x2d
 800939c:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 80093a0:	e66c      	b.n	800907c <_vfprintf_r+0x724>
 80093a2:	f01b 0f20 	tst.w	fp, #32
 80093a6:	d007      	beq.n	80093b8 <_vfprintf_r+0xa60>
 80093a8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80093aa:	6833      	ldr	r3, [r6, #0]
 80093ac:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80093ae:	17d2      	asrs	r2, r2, #31
 80093b0:	e9c3 1200 	strd	r1, r2, [r3]
 80093b4:	3604      	adds	r6, #4
 80093b6:	e734      	b.n	8009222 <_vfprintf_r+0x8ca>
 80093b8:	f01b 0f10 	tst.w	fp, #16
 80093bc:	d003      	beq.n	80093c6 <_vfprintf_r+0xa6e>
 80093be:	6833      	ldr	r3, [r6, #0]
 80093c0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80093c2:	601a      	str	r2, [r3, #0]
 80093c4:	e7f6      	b.n	80093b4 <_vfprintf_r+0xa5c>
 80093c6:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 80093ca:	d003      	beq.n	80093d4 <_vfprintf_r+0xa7c>
 80093cc:	6833      	ldr	r3, [r6, #0]
 80093ce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80093d0:	801a      	strh	r2, [r3, #0]
 80093d2:	e7ef      	b.n	80093b4 <_vfprintf_r+0xa5c>
 80093d4:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 80093d8:	d0f1      	beq.n	80093be <_vfprintf_r+0xa66>
 80093da:	6833      	ldr	r3, [r6, #0]
 80093dc:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80093de:	701a      	strb	r2, [r3, #0]
 80093e0:	e7e8      	b.n	80093b4 <_vfprintf_r+0xa5c>
 80093e2:	f04b 0b10 	orr.w	fp, fp, #16
 80093e6:	f01b 0320 	ands.w	r3, fp, #32
 80093ea:	d01e      	beq.n	800942a <_vfprintf_r+0xad2>
 80093ec:	3607      	adds	r6, #7
 80093ee:	f026 0307 	bic.w	r3, r6, #7
 80093f2:	461a      	mov	r2, r3
 80093f4:	f852 6b08 	ldr.w	r6, [r2], #8
 80093f8:	685f      	ldr	r7, [r3, #4]
 80093fa:	920b      	str	r2, [sp, #44]	@ 0x2c
 80093fc:	2300      	movs	r3, #0
 80093fe:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8009402:	2200      	movs	r2, #0
 8009404:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8009408:	1c6a      	adds	r2, r5, #1
 800940a:	f000 847a 	beq.w	8009d02 <_vfprintf_r+0x13aa>
 800940e:	f02b 0280 	bic.w	r2, fp, #128	@ 0x80
 8009412:	920c      	str	r2, [sp, #48]	@ 0x30
 8009414:	ea56 0207 	orrs.w	r2, r6, r7
 8009418:	f040 8479 	bne.w	8009d0e <_vfprintf_r+0x13b6>
 800941c:	2d00      	cmp	r5, #0
 800941e:	f000 80dc 	beq.w	80095da <_vfprintf_r+0xc82>
 8009422:	2b01      	cmp	r3, #1
 8009424:	f040 8476 	bne.w	8009d14 <_vfprintf_r+0x13bc>
 8009428:	e081      	b.n	800952e <_vfprintf_r+0xbd6>
 800942a:	4632      	mov	r2, r6
 800942c:	f852 6b04 	ldr.w	r6, [r2], #4
 8009430:	f01b 0710 	ands.w	r7, fp, #16
 8009434:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009436:	d001      	beq.n	800943c <_vfprintf_r+0xae4>
 8009438:	461f      	mov	r7, r3
 800943a:	e7df      	b.n	80093fc <_vfprintf_r+0xaa4>
 800943c:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8009440:	d001      	beq.n	8009446 <_vfprintf_r+0xaee>
 8009442:	b2b6      	uxth	r6, r6
 8009444:	e7da      	b.n	80093fc <_vfprintf_r+0xaa4>
 8009446:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 800944a:	d0d7      	beq.n	80093fc <_vfprintf_r+0xaa4>
 800944c:	b2f6      	uxtb	r6, r6
 800944e:	e7f3      	b.n	8009438 <_vfprintf_r+0xae0>
 8009450:	4633      	mov	r3, r6
 8009452:	f853 6b04 	ldr.w	r6, [r3], #4
 8009456:	2278      	movs	r2, #120	@ 0x78
 8009458:	930b      	str	r3, [sp, #44]	@ 0x2c
 800945a:	f647 0330 	movw	r3, #30768	@ 0x7830
 800945e:	f8ad 308c 	strh.w	r3, [sp, #140]	@ 0x8c
 8009462:	4b95      	ldr	r3, [pc, #596]	@ (80096b8 <_vfprintf_r+0xd60>)
 8009464:	2700      	movs	r7, #0
 8009466:	931d      	str	r3, [sp, #116]	@ 0x74
 8009468:	f04b 0b02 	orr.w	fp, fp, #2
 800946c:	2302      	movs	r3, #2
 800946e:	920a      	str	r2, [sp, #40]	@ 0x28
 8009470:	e7c7      	b.n	8009402 <_vfprintf_r+0xaaa>
 8009472:	4633      	mov	r3, r6
 8009474:	2600      	movs	r6, #0
 8009476:	f853 ab04 	ldr.w	sl, [r3], #4
 800947a:	1c69      	adds	r1, r5, #1
 800947c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800947e:	f88d 608b 	strb.w	r6, [sp, #139]	@ 0x8b
 8009482:	d00f      	beq.n	80094a4 <_vfprintf_r+0xb4c>
 8009484:	462a      	mov	r2, r5
 8009486:	4631      	mov	r1, r6
 8009488:	4650      	mov	r0, sl
 800948a:	f001 fdd5 	bl	800b038 <memchr>
 800948e:	4681      	mov	r9, r0
 8009490:	2800      	cmp	r0, #0
 8009492:	f43f ac84 	beq.w	8008d9e <_vfprintf_r+0x446>
 8009496:	46b1      	mov	r9, r6
 8009498:	4637      	mov	r7, r6
 800949a:	eba0 050a 	sub.w	r5, r0, sl
 800949e:	9614      	str	r6, [sp, #80]	@ 0x50
 80094a0:	960c      	str	r6, [sp, #48]	@ 0x30
 80094a2:	e5ef      	b.n	8009084 <_vfprintf_r+0x72c>
 80094a4:	4650      	mov	r0, sl
 80094a6:	f7f6 fe53 	bl	8000150 <strlen>
 80094aa:	46b1      	mov	r9, r6
 80094ac:	4605      	mov	r5, r0
 80094ae:	e476      	b.n	8008d9e <_vfprintf_r+0x446>
 80094b0:	f04b 0b10 	orr.w	fp, fp, #16
 80094b4:	f01b 0320 	ands.w	r3, fp, #32
 80094b8:	d009      	beq.n	80094ce <_vfprintf_r+0xb76>
 80094ba:	3607      	adds	r6, #7
 80094bc:	f026 0307 	bic.w	r3, r6, #7
 80094c0:	461a      	mov	r2, r3
 80094c2:	f852 6b08 	ldr.w	r6, [r2], #8
 80094c6:	685f      	ldr	r7, [r3, #4]
 80094c8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80094ca:	2301      	movs	r3, #1
 80094cc:	e799      	b.n	8009402 <_vfprintf_r+0xaaa>
 80094ce:	4632      	mov	r2, r6
 80094d0:	f852 6b04 	ldr.w	r6, [r2], #4
 80094d4:	f01b 0710 	ands.w	r7, fp, #16
 80094d8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80094da:	d001      	beq.n	80094e0 <_vfprintf_r+0xb88>
 80094dc:	461f      	mov	r7, r3
 80094de:	e7f4      	b.n	80094ca <_vfprintf_r+0xb72>
 80094e0:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 80094e4:	d001      	beq.n	80094ea <_vfprintf_r+0xb92>
 80094e6:	b2b6      	uxth	r6, r6
 80094e8:	e7ef      	b.n	80094ca <_vfprintf_r+0xb72>
 80094ea:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 80094ee:	d0ec      	beq.n	80094ca <_vfprintf_r+0xb72>
 80094f0:	b2f6      	uxtb	r6, r6
 80094f2:	e7f3      	b.n	80094dc <_vfprintf_r+0xb84>
 80094f4:	4b71      	ldr	r3, [pc, #452]	@ (80096bc <_vfprintf_r+0xd64>)
 80094f6:	f7ff bb43 	b.w	8008b80 <_vfprintf_r+0x228>
 80094fa:	4632      	mov	r2, r6
 80094fc:	f852 6b04 	ldr.w	r6, [r2], #4
 8009500:	f01b 0710 	ands.w	r7, fp, #16
 8009504:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009506:	d002      	beq.n	800950e <_vfprintf_r+0xbb6>
 8009508:	461f      	mov	r7, r3
 800950a:	f7ff bb46 	b.w	8008b9a <_vfprintf_r+0x242>
 800950e:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8009512:	d002      	beq.n	800951a <_vfprintf_r+0xbc2>
 8009514:	b2b6      	uxth	r6, r6
 8009516:	f7ff bb40 	b.w	8008b9a <_vfprintf_r+0x242>
 800951a:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 800951e:	f43f ab3c 	beq.w	8008b9a <_vfprintf_r+0x242>
 8009522:	b2f6      	uxtb	r6, r6
 8009524:	e7f0      	b.n	8009508 <_vfprintf_r+0xbb0>
 8009526:	2e0a      	cmp	r6, #10
 8009528:	f177 0300 	sbcs.w	r3, r7, #0
 800952c:	d207      	bcs.n	800953e <_vfprintf_r+0xbe6>
 800952e:	3630      	adds	r6, #48	@ 0x30
 8009530:	b2f6      	uxtb	r6, r6
 8009532:	f88d 6157 	strb.w	r6, [sp, #343]	@ 0x157
 8009536:	f20d 1a57 	addw	sl, sp, #343	@ 0x157
 800953a:	f000 bc07 	b.w	8009d4c <_vfprintf_r+0x13f4>
 800953e:	2300      	movs	r3, #0
 8009540:	9308      	str	r3, [sp, #32]
 8009542:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009544:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 8009548:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800954c:	9314      	str	r3, [sp, #80]	@ 0x50
 800954e:	220a      	movs	r2, #10
 8009550:	2300      	movs	r3, #0
 8009552:	4630      	mov	r0, r6
 8009554:	4639      	mov	r1, r7
 8009556:	f7f7 fae7 	bl	8000b28 <__aeabi_uldivmod>
 800955a:	3230      	adds	r2, #48	@ 0x30
 800955c:	f809 2c01 	strb.w	r2, [r9, #-1]
 8009560:	9a08      	ldr	r2, [sp, #32]
 8009562:	4683      	mov	fp, r0
 8009564:	3201      	adds	r2, #1
 8009566:	9208      	str	r2, [sp, #32]
 8009568:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800956a:	460b      	mov	r3, r1
 800956c:	f109 3aff 	add.w	sl, r9, #4294967295
 8009570:	b1e2      	cbz	r2, 80095ac <_vfprintf_r+0xc54>
 8009572:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009574:	9908      	ldr	r1, [sp, #32]
 8009576:	7812      	ldrb	r2, [r2, #0]
 8009578:	4291      	cmp	r1, r2
 800957a:	d117      	bne.n	80095ac <_vfprintf_r+0xc54>
 800957c:	29ff      	cmp	r1, #255	@ 0xff
 800957e:	d015      	beq.n	80095ac <_vfprintf_r+0xc54>
 8009580:	2e0a      	cmp	r6, #10
 8009582:	f177 0200 	sbcs.w	r2, r7, #0
 8009586:	d311      	bcc.n	80095ac <_vfprintf_r+0xc54>
 8009588:	9308      	str	r3, [sp, #32]
 800958a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800958c:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800958e:	ebaa 0a03 	sub.w	sl, sl, r3
 8009592:	461a      	mov	r2, r3
 8009594:	4650      	mov	r0, sl
 8009596:	f001 fcfb 	bl	800af90 <strncpy>
 800959a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800959c:	785a      	ldrb	r2, [r3, #1]
 800959e:	9b08      	ldr	r3, [sp, #32]
 80095a0:	b11a      	cbz	r2, 80095aa <_vfprintf_r+0xc52>
 80095a2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80095a4:	3201      	adds	r2, #1
 80095a6:	920d      	str	r2, [sp, #52]	@ 0x34
 80095a8:	2200      	movs	r2, #0
 80095aa:	9208      	str	r2, [sp, #32]
 80095ac:	2e0a      	cmp	r6, #10
 80095ae:	f177 0700 	sbcs.w	r7, r7, #0
 80095b2:	f0c0 83cb 	bcc.w	8009d4c <_vfprintf_r+0x13f4>
 80095b6:	465e      	mov	r6, fp
 80095b8:	461f      	mov	r7, r3
 80095ba:	46d1      	mov	r9, sl
 80095bc:	e7c7      	b.n	800954e <_vfprintf_r+0xbf6>
 80095be:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80095c0:	f006 030f 	and.w	r3, r6, #15
 80095c4:	5cd3      	ldrb	r3, [r2, r3]
 80095c6:	0936      	lsrs	r6, r6, #4
 80095c8:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 80095cc:	093f      	lsrs	r7, r7, #4
 80095ce:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 80095d2:	ea56 0307 	orrs.w	r3, r6, r7
 80095d6:	d1f2      	bne.n	80095be <_vfprintf_r+0xc66>
 80095d8:	e3b8      	b.n	8009d4c <_vfprintf_r+0x13f4>
 80095da:	b923      	cbnz	r3, 80095e6 <_vfprintf_r+0xc8e>
 80095dc:	f01b 0f01 	tst.w	fp, #1
 80095e0:	d001      	beq.n	80095e6 <_vfprintf_r+0xc8e>
 80095e2:	2630      	movs	r6, #48	@ 0x30
 80095e4:	e7a5      	b.n	8009532 <_vfprintf_r+0xbda>
 80095e6:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 80095ea:	e3af      	b.n	8009d4c <_vfprintf_r+0x13f4>
 80095ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	f000 8378 	beq.w	8009ce4 <_vfprintf_r+0x138c>
 80095f4:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 80095f8:	2300      	movs	r3, #0
 80095fa:	960b      	str	r6, [sp, #44]	@ 0x2c
 80095fc:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8009600:	f7ff bb60 	b.w	8008cc4 <_vfprintf_r+0x36c>
 8009604:	2010      	movs	r0, #16
 8009606:	2a07      	cmp	r2, #7
 8009608:	4403      	add	r3, r0
 800960a:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800960e:	6060      	str	r0, [r4, #4]
 8009610:	dd08      	ble.n	8009624 <_vfprintf_r+0xccc>
 8009612:	4641      	mov	r1, r8
 8009614:	9807      	ldr	r0, [sp, #28]
 8009616:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009618:	f000 fbea 	bl	8009df0 <__sprint_r>
 800961c:	2800      	cmp	r0, #0
 800961e:	f040 833f 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009622:	a92d      	add	r1, sp, #180	@ 0xb4
 8009624:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009626:	460c      	mov	r4, r1
 8009628:	3b10      	subs	r3, #16
 800962a:	9317      	str	r3, [sp, #92]	@ 0x5c
 800962c:	e546      	b.n	80090bc <_vfprintf_r+0x764>
 800962e:	460c      	mov	r4, r1
 8009630:	e560      	b.n	80090f4 <_vfprintf_r+0x79c>
 8009632:	4641      	mov	r1, r8
 8009634:	9807      	ldr	r0, [sp, #28]
 8009636:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009638:	f000 fbda 	bl	8009df0 <__sprint_r>
 800963c:	2800      	cmp	r0, #0
 800963e:	f040 832f 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009642:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009644:	e568      	b.n	8009118 <_vfprintf_r+0x7c0>
 8009646:	4641      	mov	r1, r8
 8009648:	9807      	ldr	r0, [sp, #28]
 800964a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800964c:	f000 fbd0 	bl	8009df0 <__sprint_r>
 8009650:	2800      	cmp	r0, #0
 8009652:	f040 8325 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009656:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009658:	e56e      	b.n	8009138 <_vfprintf_r+0x7e0>
 800965a:	2010      	movs	r0, #16
 800965c:	2a07      	cmp	r2, #7
 800965e:	4403      	add	r3, r0
 8009660:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8009664:	6060      	str	r0, [r4, #4]
 8009666:	dd08      	ble.n	800967a <_vfprintf_r+0xd22>
 8009668:	4641      	mov	r1, r8
 800966a:	9807      	ldr	r0, [sp, #28]
 800966c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800966e:	f000 fbbf 	bl	8009df0 <__sprint_r>
 8009672:	2800      	cmp	r0, #0
 8009674:	f040 8314 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009678:	a92d      	add	r1, sp, #180	@ 0xb4
 800967a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800967c:	460c      	mov	r4, r1
 800967e:	3b10      	subs	r3, #16
 8009680:	9317      	str	r3, [sp, #92]	@ 0x5c
 8009682:	e562      	b.n	800914a <_vfprintf_r+0x7f2>
 8009684:	460c      	mov	r4, r1
 8009686:	e57c      	b.n	8009182 <_vfprintf_r+0x82a>
 8009688:	2010      	movs	r0, #16
 800968a:	2a07      	cmp	r2, #7
 800968c:	4403      	add	r3, r0
 800968e:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8009692:	6060      	str	r0, [r4, #4]
 8009694:	dd08      	ble.n	80096a8 <_vfprintf_r+0xd50>
 8009696:	4641      	mov	r1, r8
 8009698:	9807      	ldr	r0, [sp, #28]
 800969a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800969c:	f000 fba8 	bl	8009df0 <__sprint_r>
 80096a0:	2800      	cmp	r0, #0
 80096a2:	f040 82fd 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 80096a6:	a92d      	add	r1, sp, #180	@ 0xb4
 80096a8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80096aa:	460c      	mov	r4, r1
 80096ac:	3b10      	subs	r3, #16
 80096ae:	9314      	str	r3, [sp, #80]	@ 0x50
 80096b0:	e56c      	b.n	800918c <_vfprintf_r+0x834>
 80096b2:	460c      	mov	r4, r1
 80096b4:	e586      	b.n	80091c4 <_vfprintf_r+0x86c>
 80096b6:	bf00      	nop
 80096b8:	0800d298 	.word	0x0800d298
 80096bc:	0800d2a9 	.word	0x0800d2a9
 80096c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096c2:	2b65      	cmp	r3, #101	@ 0x65
 80096c4:	f340 8232 	ble.w	8009b2c <_vfprintf_r+0x11d4>
 80096c8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80096cc:	2200      	movs	r2, #0
 80096ce:	2300      	movs	r3, #0
 80096d0:	f7f7 f96a 	bl	80009a8 <__aeabi_dcmpeq>
 80096d4:	2800      	cmp	r0, #0
 80096d6:	d069      	beq.n	80097ac <_vfprintf_r+0xe54>
 80096d8:	4b6e      	ldr	r3, [pc, #440]	@ (8009894 <_vfprintf_r+0xf3c>)
 80096da:	6023      	str	r3, [r4, #0]
 80096dc:	2301      	movs	r3, #1
 80096de:	6063      	str	r3, [r4, #4]
 80096e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80096e2:	3301      	adds	r3, #1
 80096e4:	932c      	str	r3, [sp, #176]	@ 0xb0
 80096e6:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80096e8:	3301      	adds	r3, #1
 80096ea:	2b07      	cmp	r3, #7
 80096ec:	932b      	str	r3, [sp, #172]	@ 0xac
 80096ee:	dc37      	bgt.n	8009760 <_vfprintf_r+0xe08>
 80096f0:	3408      	adds	r4, #8
 80096f2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80096f4:	9a08      	ldr	r2, [sp, #32]
 80096f6:	4293      	cmp	r3, r2
 80096f8:	db03      	blt.n	8009702 <_vfprintf_r+0xdaa>
 80096fa:	f01b 0f01 	tst.w	fp, #1
 80096fe:	f43f ad72 	beq.w	80091e6 <_vfprintf_r+0x88e>
 8009702:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8009704:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009706:	6023      	str	r3, [r4, #0]
 8009708:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800970a:	6063      	str	r3, [r4, #4]
 800970c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800970e:	4413      	add	r3, r2
 8009710:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009712:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009714:	3301      	adds	r3, #1
 8009716:	2b07      	cmp	r3, #7
 8009718:	932b      	str	r3, [sp, #172]	@ 0xac
 800971a:	dc2b      	bgt.n	8009774 <_vfprintf_r+0xe1c>
 800971c:	3408      	adds	r4, #8
 800971e:	9b08      	ldr	r3, [sp, #32]
 8009720:	1e5d      	subs	r5, r3, #1
 8009722:	2d00      	cmp	r5, #0
 8009724:	f77f ad5f 	ble.w	80091e6 <_vfprintf_r+0x88e>
 8009728:	2710      	movs	r7, #16
 800972a:	4e5b      	ldr	r6, [pc, #364]	@ (8009898 <_vfprintf_r+0xf40>)
 800972c:	2d10      	cmp	r5, #16
 800972e:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8009732:	f104 0108 	add.w	r1, r4, #8
 8009736:	f103 0301 	add.w	r3, r3, #1
 800973a:	6026      	str	r6, [r4, #0]
 800973c:	dc24      	bgt.n	8009788 <_vfprintf_r+0xe30>
 800973e:	6065      	str	r5, [r4, #4]
 8009740:	2b07      	cmp	r3, #7
 8009742:	4415      	add	r5, r2
 8009744:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8009748:	f340 8289 	ble.w	8009c5e <_vfprintf_r+0x1306>
 800974c:	4641      	mov	r1, r8
 800974e:	9807      	ldr	r0, [sp, #28]
 8009750:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009752:	f000 fb4d 	bl	8009df0 <__sprint_r>
 8009756:	2800      	cmp	r0, #0
 8009758:	f040 82a2 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 800975c:	ac2d      	add	r4, sp, #180	@ 0xb4
 800975e:	e542      	b.n	80091e6 <_vfprintf_r+0x88e>
 8009760:	4641      	mov	r1, r8
 8009762:	9807      	ldr	r0, [sp, #28]
 8009764:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009766:	f000 fb43 	bl	8009df0 <__sprint_r>
 800976a:	2800      	cmp	r0, #0
 800976c:	f040 8298 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009770:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009772:	e7be      	b.n	80096f2 <_vfprintf_r+0xd9a>
 8009774:	4641      	mov	r1, r8
 8009776:	9807      	ldr	r0, [sp, #28]
 8009778:	aa2a      	add	r2, sp, #168	@ 0xa8
 800977a:	f000 fb39 	bl	8009df0 <__sprint_r>
 800977e:	2800      	cmp	r0, #0
 8009780:	f040 828e 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009784:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009786:	e7ca      	b.n	800971e <_vfprintf_r+0xdc6>
 8009788:	3210      	adds	r2, #16
 800978a:	2b07      	cmp	r3, #7
 800978c:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8009790:	6067      	str	r7, [r4, #4]
 8009792:	dd08      	ble.n	80097a6 <_vfprintf_r+0xe4e>
 8009794:	4641      	mov	r1, r8
 8009796:	9807      	ldr	r0, [sp, #28]
 8009798:	aa2a      	add	r2, sp, #168	@ 0xa8
 800979a:	f000 fb29 	bl	8009df0 <__sprint_r>
 800979e:	2800      	cmp	r0, #0
 80097a0:	f040 827e 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 80097a4:	a92d      	add	r1, sp, #180	@ 0xb4
 80097a6:	460c      	mov	r4, r1
 80097a8:	3d10      	subs	r5, #16
 80097aa:	e7bf      	b.n	800972c <_vfprintf_r+0xdd4>
 80097ac:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	dc74      	bgt.n	800989c <_vfprintf_r+0xf44>
 80097b2:	4b38      	ldr	r3, [pc, #224]	@ (8009894 <_vfprintf_r+0xf3c>)
 80097b4:	6023      	str	r3, [r4, #0]
 80097b6:	2301      	movs	r3, #1
 80097b8:	6063      	str	r3, [r4, #4]
 80097ba:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80097bc:	3301      	adds	r3, #1
 80097be:	932c      	str	r3, [sp, #176]	@ 0xb0
 80097c0:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80097c2:	3301      	adds	r3, #1
 80097c4:	2b07      	cmp	r3, #7
 80097c6:	932b      	str	r3, [sp, #172]	@ 0xac
 80097c8:	dc3d      	bgt.n	8009846 <_vfprintf_r+0xeee>
 80097ca:	3408      	adds	r4, #8
 80097cc:	9908      	ldr	r1, [sp, #32]
 80097ce:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80097d0:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 80097d2:	430b      	orrs	r3, r1
 80097d4:	f00b 0101 	and.w	r1, fp, #1
 80097d8:	430b      	orrs	r3, r1
 80097da:	f43f ad04 	beq.w	80091e6 <_vfprintf_r+0x88e>
 80097de:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80097e0:	6023      	str	r3, [r4, #0]
 80097e2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80097e4:	441a      	add	r2, r3
 80097e6:	6063      	str	r3, [r4, #4]
 80097e8:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80097ea:	922c      	str	r2, [sp, #176]	@ 0xb0
 80097ec:	3301      	adds	r3, #1
 80097ee:	2b07      	cmp	r3, #7
 80097f0:	932b      	str	r3, [sp, #172]	@ 0xac
 80097f2:	dc32      	bgt.n	800985a <_vfprintf_r+0xf02>
 80097f4:	3408      	adds	r4, #8
 80097f6:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 80097f8:	2d00      	cmp	r5, #0
 80097fa:	da1b      	bge.n	8009834 <_vfprintf_r+0xedc>
 80097fc:	4623      	mov	r3, r4
 80097fe:	2710      	movs	r7, #16
 8009800:	4e25      	ldr	r6, [pc, #148]	@ (8009898 <_vfprintf_r+0xf40>)
 8009802:	426d      	negs	r5, r5
 8009804:	2d10      	cmp	r5, #16
 8009806:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	@ 0xac
 800980a:	f104 0408 	add.w	r4, r4, #8
 800980e:	f102 0201 	add.w	r2, r2, #1
 8009812:	601e      	str	r6, [r3, #0]
 8009814:	dc2b      	bgt.n	800986e <_vfprintf_r+0xf16>
 8009816:	605d      	str	r5, [r3, #4]
 8009818:	2a07      	cmp	r2, #7
 800981a:	440d      	add	r5, r1
 800981c:	e9cd 252b 	strd	r2, r5, [sp, #172]	@ 0xac
 8009820:	dd08      	ble.n	8009834 <_vfprintf_r+0xedc>
 8009822:	4641      	mov	r1, r8
 8009824:	9807      	ldr	r0, [sp, #28]
 8009826:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009828:	f000 fae2 	bl	8009df0 <__sprint_r>
 800982c:	2800      	cmp	r0, #0
 800982e:	f040 8237 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009832:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009834:	9b08      	ldr	r3, [sp, #32]
 8009836:	9a08      	ldr	r2, [sp, #32]
 8009838:	6063      	str	r3, [r4, #4]
 800983a:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800983c:	f8c4 a000 	str.w	sl, [r4]
 8009840:	4413      	add	r3, r2
 8009842:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009844:	e4c8      	b.n	80091d8 <_vfprintf_r+0x880>
 8009846:	4641      	mov	r1, r8
 8009848:	9807      	ldr	r0, [sp, #28]
 800984a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800984c:	f000 fad0 	bl	8009df0 <__sprint_r>
 8009850:	2800      	cmp	r0, #0
 8009852:	f040 8225 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009856:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009858:	e7b8      	b.n	80097cc <_vfprintf_r+0xe74>
 800985a:	4641      	mov	r1, r8
 800985c:	9807      	ldr	r0, [sp, #28]
 800985e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009860:	f000 fac6 	bl	8009df0 <__sprint_r>
 8009864:	2800      	cmp	r0, #0
 8009866:	f040 821b 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 800986a:	ac2d      	add	r4, sp, #180	@ 0xb4
 800986c:	e7c3      	b.n	80097f6 <_vfprintf_r+0xe9e>
 800986e:	3110      	adds	r1, #16
 8009870:	2a07      	cmp	r2, #7
 8009872:	e9cd 212b 	strd	r2, r1, [sp, #172]	@ 0xac
 8009876:	605f      	str	r7, [r3, #4]
 8009878:	dd08      	ble.n	800988c <_vfprintf_r+0xf34>
 800987a:	4641      	mov	r1, r8
 800987c:	9807      	ldr	r0, [sp, #28]
 800987e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009880:	f000 fab6 	bl	8009df0 <__sprint_r>
 8009884:	2800      	cmp	r0, #0
 8009886:	f040 820b 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 800988a:	ac2d      	add	r4, sp, #180	@ 0xb4
 800988c:	4623      	mov	r3, r4
 800988e:	3d10      	subs	r5, #16
 8009890:	e7b8      	b.n	8009804 <_vfprintf_r+0xeac>
 8009892:	bf00      	nop
 8009894:	0800d2ba 	.word	0x0800d2ba
 8009898:	0800d2dc 	.word	0x0800d2dc
 800989c:	9b08      	ldr	r3, [sp, #32]
 800989e:	4453      	add	r3, sl
 80098a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80098a2:	9b08      	ldr	r3, [sp, #32]
 80098a4:	42b3      	cmp	r3, r6
 80098a6:	bfa8      	it	ge
 80098a8:	4633      	movge	r3, r6
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	461d      	mov	r5, r3
 80098ae:	dd0b      	ble.n	80098c8 <_vfprintf_r+0xf70>
 80098b0:	e9c4 a300 	strd	sl, r3, [r4]
 80098b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80098b6:	442b      	add	r3, r5
 80098b8:	932c      	str	r3, [sp, #176]	@ 0xb0
 80098ba:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80098bc:	3301      	adds	r3, #1
 80098be:	2b07      	cmp	r3, #7
 80098c0:	932b      	str	r3, [sp, #172]	@ 0xac
 80098c2:	f300 8082 	bgt.w	80099ca <_vfprintf_r+0x1072>
 80098c6:	3408      	adds	r4, #8
 80098c8:	2d00      	cmp	r5, #0
 80098ca:	bfb4      	ite	lt
 80098cc:	4635      	movlt	r5, r6
 80098ce:	1b75      	subge	r5, r6, r5
 80098d0:	2d00      	cmp	r5, #0
 80098d2:	dd19      	ble.n	8009908 <_vfprintf_r+0xfb0>
 80098d4:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 80098d8:	4893      	ldr	r0, [pc, #588]	@ (8009b28 <_vfprintf_r+0x11d0>)
 80098da:	2d10      	cmp	r5, #16
 80098dc:	f103 0301 	add.w	r3, r3, #1
 80098e0:	f104 0108 	add.w	r1, r4, #8
 80098e4:	6020      	str	r0, [r4, #0]
 80098e6:	dc7a      	bgt.n	80099de <_vfprintf_r+0x1086>
 80098e8:	6065      	str	r5, [r4, #4]
 80098ea:	2b07      	cmp	r3, #7
 80098ec:	4415      	add	r5, r2
 80098ee:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 80098f2:	f340 8087 	ble.w	8009a04 <_vfprintf_r+0x10ac>
 80098f6:	4641      	mov	r1, r8
 80098f8:	9807      	ldr	r0, [sp, #28]
 80098fa:	aa2a      	add	r2, sp, #168	@ 0xa8
 80098fc:	f000 fa78 	bl	8009df0 <__sprint_r>
 8009900:	2800      	cmp	r0, #0
 8009902:	f040 81cd 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009906:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009908:	f41b 6f80 	tst.w	fp, #1024	@ 0x400
 800990c:	4456      	add	r6, sl
 800990e:	d008      	beq.n	8009922 <_vfprintf_r+0xfca>
 8009910:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009912:	2b00      	cmp	r3, #0
 8009914:	d178      	bne.n	8009a08 <_vfprintf_r+0x10b0>
 8009916:	2f00      	cmp	r7, #0
 8009918:	d178      	bne.n	8009a0c <_vfprintf_r+0x10b4>
 800991a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800991c:	429e      	cmp	r6, r3
 800991e:	bf28      	it	cs
 8009920:	461e      	movcs	r6, r3
 8009922:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009924:	9a08      	ldr	r2, [sp, #32]
 8009926:	4293      	cmp	r3, r2
 8009928:	db02      	blt.n	8009930 <_vfprintf_r+0xfd8>
 800992a:	f01b 0f01 	tst.w	fp, #1
 800992e:	d00e      	beq.n	800994e <_vfprintf_r+0xff6>
 8009930:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8009932:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009934:	6023      	str	r3, [r4, #0]
 8009936:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009938:	6063      	str	r3, [r4, #4]
 800993a:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800993c:	4413      	add	r3, r2
 800993e:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009940:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009942:	3301      	adds	r3, #1
 8009944:	2b07      	cmp	r3, #7
 8009946:	932b      	str	r3, [sp, #172]	@ 0xac
 8009948:	f300 80da 	bgt.w	8009b00 <_vfprintf_r+0x11a8>
 800994c:	3408      	adds	r4, #8
 800994e:	9b08      	ldr	r3, [sp, #32]
 8009950:	9f24      	ldr	r7, [sp, #144]	@ 0x90
 8009952:	1bdf      	subs	r7, r3, r7
 8009954:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009956:	1b9b      	subs	r3, r3, r6
 8009958:	429f      	cmp	r7, r3
 800995a:	bfa8      	it	ge
 800995c:	461f      	movge	r7, r3
 800995e:	2f00      	cmp	r7, #0
 8009960:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009962:	dd0a      	ble.n	800997a <_vfprintf_r+0x1022>
 8009964:	443b      	add	r3, r7
 8009966:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009968:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800996a:	e9c4 6700 	strd	r6, r7, [r4]
 800996e:	3301      	adds	r3, #1
 8009970:	2b07      	cmp	r3, #7
 8009972:	932b      	str	r3, [sp, #172]	@ 0xac
 8009974:	f300 80ce 	bgt.w	8009b14 <_vfprintf_r+0x11bc>
 8009978:	3408      	adds	r4, #8
 800997a:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 800997c:	9b08      	ldr	r3, [sp, #32]
 800997e:	2f00      	cmp	r7, #0
 8009980:	eba3 0505 	sub.w	r5, r3, r5
 8009984:	bfa8      	it	ge
 8009986:	1bed      	subge	r5, r5, r7
 8009988:	2d00      	cmp	r5, #0
 800998a:	f77f ac2c 	ble.w	80091e6 <_vfprintf_r+0x88e>
 800998e:	2710      	movs	r7, #16
 8009990:	4e65      	ldr	r6, [pc, #404]	@ (8009b28 <_vfprintf_r+0x11d0>)
 8009992:	2d10      	cmp	r5, #16
 8009994:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8009998:	f104 0108 	add.w	r1, r4, #8
 800999c:	f103 0301 	add.w	r3, r3, #1
 80099a0:	6026      	str	r6, [r4, #0]
 80099a2:	f77f aecc 	ble.w	800973e <_vfprintf_r+0xde6>
 80099a6:	3210      	adds	r2, #16
 80099a8:	2b07      	cmp	r3, #7
 80099aa:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 80099ae:	6067      	str	r7, [r4, #4]
 80099b0:	dd08      	ble.n	80099c4 <_vfprintf_r+0x106c>
 80099b2:	4641      	mov	r1, r8
 80099b4:	9807      	ldr	r0, [sp, #28]
 80099b6:	aa2a      	add	r2, sp, #168	@ 0xa8
 80099b8:	f000 fa1a 	bl	8009df0 <__sprint_r>
 80099bc:	2800      	cmp	r0, #0
 80099be:	f040 816f 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 80099c2:	a92d      	add	r1, sp, #180	@ 0xb4
 80099c4:	460c      	mov	r4, r1
 80099c6:	3d10      	subs	r5, #16
 80099c8:	e7e3      	b.n	8009992 <_vfprintf_r+0x103a>
 80099ca:	4641      	mov	r1, r8
 80099cc:	9807      	ldr	r0, [sp, #28]
 80099ce:	aa2a      	add	r2, sp, #168	@ 0xa8
 80099d0:	f000 fa0e 	bl	8009df0 <__sprint_r>
 80099d4:	2800      	cmp	r0, #0
 80099d6:	f040 8163 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 80099da:	ac2d      	add	r4, sp, #180	@ 0xb4
 80099dc:	e774      	b.n	80098c8 <_vfprintf_r+0xf70>
 80099de:	2010      	movs	r0, #16
 80099e0:	2b07      	cmp	r3, #7
 80099e2:	4402      	add	r2, r0
 80099e4:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 80099e8:	6060      	str	r0, [r4, #4]
 80099ea:	dd08      	ble.n	80099fe <_vfprintf_r+0x10a6>
 80099ec:	4641      	mov	r1, r8
 80099ee:	9807      	ldr	r0, [sp, #28]
 80099f0:	aa2a      	add	r2, sp, #168	@ 0xa8
 80099f2:	f000 f9fd 	bl	8009df0 <__sprint_r>
 80099f6:	2800      	cmp	r0, #0
 80099f8:	f040 8152 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 80099fc:	a92d      	add	r1, sp, #180	@ 0xb4
 80099fe:	460c      	mov	r4, r1
 8009a00:	3d10      	subs	r5, #16
 8009a02:	e767      	b.n	80098d4 <_vfprintf_r+0xf7c>
 8009a04:	460c      	mov	r4, r1
 8009a06:	e77f      	b.n	8009908 <_vfprintf_r+0xfb0>
 8009a08:	2f00      	cmp	r7, #0
 8009a0a:	d049      	beq.n	8009aa0 <_vfprintf_r+0x1148>
 8009a0c:	3f01      	subs	r7, #1
 8009a0e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009a10:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009a12:	6023      	str	r3, [r4, #0]
 8009a14:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009a16:	6063      	str	r3, [r4, #4]
 8009a18:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009a1a:	4413      	add	r3, r2
 8009a1c:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009a1e:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009a20:	3301      	adds	r3, #1
 8009a22:	2b07      	cmp	r3, #7
 8009a24:	932b      	str	r3, [sp, #172]	@ 0xac
 8009a26:	dc42      	bgt.n	8009aae <_vfprintf_r+0x1156>
 8009a28:	3408      	adds	r4, #8
 8009a2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a2c:	781a      	ldrb	r2, [r3, #0]
 8009a2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a30:	1b9b      	subs	r3, r3, r6
 8009a32:	429a      	cmp	r2, r3
 8009a34:	bfa8      	it	ge
 8009a36:	461a      	movge	r2, r3
 8009a38:	2a00      	cmp	r2, #0
 8009a3a:	4692      	mov	sl, r2
 8009a3c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009a3e:	dd09      	ble.n	8009a54 <_vfprintf_r+0x10fc>
 8009a40:	4413      	add	r3, r2
 8009a42:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009a44:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009a46:	e9c4 6200 	strd	r6, r2, [r4]
 8009a4a:	3301      	adds	r3, #1
 8009a4c:	2b07      	cmp	r3, #7
 8009a4e:	932b      	str	r3, [sp, #172]	@ 0xac
 8009a50:	dc37      	bgt.n	8009ac2 <_vfprintf_r+0x116a>
 8009a52:	3408      	adds	r4, #8
 8009a54:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a56:	f1ba 0f00 	cmp.w	sl, #0
 8009a5a:	781d      	ldrb	r5, [r3, #0]
 8009a5c:	bfa8      	it	ge
 8009a5e:	eba5 050a 	subge.w	r5, r5, sl
 8009a62:	2d00      	cmp	r5, #0
 8009a64:	dd18      	ble.n	8009a98 <_vfprintf_r+0x1140>
 8009a66:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8009a6a:	482f      	ldr	r0, [pc, #188]	@ (8009b28 <_vfprintf_r+0x11d0>)
 8009a6c:	2d10      	cmp	r5, #16
 8009a6e:	f103 0301 	add.w	r3, r3, #1
 8009a72:	f104 0108 	add.w	r1, r4, #8
 8009a76:	6020      	str	r0, [r4, #0]
 8009a78:	dc2d      	bgt.n	8009ad6 <_vfprintf_r+0x117e>
 8009a7a:	6065      	str	r5, [r4, #4]
 8009a7c:	2b07      	cmp	r3, #7
 8009a7e:	4415      	add	r5, r2
 8009a80:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8009a84:	dd3a      	ble.n	8009afc <_vfprintf_r+0x11a4>
 8009a86:	4641      	mov	r1, r8
 8009a88:	9807      	ldr	r0, [sp, #28]
 8009a8a:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009a8c:	f000 f9b0 	bl	8009df0 <__sprint_r>
 8009a90:	2800      	cmp	r0, #0
 8009a92:	f040 8105 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009a96:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009a98:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a9a:	781b      	ldrb	r3, [r3, #0]
 8009a9c:	441e      	add	r6, r3
 8009a9e:	e737      	b.n	8009910 <_vfprintf_r+0xfb8>
 8009aa0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009aa2:	3b01      	subs	r3, #1
 8009aa4:	930d      	str	r3, [sp, #52]	@ 0x34
 8009aa6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009aa8:	3b01      	subs	r3, #1
 8009aaa:	930c      	str	r3, [sp, #48]	@ 0x30
 8009aac:	e7af      	b.n	8009a0e <_vfprintf_r+0x10b6>
 8009aae:	4641      	mov	r1, r8
 8009ab0:	9807      	ldr	r0, [sp, #28]
 8009ab2:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009ab4:	f000 f99c 	bl	8009df0 <__sprint_r>
 8009ab8:	2800      	cmp	r0, #0
 8009aba:	f040 80f1 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009abe:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009ac0:	e7b3      	b.n	8009a2a <_vfprintf_r+0x10d2>
 8009ac2:	4641      	mov	r1, r8
 8009ac4:	9807      	ldr	r0, [sp, #28]
 8009ac6:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009ac8:	f000 f992 	bl	8009df0 <__sprint_r>
 8009acc:	2800      	cmp	r0, #0
 8009ace:	f040 80e7 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009ad2:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009ad4:	e7be      	b.n	8009a54 <_vfprintf_r+0x10fc>
 8009ad6:	2010      	movs	r0, #16
 8009ad8:	2b07      	cmp	r3, #7
 8009ada:	4402      	add	r2, r0
 8009adc:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8009ae0:	6060      	str	r0, [r4, #4]
 8009ae2:	dd08      	ble.n	8009af6 <_vfprintf_r+0x119e>
 8009ae4:	4641      	mov	r1, r8
 8009ae6:	9807      	ldr	r0, [sp, #28]
 8009ae8:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009aea:	f000 f981 	bl	8009df0 <__sprint_r>
 8009aee:	2800      	cmp	r0, #0
 8009af0:	f040 80d6 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009af4:	a92d      	add	r1, sp, #180	@ 0xb4
 8009af6:	460c      	mov	r4, r1
 8009af8:	3d10      	subs	r5, #16
 8009afa:	e7b4      	b.n	8009a66 <_vfprintf_r+0x110e>
 8009afc:	460c      	mov	r4, r1
 8009afe:	e7cb      	b.n	8009a98 <_vfprintf_r+0x1140>
 8009b00:	4641      	mov	r1, r8
 8009b02:	9807      	ldr	r0, [sp, #28]
 8009b04:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009b06:	f000 f973 	bl	8009df0 <__sprint_r>
 8009b0a:	2800      	cmp	r0, #0
 8009b0c:	f040 80c8 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009b10:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009b12:	e71c      	b.n	800994e <_vfprintf_r+0xff6>
 8009b14:	4641      	mov	r1, r8
 8009b16:	9807      	ldr	r0, [sp, #28]
 8009b18:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009b1a:	f000 f969 	bl	8009df0 <__sprint_r>
 8009b1e:	2800      	cmp	r0, #0
 8009b20:	f040 80be 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009b24:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009b26:	e728      	b.n	800997a <_vfprintf_r+0x1022>
 8009b28:	0800d2dc 	.word	0x0800d2dc
 8009b2c:	9908      	ldr	r1, [sp, #32]
 8009b2e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009b30:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8009b32:	2901      	cmp	r1, #1
 8009b34:	f103 0301 	add.w	r3, r3, #1
 8009b38:	f102 0201 	add.w	r2, r2, #1
 8009b3c:	f104 0508 	add.w	r5, r4, #8
 8009b40:	dc02      	bgt.n	8009b48 <_vfprintf_r+0x11f0>
 8009b42:	f01b 0f01 	tst.w	fp, #1
 8009b46:	d07f      	beq.n	8009c48 <_vfprintf_r+0x12f0>
 8009b48:	2101      	movs	r1, #1
 8009b4a:	2a07      	cmp	r2, #7
 8009b4c:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8009b50:	f8c4 a000 	str.w	sl, [r4]
 8009b54:	6061      	str	r1, [r4, #4]
 8009b56:	dd08      	ble.n	8009b6a <_vfprintf_r+0x1212>
 8009b58:	4641      	mov	r1, r8
 8009b5a:	9807      	ldr	r0, [sp, #28]
 8009b5c:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009b5e:	f000 f947 	bl	8009df0 <__sprint_r>
 8009b62:	2800      	cmp	r0, #0
 8009b64:	f040 809c 	bne.w	8009ca0 <_vfprintf_r+0x1348>
 8009b68:	ad2d      	add	r5, sp, #180	@ 0xb4
 8009b6a:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8009b6c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009b6e:	602b      	str	r3, [r5, #0]
 8009b70:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009b72:	606b      	str	r3, [r5, #4]
 8009b74:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009b76:	4413      	add	r3, r2
 8009b78:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009b7a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009b7c:	3301      	adds	r3, #1
 8009b7e:	2b07      	cmp	r3, #7
 8009b80:	932b      	str	r3, [sp, #172]	@ 0xac
 8009b82:	dc32      	bgt.n	8009bea <_vfprintf_r+0x1292>
 8009b84:	3508      	adds	r5, #8
 8009b86:	9b08      	ldr	r3, [sp, #32]
 8009b88:	2200      	movs	r2, #0
 8009b8a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009b8e:	e9dd 762b 	ldrd	r7, r6, [sp, #172]	@ 0xac
 8009b92:	1e5c      	subs	r4, r3, #1
 8009b94:	2300      	movs	r3, #0
 8009b96:	f7f6 ff07 	bl	80009a8 <__aeabi_dcmpeq>
 8009b9a:	2800      	cmp	r0, #0
 8009b9c:	d12e      	bne.n	8009bfc <_vfprintf_r+0x12a4>
 8009b9e:	f10a 0301 	add.w	r3, sl, #1
 8009ba2:	e9c5 3400 	strd	r3, r4, [r5]
 8009ba6:	9b08      	ldr	r3, [sp, #32]
 8009ba8:	3701      	adds	r7, #1
 8009baa:	3e01      	subs	r6, #1
 8009bac:	441e      	add	r6, r3
 8009bae:	2f07      	cmp	r7, #7
 8009bb0:	e9cd 762b 	strd	r7, r6, [sp, #172]	@ 0xac
 8009bb4:	dd51      	ble.n	8009c5a <_vfprintf_r+0x1302>
 8009bb6:	4641      	mov	r1, r8
 8009bb8:	9807      	ldr	r0, [sp, #28]
 8009bba:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009bbc:	f000 f918 	bl	8009df0 <__sprint_r>
 8009bc0:	2800      	cmp	r0, #0
 8009bc2:	d16d      	bne.n	8009ca0 <_vfprintf_r+0x1348>
 8009bc4:	ad2d      	add	r5, sp, #180	@ 0xb4
 8009bc6:	ab26      	add	r3, sp, #152	@ 0x98
 8009bc8:	602b      	str	r3, [r5, #0]
 8009bca:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8009bcc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009bce:	606b      	str	r3, [r5, #4]
 8009bd0:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009bd2:	4413      	add	r3, r2
 8009bd4:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009bd6:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009bd8:	3301      	adds	r3, #1
 8009bda:	2b07      	cmp	r3, #7
 8009bdc:	932b      	str	r3, [sp, #172]	@ 0xac
 8009bde:	f73f adb5 	bgt.w	800974c <_vfprintf_r+0xdf4>
 8009be2:	f105 0408 	add.w	r4, r5, #8
 8009be6:	f7ff bafe 	b.w	80091e6 <_vfprintf_r+0x88e>
 8009bea:	4641      	mov	r1, r8
 8009bec:	9807      	ldr	r0, [sp, #28]
 8009bee:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009bf0:	f000 f8fe 	bl	8009df0 <__sprint_r>
 8009bf4:	2800      	cmp	r0, #0
 8009bf6:	d153      	bne.n	8009ca0 <_vfprintf_r+0x1348>
 8009bf8:	ad2d      	add	r5, sp, #180	@ 0xb4
 8009bfa:	e7c4      	b.n	8009b86 <_vfprintf_r+0x122e>
 8009bfc:	9b08      	ldr	r3, [sp, #32]
 8009bfe:	2b01      	cmp	r3, #1
 8009c00:	dde1      	ble.n	8009bc6 <_vfprintf_r+0x126e>
 8009c02:	2710      	movs	r7, #16
 8009c04:	4e58      	ldr	r6, [pc, #352]	@ (8009d68 <_vfprintf_r+0x1410>)
 8009c06:	2c10      	cmp	r4, #16
 8009c08:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8009c0c:	f105 0108 	add.w	r1, r5, #8
 8009c10:	f103 0301 	add.w	r3, r3, #1
 8009c14:	602e      	str	r6, [r5, #0]
 8009c16:	dc07      	bgt.n	8009c28 <_vfprintf_r+0x12d0>
 8009c18:	606c      	str	r4, [r5, #4]
 8009c1a:	2b07      	cmp	r3, #7
 8009c1c:	4414      	add	r4, r2
 8009c1e:	e9cd 342b 	strd	r3, r4, [sp, #172]	@ 0xac
 8009c22:	dcc8      	bgt.n	8009bb6 <_vfprintf_r+0x125e>
 8009c24:	460d      	mov	r5, r1
 8009c26:	e7ce      	b.n	8009bc6 <_vfprintf_r+0x126e>
 8009c28:	3210      	adds	r2, #16
 8009c2a:	2b07      	cmp	r3, #7
 8009c2c:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8009c30:	606f      	str	r7, [r5, #4]
 8009c32:	dd06      	ble.n	8009c42 <_vfprintf_r+0x12ea>
 8009c34:	4641      	mov	r1, r8
 8009c36:	9807      	ldr	r0, [sp, #28]
 8009c38:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009c3a:	f000 f8d9 	bl	8009df0 <__sprint_r>
 8009c3e:	bb78      	cbnz	r0, 8009ca0 <_vfprintf_r+0x1348>
 8009c40:	a92d      	add	r1, sp, #180	@ 0xb4
 8009c42:	460d      	mov	r5, r1
 8009c44:	3c10      	subs	r4, #16
 8009c46:	e7de      	b.n	8009c06 <_vfprintf_r+0x12ae>
 8009c48:	2101      	movs	r1, #1
 8009c4a:	2a07      	cmp	r2, #7
 8009c4c:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8009c50:	f8c4 a000 	str.w	sl, [r4]
 8009c54:	6061      	str	r1, [r4, #4]
 8009c56:	ddb6      	ble.n	8009bc6 <_vfprintf_r+0x126e>
 8009c58:	e7ad      	b.n	8009bb6 <_vfprintf_r+0x125e>
 8009c5a:	3508      	adds	r5, #8
 8009c5c:	e7b3      	b.n	8009bc6 <_vfprintf_r+0x126e>
 8009c5e:	460c      	mov	r4, r1
 8009c60:	f7ff bac1 	b.w	80091e6 <_vfprintf_r+0x88e>
 8009c64:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009c66:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009c68:	1a9d      	subs	r5, r3, r2
 8009c6a:	2d00      	cmp	r5, #0
 8009c6c:	f77f aabf 	ble.w	80091ee <_vfprintf_r+0x896>
 8009c70:	2710      	movs	r7, #16
 8009c72:	4e3e      	ldr	r6, [pc, #248]	@ (8009d6c <_vfprintf_r+0x1414>)
 8009c74:	2d10      	cmp	r5, #16
 8009c76:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8009c7a:	6026      	str	r6, [r4, #0]
 8009c7c:	f103 0301 	add.w	r3, r3, #1
 8009c80:	dc18      	bgt.n	8009cb4 <_vfprintf_r+0x135c>
 8009c82:	6065      	str	r5, [r4, #4]
 8009c84:	2b07      	cmp	r3, #7
 8009c86:	4415      	add	r5, r2
 8009c88:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8009c8c:	f77f aaaf 	ble.w	80091ee <_vfprintf_r+0x896>
 8009c90:	4641      	mov	r1, r8
 8009c92:	9807      	ldr	r0, [sp, #28]
 8009c94:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009c96:	f000 f8ab 	bl	8009df0 <__sprint_r>
 8009c9a:	2800      	cmp	r0, #0
 8009c9c:	f43f aaa7 	beq.w	80091ee <_vfprintf_r+0x896>
 8009ca0:	f1b9 0f00 	cmp.w	r9, #0
 8009ca4:	f43f a8ae 	beq.w	8008e04 <_vfprintf_r+0x4ac>
 8009ca8:	4649      	mov	r1, r9
 8009caa:	9807      	ldr	r0, [sp, #28]
 8009cac:	f7fd fbd8 	bl	8007460 <_free_r>
 8009cb0:	f7ff b8a8 	b.w	8008e04 <_vfprintf_r+0x4ac>
 8009cb4:	3210      	adds	r2, #16
 8009cb6:	2b07      	cmp	r3, #7
 8009cb8:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8009cbc:	6067      	str	r7, [r4, #4]
 8009cbe:	dc02      	bgt.n	8009cc6 <_vfprintf_r+0x136e>
 8009cc0:	3408      	adds	r4, #8
 8009cc2:	3d10      	subs	r5, #16
 8009cc4:	e7d6      	b.n	8009c74 <_vfprintf_r+0x131c>
 8009cc6:	4641      	mov	r1, r8
 8009cc8:	9807      	ldr	r0, [sp, #28]
 8009cca:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009ccc:	f000 f890 	bl	8009df0 <__sprint_r>
 8009cd0:	2800      	cmp	r0, #0
 8009cd2:	d1e5      	bne.n	8009ca0 <_vfprintf_r+0x1348>
 8009cd4:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009cd6:	e7f4      	b.n	8009cc2 <_vfprintf_r+0x136a>
 8009cd8:	4649      	mov	r1, r9
 8009cda:	9807      	ldr	r0, [sp, #28]
 8009cdc:	f7fd fbc0 	bl	8007460 <_free_r>
 8009ce0:	f7ff ba9d 	b.w	800921e <_vfprintf_r+0x8c6>
 8009ce4:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009ce6:	b91b      	cbnz	r3, 8009cf0 <_vfprintf_r+0x1398>
 8009ce8:	2300      	movs	r3, #0
 8009cea:	932b      	str	r3, [sp, #172]	@ 0xac
 8009cec:	f7ff b88a 	b.w	8008e04 <_vfprintf_r+0x4ac>
 8009cf0:	4641      	mov	r1, r8
 8009cf2:	9807      	ldr	r0, [sp, #28]
 8009cf4:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009cf6:	f000 f87b 	bl	8009df0 <__sprint_r>
 8009cfa:	2800      	cmp	r0, #0
 8009cfc:	d0f4      	beq.n	8009ce8 <_vfprintf_r+0x1390>
 8009cfe:	f7ff b881 	b.w	8008e04 <_vfprintf_r+0x4ac>
 8009d02:	ea56 0207 	orrs.w	r2, r6, r7
 8009d06:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009d0a:	f43f ab8a 	beq.w	8009422 <_vfprintf_r+0xaca>
 8009d0e:	2b01      	cmp	r3, #1
 8009d10:	f43f ac09 	beq.w	8009526 <_vfprintf_r+0xbce>
 8009d14:	2b02      	cmp	r3, #2
 8009d16:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 8009d1a:	f43f ac50 	beq.w	80095be <_vfprintf_r+0xc66>
 8009d1e:	f006 0307 	and.w	r3, r6, #7
 8009d22:	08f6      	lsrs	r6, r6, #3
 8009d24:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 8009d28:	08ff      	lsrs	r7, r7, #3
 8009d2a:	3330      	adds	r3, #48	@ 0x30
 8009d2c:	ea56 0107 	orrs.w	r1, r6, r7
 8009d30:	4652      	mov	r2, sl
 8009d32:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 8009d36:	d1f2      	bne.n	8009d1e <_vfprintf_r+0x13c6>
 8009d38:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009d3a:	07c8      	lsls	r0, r1, #31
 8009d3c:	d506      	bpl.n	8009d4c <_vfprintf_r+0x13f4>
 8009d3e:	2b30      	cmp	r3, #48	@ 0x30
 8009d40:	d004      	beq.n	8009d4c <_vfprintf_r+0x13f4>
 8009d42:	2330      	movs	r3, #48	@ 0x30
 8009d44:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8009d48:	f1a2 0a02 	sub.w	sl, r2, #2
 8009d4c:	f04f 0900 	mov.w	r9, #0
 8009d50:	ab56      	add	r3, sp, #344	@ 0x158
 8009d52:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 8009d56:	9514      	str	r5, [sp, #80]	@ 0x50
 8009d58:	eba3 050a 	sub.w	r5, r3, sl
 8009d5c:	464f      	mov	r7, r9
 8009d5e:	464e      	mov	r6, r9
 8009d60:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 8009d64:	f7ff b98e 	b.w	8009084 <_vfprintf_r+0x72c>
 8009d68:	0800d2dc 	.word	0x0800d2dc
 8009d6c:	0800d2ec 	.word	0x0800d2ec

08009d70 <__sbprintf>:
 8009d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d72:	461f      	mov	r7, r3
 8009d74:	898b      	ldrh	r3, [r1, #12]
 8009d76:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 8009d7a:	f023 0302 	bic.w	r3, r3, #2
 8009d7e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009d82:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8009d84:	4615      	mov	r5, r2
 8009d86:	9319      	str	r3, [sp, #100]	@ 0x64
 8009d88:	89cb      	ldrh	r3, [r1, #14]
 8009d8a:	4606      	mov	r6, r0
 8009d8c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009d90:	69cb      	ldr	r3, [r1, #28]
 8009d92:	a816      	add	r0, sp, #88	@ 0x58
 8009d94:	9307      	str	r3, [sp, #28]
 8009d96:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8009d98:	460c      	mov	r4, r1
 8009d9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d9c:	ab1a      	add	r3, sp, #104	@ 0x68
 8009d9e:	9300      	str	r3, [sp, #0]
 8009da0:	9304      	str	r3, [sp, #16]
 8009da2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009da6:	9302      	str	r3, [sp, #8]
 8009da8:	9305      	str	r3, [sp, #20]
 8009daa:	2300      	movs	r3, #0
 8009dac:	9306      	str	r3, [sp, #24]
 8009dae:	f7fd fae1 	bl	8007374 <__retarget_lock_init_recursive>
 8009db2:	462a      	mov	r2, r5
 8009db4:	463b      	mov	r3, r7
 8009db6:	4669      	mov	r1, sp
 8009db8:	4630      	mov	r0, r6
 8009dba:	f7fe fdcd 	bl	8008958 <_vfprintf_r>
 8009dbe:	1e05      	subs	r5, r0, #0
 8009dc0:	db07      	blt.n	8009dd2 <__sbprintf+0x62>
 8009dc2:	4669      	mov	r1, sp
 8009dc4:	4630      	mov	r0, r6
 8009dc6:	f000 fde9 	bl	800a99c <_fflush_r>
 8009dca:	2800      	cmp	r0, #0
 8009dcc:	bf18      	it	ne
 8009dce:	f04f 35ff 	movne.w	r5, #4294967295
 8009dd2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8009dd6:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8009dd8:	065b      	lsls	r3, r3, #25
 8009dda:	bf42      	ittt	mi
 8009ddc:	89a3      	ldrhmi	r3, [r4, #12]
 8009dde:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 8009de2:	81a3      	strhmi	r3, [r4, #12]
 8009de4:	f7fd fac7 	bl	8007376 <__retarget_lock_close_recursive>
 8009de8:	4628      	mov	r0, r5
 8009dea:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 8009dee:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009df0 <__sprint_r>:
 8009df0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009df4:	6893      	ldr	r3, [r2, #8]
 8009df6:	4680      	mov	r8, r0
 8009df8:	460e      	mov	r6, r1
 8009dfa:	4614      	mov	r4, r2
 8009dfc:	b343      	cbz	r3, 8009e50 <__sprint_r+0x60>
 8009dfe:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8009e00:	049d      	lsls	r5, r3, #18
 8009e02:	d522      	bpl.n	8009e4a <__sprint_r+0x5a>
 8009e04:	6815      	ldr	r5, [r2, #0]
 8009e06:	68a0      	ldr	r0, [r4, #8]
 8009e08:	3508      	adds	r5, #8
 8009e0a:	b928      	cbnz	r0, 8009e18 <__sprint_r+0x28>
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	60a3      	str	r3, [r4, #8]
 8009e10:	2300      	movs	r3, #0
 8009e12:	6063      	str	r3, [r4, #4]
 8009e14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e18:	f04f 0900 	mov.w	r9, #0
 8009e1c:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 8009e20:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 8009e24:	45ca      	cmp	sl, r9
 8009e26:	dc05      	bgt.n	8009e34 <__sprint_r+0x44>
 8009e28:	68a3      	ldr	r3, [r4, #8]
 8009e2a:	f027 0703 	bic.w	r7, r7, #3
 8009e2e:	1bdb      	subs	r3, r3, r7
 8009e30:	60a3      	str	r3, [r4, #8]
 8009e32:	e7e8      	b.n	8009e06 <__sprint_r+0x16>
 8009e34:	4632      	mov	r2, r6
 8009e36:	4640      	mov	r0, r8
 8009e38:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8009e3c:	f001 f865 	bl	800af0a <_fputwc_r>
 8009e40:	1c43      	adds	r3, r0, #1
 8009e42:	d0e3      	beq.n	8009e0c <__sprint_r+0x1c>
 8009e44:	f109 0901 	add.w	r9, r9, #1
 8009e48:	e7ec      	b.n	8009e24 <__sprint_r+0x34>
 8009e4a:	f000 fdcd 	bl	800a9e8 <__sfvwrite_r>
 8009e4e:	e7dd      	b.n	8009e0c <__sprint_r+0x1c>
 8009e50:	4618      	mov	r0, r3
 8009e52:	e7dd      	b.n	8009e10 <__sprint_r+0x20>

08009e54 <_vfiprintf_r>:
 8009e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e58:	b0bb      	sub	sp, #236	@ 0xec
 8009e5a:	460f      	mov	r7, r1
 8009e5c:	4693      	mov	fp, r2
 8009e5e:	461c      	mov	r4, r3
 8009e60:	461d      	mov	r5, r3
 8009e62:	9000      	str	r0, [sp, #0]
 8009e64:	b118      	cbz	r0, 8009e6e <_vfiprintf_r+0x1a>
 8009e66:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8009e68:	b90b      	cbnz	r3, 8009e6e <_vfiprintf_r+0x1a>
 8009e6a:	f7fd f83d 	bl	8006ee8 <__sinit>
 8009e6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e70:	07db      	lsls	r3, r3, #31
 8009e72:	d405      	bmi.n	8009e80 <_vfiprintf_r+0x2c>
 8009e74:	89bb      	ldrh	r3, [r7, #12]
 8009e76:	059e      	lsls	r6, r3, #22
 8009e78:	d402      	bmi.n	8009e80 <_vfiprintf_r+0x2c>
 8009e7a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009e7c:	f7fd fa7c 	bl	8007378 <__retarget_lock_acquire_recursive>
 8009e80:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8009e84:	0498      	lsls	r0, r3, #18
 8009e86:	d406      	bmi.n	8009e96 <_vfiprintf_r+0x42>
 8009e88:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8009e8c:	81bb      	strh	r3, [r7, #12]
 8009e8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e90:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009e94:	667b      	str	r3, [r7, #100]	@ 0x64
 8009e96:	89bb      	ldrh	r3, [r7, #12]
 8009e98:	0719      	lsls	r1, r3, #28
 8009e9a:	d501      	bpl.n	8009ea0 <_vfiprintf_r+0x4c>
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	b9ab      	cbnz	r3, 8009ecc <_vfiprintf_r+0x78>
 8009ea0:	4639      	mov	r1, r7
 8009ea2:	9800      	ldr	r0, [sp, #0]
 8009ea4:	f000 ff9a 	bl	800addc <__swsetup_r>
 8009ea8:	b180      	cbz	r0, 8009ecc <_vfiprintf_r+0x78>
 8009eaa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009eac:	07da      	lsls	r2, r3, #31
 8009eae:	d506      	bpl.n	8009ebe <_vfiprintf_r+0x6a>
 8009eb0:	f04f 33ff 	mov.w	r3, #4294967295
 8009eb4:	9303      	str	r3, [sp, #12]
 8009eb6:	9803      	ldr	r0, [sp, #12]
 8009eb8:	b03b      	add	sp, #236	@ 0xec
 8009eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ebe:	89bb      	ldrh	r3, [r7, #12]
 8009ec0:	059b      	lsls	r3, r3, #22
 8009ec2:	d4f5      	bmi.n	8009eb0 <_vfiprintf_r+0x5c>
 8009ec4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009ec6:	f7fd fa58 	bl	800737a <__retarget_lock_release_recursive>
 8009eca:	e7f1      	b.n	8009eb0 <_vfiprintf_r+0x5c>
 8009ecc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8009ed0:	f003 021a 	and.w	r2, r3, #26
 8009ed4:	2a0a      	cmp	r2, #10
 8009ed6:	d114      	bne.n	8009f02 <_vfiprintf_r+0xae>
 8009ed8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8009edc:	2a00      	cmp	r2, #0
 8009ede:	db10      	blt.n	8009f02 <_vfiprintf_r+0xae>
 8009ee0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009ee2:	07d6      	lsls	r6, r2, #31
 8009ee4:	d404      	bmi.n	8009ef0 <_vfiprintf_r+0x9c>
 8009ee6:	059d      	lsls	r5, r3, #22
 8009ee8:	d402      	bmi.n	8009ef0 <_vfiprintf_r+0x9c>
 8009eea:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009eec:	f7fd fa45 	bl	800737a <__retarget_lock_release_recursive>
 8009ef0:	4623      	mov	r3, r4
 8009ef2:	465a      	mov	r2, fp
 8009ef4:	4639      	mov	r1, r7
 8009ef6:	9800      	ldr	r0, [sp, #0]
 8009ef8:	b03b      	add	sp, #236	@ 0xec
 8009efa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009efe:	f000 bc33 	b.w	800a768 <__sbprintf>
 8009f02:	2300      	movs	r3, #0
 8009f04:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 8009f08:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8009f0c:	ae11      	add	r6, sp, #68	@ 0x44
 8009f0e:	960e      	str	r6, [sp, #56]	@ 0x38
 8009f10:	9307      	str	r3, [sp, #28]
 8009f12:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f14:	9303      	str	r3, [sp, #12]
 8009f16:	465b      	mov	r3, fp
 8009f18:	461c      	mov	r4, r3
 8009f1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f1e:	b10a      	cbz	r2, 8009f24 <_vfiprintf_r+0xd0>
 8009f20:	2a25      	cmp	r2, #37	@ 0x25
 8009f22:	d1f9      	bne.n	8009f18 <_vfiprintf_r+0xc4>
 8009f24:	ebb4 080b 	subs.w	r8, r4, fp
 8009f28:	d00d      	beq.n	8009f46 <_vfiprintf_r+0xf2>
 8009f2a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009f2c:	e9c6 b800 	strd	fp, r8, [r6]
 8009f30:	4443      	add	r3, r8
 8009f32:	9310      	str	r3, [sp, #64]	@ 0x40
 8009f34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f36:	3301      	adds	r3, #1
 8009f38:	2b07      	cmp	r3, #7
 8009f3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009f3c:	dc75      	bgt.n	800a02a <_vfiprintf_r+0x1d6>
 8009f3e:	3608      	adds	r6, #8
 8009f40:	9b03      	ldr	r3, [sp, #12]
 8009f42:	4443      	add	r3, r8
 8009f44:	9303      	str	r3, [sp, #12]
 8009f46:	7823      	ldrb	r3, [r4, #0]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	f000 83cf 	beq.w	800a6ec <_vfiprintf_r+0x898>
 8009f4e:	2300      	movs	r3, #0
 8009f50:	f04f 32ff 	mov.w	r2, #4294967295
 8009f54:	469a      	mov	sl, r3
 8009f56:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8009f5a:	3401      	adds	r4, #1
 8009f5c:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8009f60:	46a3      	mov	fp, r4
 8009f62:	f81b 3b01 	ldrb.w	r3, [fp], #1
 8009f66:	f1a3 0220 	sub.w	r2, r3, #32
 8009f6a:	2a5a      	cmp	r2, #90	@ 0x5a
 8009f6c:	f200 8313 	bhi.w	800a596 <_vfiprintf_r+0x742>
 8009f70:	e8df f012 	tbh	[pc, r2, lsl #1]
 8009f74:	0311009a 	.word	0x0311009a
 8009f78:	00a20311 	.word	0x00a20311
 8009f7c:	03110311 	.word	0x03110311
 8009f80:	00820311 	.word	0x00820311
 8009f84:	03110311 	.word	0x03110311
 8009f88:	00af00a5 	.word	0x00af00a5
 8009f8c:	00ac0311 	.word	0x00ac0311
 8009f90:	031100b1 	.word	0x031100b1
 8009f94:	00d000cd 	.word	0x00d000cd
 8009f98:	00d000d0 	.word	0x00d000d0
 8009f9c:	00d000d0 	.word	0x00d000d0
 8009fa0:	00d000d0 	.word	0x00d000d0
 8009fa4:	00d000d0 	.word	0x00d000d0
 8009fa8:	03110311 	.word	0x03110311
 8009fac:	03110311 	.word	0x03110311
 8009fb0:	03110311 	.word	0x03110311
 8009fb4:	03110311 	.word	0x03110311
 8009fb8:	00f70311 	.word	0x00f70311
 8009fbc:	03110104 	.word	0x03110104
 8009fc0:	03110311 	.word	0x03110311
 8009fc4:	03110311 	.word	0x03110311
 8009fc8:	03110311 	.word	0x03110311
 8009fcc:	03110311 	.word	0x03110311
 8009fd0:	01510311 	.word	0x01510311
 8009fd4:	03110311 	.word	0x03110311
 8009fd8:	01980311 	.word	0x01980311
 8009fdc:	02770311 	.word	0x02770311
 8009fe0:	03110311 	.word	0x03110311
 8009fe4:	03110297 	.word	0x03110297
 8009fe8:	03110311 	.word	0x03110311
 8009fec:	03110311 	.word	0x03110311
 8009ff0:	03110311 	.word	0x03110311
 8009ff4:	03110311 	.word	0x03110311
 8009ff8:	00f70311 	.word	0x00f70311
 8009ffc:	03110106 	.word	0x03110106
 800a000:	03110311 	.word	0x03110311
 800a004:	010600e0 	.word	0x010600e0
 800a008:	031100f1 	.word	0x031100f1
 800a00c:	031100eb 	.word	0x031100eb
 800a010:	01530131 	.word	0x01530131
 800a014:	00f10188 	.word	0x00f10188
 800a018:	01980311 	.word	0x01980311
 800a01c:	02790098 	.word	0x02790098
 800a020:	03110311 	.word	0x03110311
 800a024:	03110065 	.word	0x03110065
 800a028:	0098      	.short	0x0098
 800a02a:	4639      	mov	r1, r7
 800a02c:	9800      	ldr	r0, [sp, #0]
 800a02e:	aa0e      	add	r2, sp, #56	@ 0x38
 800a030:	f7ff fede 	bl	8009df0 <__sprint_r>
 800a034:	2800      	cmp	r0, #0
 800a036:	f040 8338 	bne.w	800a6aa <_vfiprintf_r+0x856>
 800a03a:	ae11      	add	r6, sp, #68	@ 0x44
 800a03c:	e780      	b.n	8009f40 <_vfiprintf_r+0xec>
 800a03e:	4a98      	ldr	r2, [pc, #608]	@ (800a2a0 <_vfiprintf_r+0x44c>)
 800a040:	9205      	str	r2, [sp, #20]
 800a042:	f01a 0220 	ands.w	r2, sl, #32
 800a046:	f000 822e 	beq.w	800a4a6 <_vfiprintf_r+0x652>
 800a04a:	3507      	adds	r5, #7
 800a04c:	f025 0507 	bic.w	r5, r5, #7
 800a050:	46a8      	mov	r8, r5
 800a052:	686d      	ldr	r5, [r5, #4]
 800a054:	f858 4b08 	ldr.w	r4, [r8], #8
 800a058:	f01a 0f01 	tst.w	sl, #1
 800a05c:	d009      	beq.n	800a072 <_vfiprintf_r+0x21e>
 800a05e:	ea54 0205 	orrs.w	r2, r4, r5
 800a062:	bf1f      	itttt	ne
 800a064:	2230      	movne	r2, #48	@ 0x30
 800a066:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 800a06a:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 800a06e:	f04a 0a02 	orrne.w	sl, sl, #2
 800a072:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800a076:	e111      	b.n	800a29c <_vfiprintf_r+0x448>
 800a078:	9800      	ldr	r0, [sp, #0]
 800a07a:	f000 ffa3 	bl	800afc4 <_localeconv_r>
 800a07e:	6843      	ldr	r3, [r0, #4]
 800a080:	4618      	mov	r0, r3
 800a082:	9309      	str	r3, [sp, #36]	@ 0x24
 800a084:	f7f6 f864 	bl	8000150 <strlen>
 800a088:	9007      	str	r0, [sp, #28]
 800a08a:	9800      	ldr	r0, [sp, #0]
 800a08c:	f000 ff9a 	bl	800afc4 <_localeconv_r>
 800a090:	6883      	ldr	r3, [r0, #8]
 800a092:	9306      	str	r3, [sp, #24]
 800a094:	9b07      	ldr	r3, [sp, #28]
 800a096:	b12b      	cbz	r3, 800a0a4 <_vfiprintf_r+0x250>
 800a098:	9b06      	ldr	r3, [sp, #24]
 800a09a:	b11b      	cbz	r3, 800a0a4 <_vfiprintf_r+0x250>
 800a09c:	781b      	ldrb	r3, [r3, #0]
 800a09e:	b10b      	cbz	r3, 800a0a4 <_vfiprintf_r+0x250>
 800a0a0:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 800a0a4:	465c      	mov	r4, fp
 800a0a6:	e75b      	b.n	8009f60 <_vfiprintf_r+0x10c>
 800a0a8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d1f9      	bne.n	800a0a4 <_vfiprintf_r+0x250>
 800a0b0:	2320      	movs	r3, #32
 800a0b2:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800a0b6:	e7f5      	b.n	800a0a4 <_vfiprintf_r+0x250>
 800a0b8:	f04a 0a01 	orr.w	sl, sl, #1
 800a0bc:	e7f2      	b.n	800a0a4 <_vfiprintf_r+0x250>
 800a0be:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	9302      	str	r3, [sp, #8]
 800a0c6:	daed      	bge.n	800a0a4 <_vfiprintf_r+0x250>
 800a0c8:	425b      	negs	r3, r3
 800a0ca:	9302      	str	r3, [sp, #8]
 800a0cc:	f04a 0a04 	orr.w	sl, sl, #4
 800a0d0:	e7e8      	b.n	800a0a4 <_vfiprintf_r+0x250>
 800a0d2:	232b      	movs	r3, #43	@ 0x2b
 800a0d4:	e7ed      	b.n	800a0b2 <_vfiprintf_r+0x25e>
 800a0d6:	465a      	mov	r2, fp
 800a0d8:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a0dc:	2b2a      	cmp	r3, #42	@ 0x2a
 800a0de:	d112      	bne.n	800a106 <_vfiprintf_r+0x2b2>
 800a0e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0e4:	4693      	mov	fp, r2
 800a0e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a0ea:	9301      	str	r3, [sp, #4]
 800a0ec:	e7da      	b.n	800a0a4 <_vfiprintf_r+0x250>
 800a0ee:	9b01      	ldr	r3, [sp, #4]
 800a0f0:	fb00 1303 	mla	r3, r0, r3, r1
 800a0f4:	9301      	str	r3, [sp, #4]
 800a0f6:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a0fa:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800a0fe:	2909      	cmp	r1, #9
 800a100:	d9f5      	bls.n	800a0ee <_vfiprintf_r+0x29a>
 800a102:	4693      	mov	fp, r2
 800a104:	e72f      	b.n	8009f66 <_vfiprintf_r+0x112>
 800a106:	2100      	movs	r1, #0
 800a108:	200a      	movs	r0, #10
 800a10a:	9101      	str	r1, [sp, #4]
 800a10c:	e7f5      	b.n	800a0fa <_vfiprintf_r+0x2a6>
 800a10e:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 800a112:	e7c7      	b.n	800a0a4 <_vfiprintf_r+0x250>
 800a114:	2100      	movs	r1, #0
 800a116:	465a      	mov	r2, fp
 800a118:	200a      	movs	r0, #10
 800a11a:	9102      	str	r1, [sp, #8]
 800a11c:	9902      	ldr	r1, [sp, #8]
 800a11e:	3b30      	subs	r3, #48	@ 0x30
 800a120:	fb00 3301 	mla	r3, r0, r1, r3
 800a124:	9302      	str	r3, [sp, #8]
 800a126:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a12a:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800a12e:	2909      	cmp	r1, #9
 800a130:	d9f4      	bls.n	800a11c <_vfiprintf_r+0x2c8>
 800a132:	e7e6      	b.n	800a102 <_vfiprintf_r+0x2ae>
 800a134:	f89b 3000 	ldrb.w	r3, [fp]
 800a138:	2b68      	cmp	r3, #104	@ 0x68
 800a13a:	bf06      	itte	eq
 800a13c:	f10b 0b01 	addeq.w	fp, fp, #1
 800a140:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 800a144:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 800a148:	e7ac      	b.n	800a0a4 <_vfiprintf_r+0x250>
 800a14a:	f89b 3000 	ldrb.w	r3, [fp]
 800a14e:	2b6c      	cmp	r3, #108	@ 0x6c
 800a150:	d104      	bne.n	800a15c <_vfiprintf_r+0x308>
 800a152:	f10b 0b01 	add.w	fp, fp, #1
 800a156:	f04a 0a20 	orr.w	sl, sl, #32
 800a15a:	e7a3      	b.n	800a0a4 <_vfiprintf_r+0x250>
 800a15c:	f04a 0a10 	orr.w	sl, sl, #16
 800a160:	e7a0      	b.n	800a0a4 <_vfiprintf_r+0x250>
 800a162:	46a8      	mov	r8, r5
 800a164:	2400      	movs	r4, #0
 800a166:	f858 3b04 	ldr.w	r3, [r8], #4
 800a16a:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800a16e:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800a172:	2301      	movs	r3, #1
 800a174:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 800a178:	9301      	str	r3, [sp, #4]
 800a17a:	e0a8      	b.n	800a2ce <_vfiprintf_r+0x47a>
 800a17c:	f04a 0a10 	orr.w	sl, sl, #16
 800a180:	f01a 0f20 	tst.w	sl, #32
 800a184:	d010      	beq.n	800a1a8 <_vfiprintf_r+0x354>
 800a186:	3507      	adds	r5, #7
 800a188:	f025 0507 	bic.w	r5, r5, #7
 800a18c:	46a8      	mov	r8, r5
 800a18e:	686d      	ldr	r5, [r5, #4]
 800a190:	f858 4b08 	ldr.w	r4, [r8], #8
 800a194:	2d00      	cmp	r5, #0
 800a196:	da05      	bge.n	800a1a4 <_vfiprintf_r+0x350>
 800a198:	232d      	movs	r3, #45	@ 0x2d
 800a19a:	4264      	negs	r4, r4
 800a19c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800a1a0:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	e048      	b.n	800a23a <_vfiprintf_r+0x3e6>
 800a1a8:	46a8      	mov	r8, r5
 800a1aa:	f01a 0f10 	tst.w	sl, #16
 800a1ae:	f858 5b04 	ldr.w	r5, [r8], #4
 800a1b2:	d002      	beq.n	800a1ba <_vfiprintf_r+0x366>
 800a1b4:	462c      	mov	r4, r5
 800a1b6:	17ed      	asrs	r5, r5, #31
 800a1b8:	e7ec      	b.n	800a194 <_vfiprintf_r+0x340>
 800a1ba:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800a1be:	d003      	beq.n	800a1c8 <_vfiprintf_r+0x374>
 800a1c0:	b22c      	sxth	r4, r5
 800a1c2:	f345 35c0 	sbfx	r5, r5, #15, #1
 800a1c6:	e7e5      	b.n	800a194 <_vfiprintf_r+0x340>
 800a1c8:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800a1cc:	d0f2      	beq.n	800a1b4 <_vfiprintf_r+0x360>
 800a1ce:	b26c      	sxtb	r4, r5
 800a1d0:	f345 15c0 	sbfx	r5, r5, #7, #1
 800a1d4:	e7de      	b.n	800a194 <_vfiprintf_r+0x340>
 800a1d6:	f01a 0f20 	tst.w	sl, #32
 800a1da:	d007      	beq.n	800a1ec <_vfiprintf_r+0x398>
 800a1dc:	9a03      	ldr	r2, [sp, #12]
 800a1de:	682b      	ldr	r3, [r5, #0]
 800a1e0:	9903      	ldr	r1, [sp, #12]
 800a1e2:	17d2      	asrs	r2, r2, #31
 800a1e4:	e9c3 1200 	strd	r1, r2, [r3]
 800a1e8:	3504      	adds	r5, #4
 800a1ea:	e694      	b.n	8009f16 <_vfiprintf_r+0xc2>
 800a1ec:	f01a 0f10 	tst.w	sl, #16
 800a1f0:	d003      	beq.n	800a1fa <_vfiprintf_r+0x3a6>
 800a1f2:	682b      	ldr	r3, [r5, #0]
 800a1f4:	9a03      	ldr	r2, [sp, #12]
 800a1f6:	601a      	str	r2, [r3, #0]
 800a1f8:	e7f6      	b.n	800a1e8 <_vfiprintf_r+0x394>
 800a1fa:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800a1fe:	d003      	beq.n	800a208 <_vfiprintf_r+0x3b4>
 800a200:	682b      	ldr	r3, [r5, #0]
 800a202:	9a03      	ldr	r2, [sp, #12]
 800a204:	801a      	strh	r2, [r3, #0]
 800a206:	e7ef      	b.n	800a1e8 <_vfiprintf_r+0x394>
 800a208:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800a20c:	d0f1      	beq.n	800a1f2 <_vfiprintf_r+0x39e>
 800a20e:	682b      	ldr	r3, [r5, #0]
 800a210:	9a03      	ldr	r2, [sp, #12]
 800a212:	701a      	strb	r2, [r3, #0]
 800a214:	e7e8      	b.n	800a1e8 <_vfiprintf_r+0x394>
 800a216:	f04a 0a10 	orr.w	sl, sl, #16
 800a21a:	f01a 0320 	ands.w	r3, sl, #32
 800a21e:	d01f      	beq.n	800a260 <_vfiprintf_r+0x40c>
 800a220:	3507      	adds	r5, #7
 800a222:	f025 0507 	bic.w	r5, r5, #7
 800a226:	46a8      	mov	r8, r5
 800a228:	686d      	ldr	r5, [r5, #4]
 800a22a:	f858 4b08 	ldr.w	r4, [r8], #8
 800a22e:	2300      	movs	r3, #0
 800a230:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800a234:	2200      	movs	r2, #0
 800a236:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 800a23a:	9a01      	ldr	r2, [sp, #4]
 800a23c:	3201      	adds	r2, #1
 800a23e:	f000 8262 	beq.w	800a706 <_vfiprintf_r+0x8b2>
 800a242:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 800a246:	9204      	str	r2, [sp, #16]
 800a248:	ea54 0205 	orrs.w	r2, r4, r5
 800a24c:	f040 8261 	bne.w	800a712 <_vfiprintf_r+0x8be>
 800a250:	9a01      	ldr	r2, [sp, #4]
 800a252:	2a00      	cmp	r2, #0
 800a254:	f000 8196 	beq.w	800a584 <_vfiprintf_r+0x730>
 800a258:	2b01      	cmp	r3, #1
 800a25a:	f040 825d 	bne.w	800a718 <_vfiprintf_r+0x8c4>
 800a25e:	e139      	b.n	800a4d4 <_vfiprintf_r+0x680>
 800a260:	46a8      	mov	r8, r5
 800a262:	f01a 0510 	ands.w	r5, sl, #16
 800a266:	f858 4b04 	ldr.w	r4, [r8], #4
 800a26a:	d001      	beq.n	800a270 <_vfiprintf_r+0x41c>
 800a26c:	461d      	mov	r5, r3
 800a26e:	e7de      	b.n	800a22e <_vfiprintf_r+0x3da>
 800a270:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800a274:	d001      	beq.n	800a27a <_vfiprintf_r+0x426>
 800a276:	b2a4      	uxth	r4, r4
 800a278:	e7d9      	b.n	800a22e <_vfiprintf_r+0x3da>
 800a27a:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800a27e:	d0d6      	beq.n	800a22e <_vfiprintf_r+0x3da>
 800a280:	b2e4      	uxtb	r4, r4
 800a282:	e7f3      	b.n	800a26c <_vfiprintf_r+0x418>
 800a284:	f647 0330 	movw	r3, #30768	@ 0x7830
 800a288:	46a8      	mov	r8, r5
 800a28a:	2500      	movs	r5, #0
 800a28c:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 800a290:	4b03      	ldr	r3, [pc, #12]	@ (800a2a0 <_vfiprintf_r+0x44c>)
 800a292:	f858 4b04 	ldr.w	r4, [r8], #4
 800a296:	f04a 0a02 	orr.w	sl, sl, #2
 800a29a:	9305      	str	r3, [sp, #20]
 800a29c:	2302      	movs	r3, #2
 800a29e:	e7c9      	b.n	800a234 <_vfiprintf_r+0x3e0>
 800a2a0:	0800d298 	.word	0x0800d298
 800a2a4:	46a8      	mov	r8, r5
 800a2a6:	2500      	movs	r5, #0
 800a2a8:	9b01      	ldr	r3, [sp, #4]
 800a2aa:	f858 9b04 	ldr.w	r9, [r8], #4
 800a2ae:	1c5c      	adds	r4, r3, #1
 800a2b0:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 800a2b4:	f000 80d0 	beq.w	800a458 <_vfiprintf_r+0x604>
 800a2b8:	461a      	mov	r2, r3
 800a2ba:	4629      	mov	r1, r5
 800a2bc:	4648      	mov	r0, r9
 800a2be:	f000 febb 	bl	800b038 <memchr>
 800a2c2:	4604      	mov	r4, r0
 800a2c4:	b118      	cbz	r0, 800a2ce <_vfiprintf_r+0x47a>
 800a2c6:	eba0 0309 	sub.w	r3, r0, r9
 800a2ca:	9301      	str	r3, [sp, #4]
 800a2cc:	462c      	mov	r4, r5
 800a2ce:	9b01      	ldr	r3, [sp, #4]
 800a2d0:	42a3      	cmp	r3, r4
 800a2d2:	bfb8      	it	lt
 800a2d4:	4623      	movlt	r3, r4
 800a2d6:	9304      	str	r3, [sp, #16]
 800a2d8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800a2dc:	b113      	cbz	r3, 800a2e4 <_vfiprintf_r+0x490>
 800a2de:	9b04      	ldr	r3, [sp, #16]
 800a2e0:	3301      	adds	r3, #1
 800a2e2:	9304      	str	r3, [sp, #16]
 800a2e4:	f01a 0302 	ands.w	r3, sl, #2
 800a2e8:	9308      	str	r3, [sp, #32]
 800a2ea:	bf1e      	ittt	ne
 800a2ec:	9b04      	ldrne	r3, [sp, #16]
 800a2ee:	3302      	addne	r3, #2
 800a2f0:	9304      	strne	r3, [sp, #16]
 800a2f2:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 800a2f6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a2f8:	d11f      	bne.n	800a33a <_vfiprintf_r+0x4e6>
 800a2fa:	9b02      	ldr	r3, [sp, #8]
 800a2fc:	9a04      	ldr	r2, [sp, #16]
 800a2fe:	1a9d      	subs	r5, r3, r2
 800a300:	2d00      	cmp	r5, #0
 800a302:	dd1a      	ble.n	800a33a <_vfiprintf_r+0x4e6>
 800a304:	4ba9      	ldr	r3, [pc, #676]	@ (800a5ac <_vfiprintf_r+0x758>)
 800a306:	2d10      	cmp	r5, #16
 800a308:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800a30c:	f106 0008 	add.w	r0, r6, #8
 800a310:	f102 0201 	add.w	r2, r2, #1
 800a314:	6033      	str	r3, [r6, #0]
 800a316:	f300 814f 	bgt.w	800a5b8 <_vfiprintf_r+0x764>
 800a31a:	6075      	str	r5, [r6, #4]
 800a31c:	2a07      	cmp	r2, #7
 800a31e:	440d      	add	r5, r1
 800a320:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800a324:	f340 815d 	ble.w	800a5e2 <_vfiprintf_r+0x78e>
 800a328:	4639      	mov	r1, r7
 800a32a:	9800      	ldr	r0, [sp, #0]
 800a32c:	aa0e      	add	r2, sp, #56	@ 0x38
 800a32e:	f7ff fd5f 	bl	8009df0 <__sprint_r>
 800a332:	2800      	cmp	r0, #0
 800a334:	f040 81b9 	bne.w	800a6aa <_vfiprintf_r+0x856>
 800a338:	ae11      	add	r6, sp, #68	@ 0x44
 800a33a:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 800a33e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800a342:	b161      	cbz	r1, 800a35e <_vfiprintf_r+0x50a>
 800a344:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 800a348:	6031      	str	r1, [r6, #0]
 800a34a:	2101      	movs	r1, #1
 800a34c:	3301      	adds	r3, #1
 800a34e:	440a      	add	r2, r1
 800a350:	2b07      	cmp	r3, #7
 800a352:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800a356:	6071      	str	r1, [r6, #4]
 800a358:	f300 8145 	bgt.w	800a5e6 <_vfiprintf_r+0x792>
 800a35c:	3608      	adds	r6, #8
 800a35e:	9908      	ldr	r1, [sp, #32]
 800a360:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800a364:	b159      	cbz	r1, 800a37e <_vfiprintf_r+0x52a>
 800a366:	a90d      	add	r1, sp, #52	@ 0x34
 800a368:	6031      	str	r1, [r6, #0]
 800a36a:	2102      	movs	r1, #2
 800a36c:	3301      	adds	r3, #1
 800a36e:	440a      	add	r2, r1
 800a370:	2b07      	cmp	r3, #7
 800a372:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800a376:	6071      	str	r1, [r6, #4]
 800a378:	f300 813e 	bgt.w	800a5f8 <_vfiprintf_r+0x7a4>
 800a37c:	3608      	adds	r6, #8
 800a37e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a380:	2b80      	cmp	r3, #128	@ 0x80
 800a382:	d11f      	bne.n	800a3c4 <_vfiprintf_r+0x570>
 800a384:	9b02      	ldr	r3, [sp, #8]
 800a386:	9a04      	ldr	r2, [sp, #16]
 800a388:	1a9d      	subs	r5, r3, r2
 800a38a:	2d00      	cmp	r5, #0
 800a38c:	dd1a      	ble.n	800a3c4 <_vfiprintf_r+0x570>
 800a38e:	4b88      	ldr	r3, [pc, #544]	@ (800a5b0 <_vfiprintf_r+0x75c>)
 800a390:	2d10      	cmp	r5, #16
 800a392:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800a396:	f106 0008 	add.w	r0, r6, #8
 800a39a:	f102 0201 	add.w	r2, r2, #1
 800a39e:	6033      	str	r3, [r6, #0]
 800a3a0:	f300 8133 	bgt.w	800a60a <_vfiprintf_r+0x7b6>
 800a3a4:	6075      	str	r5, [r6, #4]
 800a3a6:	2a07      	cmp	r2, #7
 800a3a8:	440d      	add	r5, r1
 800a3aa:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800a3ae:	f340 8141 	ble.w	800a634 <_vfiprintf_r+0x7e0>
 800a3b2:	4639      	mov	r1, r7
 800a3b4:	9800      	ldr	r0, [sp, #0]
 800a3b6:	aa0e      	add	r2, sp, #56	@ 0x38
 800a3b8:	f7ff fd1a 	bl	8009df0 <__sprint_r>
 800a3bc:	2800      	cmp	r0, #0
 800a3be:	f040 8174 	bne.w	800a6aa <_vfiprintf_r+0x856>
 800a3c2:	ae11      	add	r6, sp, #68	@ 0x44
 800a3c4:	9b01      	ldr	r3, [sp, #4]
 800a3c6:	1ae4      	subs	r4, r4, r3
 800a3c8:	2c00      	cmp	r4, #0
 800a3ca:	dd1a      	ble.n	800a402 <_vfiprintf_r+0x5ae>
 800a3cc:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800a3d0:	4877      	ldr	r0, [pc, #476]	@ (800a5b0 <_vfiprintf_r+0x75c>)
 800a3d2:	2c10      	cmp	r4, #16
 800a3d4:	f103 0301 	add.w	r3, r3, #1
 800a3d8:	f106 0108 	add.w	r1, r6, #8
 800a3dc:	6030      	str	r0, [r6, #0]
 800a3de:	f300 812b 	bgt.w	800a638 <_vfiprintf_r+0x7e4>
 800a3e2:	6074      	str	r4, [r6, #4]
 800a3e4:	2b07      	cmp	r3, #7
 800a3e6:	4414      	add	r4, r2
 800a3e8:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 800a3ec:	f340 8135 	ble.w	800a65a <_vfiprintf_r+0x806>
 800a3f0:	4639      	mov	r1, r7
 800a3f2:	9800      	ldr	r0, [sp, #0]
 800a3f4:	aa0e      	add	r2, sp, #56	@ 0x38
 800a3f6:	f7ff fcfb 	bl	8009df0 <__sprint_r>
 800a3fa:	2800      	cmp	r0, #0
 800a3fc:	f040 8155 	bne.w	800a6aa <_vfiprintf_r+0x856>
 800a400:	ae11      	add	r6, sp, #68	@ 0x44
 800a402:	9b01      	ldr	r3, [sp, #4]
 800a404:	9a01      	ldr	r2, [sp, #4]
 800a406:	6073      	str	r3, [r6, #4]
 800a408:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a40a:	f8c6 9000 	str.w	r9, [r6]
 800a40e:	4413      	add	r3, r2
 800a410:	9310      	str	r3, [sp, #64]	@ 0x40
 800a412:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a414:	3301      	adds	r3, #1
 800a416:	2b07      	cmp	r3, #7
 800a418:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a41a:	f300 8120 	bgt.w	800a65e <_vfiprintf_r+0x80a>
 800a41e:	f106 0308 	add.w	r3, r6, #8
 800a422:	f01a 0f04 	tst.w	sl, #4
 800a426:	f040 8122 	bne.w	800a66e <_vfiprintf_r+0x81a>
 800a42a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a42e:	9904      	ldr	r1, [sp, #16]
 800a430:	428a      	cmp	r2, r1
 800a432:	bfac      	ite	ge
 800a434:	189b      	addge	r3, r3, r2
 800a436:	185b      	addlt	r3, r3, r1
 800a438:	9303      	str	r3, [sp, #12]
 800a43a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a43c:	b13b      	cbz	r3, 800a44e <_vfiprintf_r+0x5fa>
 800a43e:	4639      	mov	r1, r7
 800a440:	9800      	ldr	r0, [sp, #0]
 800a442:	aa0e      	add	r2, sp, #56	@ 0x38
 800a444:	f7ff fcd4 	bl	8009df0 <__sprint_r>
 800a448:	2800      	cmp	r0, #0
 800a44a:	f040 812e 	bne.w	800a6aa <_vfiprintf_r+0x856>
 800a44e:	2300      	movs	r3, #0
 800a450:	4645      	mov	r5, r8
 800a452:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a454:	ae11      	add	r6, sp, #68	@ 0x44
 800a456:	e55e      	b.n	8009f16 <_vfiprintf_r+0xc2>
 800a458:	4648      	mov	r0, r9
 800a45a:	f7f5 fe79 	bl	8000150 <strlen>
 800a45e:	9001      	str	r0, [sp, #4]
 800a460:	e734      	b.n	800a2cc <_vfiprintf_r+0x478>
 800a462:	f04a 0a10 	orr.w	sl, sl, #16
 800a466:	f01a 0320 	ands.w	r3, sl, #32
 800a46a:	d008      	beq.n	800a47e <_vfiprintf_r+0x62a>
 800a46c:	3507      	adds	r5, #7
 800a46e:	f025 0507 	bic.w	r5, r5, #7
 800a472:	46a8      	mov	r8, r5
 800a474:	686d      	ldr	r5, [r5, #4]
 800a476:	f858 4b08 	ldr.w	r4, [r8], #8
 800a47a:	2301      	movs	r3, #1
 800a47c:	e6da      	b.n	800a234 <_vfiprintf_r+0x3e0>
 800a47e:	46a8      	mov	r8, r5
 800a480:	f01a 0510 	ands.w	r5, sl, #16
 800a484:	f858 4b04 	ldr.w	r4, [r8], #4
 800a488:	d001      	beq.n	800a48e <_vfiprintf_r+0x63a>
 800a48a:	461d      	mov	r5, r3
 800a48c:	e7f5      	b.n	800a47a <_vfiprintf_r+0x626>
 800a48e:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800a492:	d001      	beq.n	800a498 <_vfiprintf_r+0x644>
 800a494:	b2a4      	uxth	r4, r4
 800a496:	e7f0      	b.n	800a47a <_vfiprintf_r+0x626>
 800a498:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800a49c:	d0ed      	beq.n	800a47a <_vfiprintf_r+0x626>
 800a49e:	b2e4      	uxtb	r4, r4
 800a4a0:	e7f3      	b.n	800a48a <_vfiprintf_r+0x636>
 800a4a2:	4a44      	ldr	r2, [pc, #272]	@ (800a5b4 <_vfiprintf_r+0x760>)
 800a4a4:	e5cc      	b.n	800a040 <_vfiprintf_r+0x1ec>
 800a4a6:	46a8      	mov	r8, r5
 800a4a8:	f01a 0510 	ands.w	r5, sl, #16
 800a4ac:	f858 4b04 	ldr.w	r4, [r8], #4
 800a4b0:	d001      	beq.n	800a4b6 <_vfiprintf_r+0x662>
 800a4b2:	4615      	mov	r5, r2
 800a4b4:	e5d0      	b.n	800a058 <_vfiprintf_r+0x204>
 800a4b6:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 800a4ba:	d001      	beq.n	800a4c0 <_vfiprintf_r+0x66c>
 800a4bc:	b2a4      	uxth	r4, r4
 800a4be:	e5cb      	b.n	800a058 <_vfiprintf_r+0x204>
 800a4c0:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800a4c4:	f43f adc8 	beq.w	800a058 <_vfiprintf_r+0x204>
 800a4c8:	b2e4      	uxtb	r4, r4
 800a4ca:	e7f2      	b.n	800a4b2 <_vfiprintf_r+0x65e>
 800a4cc:	2c0a      	cmp	r4, #10
 800a4ce:	f175 0300 	sbcs.w	r3, r5, #0
 800a4d2:	d206      	bcs.n	800a4e2 <_vfiprintf_r+0x68e>
 800a4d4:	3430      	adds	r4, #48	@ 0x30
 800a4d6:	b2e4      	uxtb	r4, r4
 800a4d8:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 800a4dc:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 800a4e0:	e136      	b.n	800a750 <_vfiprintf_r+0x8fc>
 800a4e2:	f04f 0a00 	mov.w	sl, #0
 800a4e6:	ab3a      	add	r3, sp, #232	@ 0xe8
 800a4e8:	9308      	str	r3, [sp, #32]
 800a4ea:	9b04      	ldr	r3, [sp, #16]
 800a4ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a4f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a4f2:	220a      	movs	r2, #10
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	4620      	mov	r0, r4
 800a4f8:	4629      	mov	r1, r5
 800a4fa:	f7f6 fb15 	bl	8000b28 <__aeabi_uldivmod>
 800a4fe:	460b      	mov	r3, r1
 800a500:	9908      	ldr	r1, [sp, #32]
 800a502:	3230      	adds	r2, #48	@ 0x30
 800a504:	f801 2c01 	strb.w	r2, [r1, #-1]
 800a508:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a50a:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a50c:	f101 39ff 	add.w	r9, r1, #4294967295
 800a510:	f10a 0a01 	add.w	sl, sl, #1
 800a514:	b1e2      	cbz	r2, 800a550 <_vfiprintf_r+0x6fc>
 800a516:	9a06      	ldr	r2, [sp, #24]
 800a518:	7812      	ldrb	r2, [r2, #0]
 800a51a:	4552      	cmp	r2, sl
 800a51c:	d118      	bne.n	800a550 <_vfiprintf_r+0x6fc>
 800a51e:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 800a522:	d015      	beq.n	800a550 <_vfiprintf_r+0x6fc>
 800a524:	2c0a      	cmp	r4, #10
 800a526:	f175 0200 	sbcs.w	r2, r5, #0
 800a52a:	d311      	bcc.n	800a550 <_vfiprintf_r+0x6fc>
 800a52c:	9308      	str	r3, [sp, #32]
 800a52e:	9b07      	ldr	r3, [sp, #28]
 800a530:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a532:	eba9 0903 	sub.w	r9, r9, r3
 800a536:	461a      	mov	r2, r3
 800a538:	4648      	mov	r0, r9
 800a53a:	f000 fd29 	bl	800af90 <strncpy>
 800a53e:	9b06      	ldr	r3, [sp, #24]
 800a540:	785a      	ldrb	r2, [r3, #1]
 800a542:	9b08      	ldr	r3, [sp, #32]
 800a544:	b172      	cbz	r2, 800a564 <_vfiprintf_r+0x710>
 800a546:	f04f 0a00 	mov.w	sl, #0
 800a54a:	9a06      	ldr	r2, [sp, #24]
 800a54c:	3201      	adds	r2, #1
 800a54e:	9206      	str	r2, [sp, #24]
 800a550:	2c0a      	cmp	r4, #10
 800a552:	f175 0500 	sbcs.w	r5, r5, #0
 800a556:	f0c0 80fb 	bcc.w	800a750 <_vfiprintf_r+0x8fc>
 800a55a:	461d      	mov	r5, r3
 800a55c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a55e:	f8cd 9020 	str.w	r9, [sp, #32]
 800a562:	e7c6      	b.n	800a4f2 <_vfiprintf_r+0x69e>
 800a564:	4692      	mov	sl, r2
 800a566:	e7f3      	b.n	800a550 <_vfiprintf_r+0x6fc>
 800a568:	9a05      	ldr	r2, [sp, #20]
 800a56a:	f004 030f 	and.w	r3, r4, #15
 800a56e:	5cd3      	ldrb	r3, [r2, r3]
 800a570:	0924      	lsrs	r4, r4, #4
 800a572:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800a576:	092d      	lsrs	r5, r5, #4
 800a578:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800a57c:	ea54 0305 	orrs.w	r3, r4, r5
 800a580:	d1f2      	bne.n	800a568 <_vfiprintf_r+0x714>
 800a582:	e0e5      	b.n	800a750 <_vfiprintf_r+0x8fc>
 800a584:	b923      	cbnz	r3, 800a590 <_vfiprintf_r+0x73c>
 800a586:	f01a 0f01 	tst.w	sl, #1
 800a58a:	d001      	beq.n	800a590 <_vfiprintf_r+0x73c>
 800a58c:	2430      	movs	r4, #48	@ 0x30
 800a58e:	e7a3      	b.n	800a4d8 <_vfiprintf_r+0x684>
 800a590:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800a594:	e0dc      	b.n	800a750 <_vfiprintf_r+0x8fc>
 800a596:	2b00      	cmp	r3, #0
 800a598:	f000 80a8 	beq.w	800a6ec <_vfiprintf_r+0x898>
 800a59c:	2400      	movs	r4, #0
 800a59e:	46a8      	mov	r8, r5
 800a5a0:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800a5a4:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800a5a8:	e5e3      	b.n	800a172 <_vfiprintf_r+0x31e>
 800a5aa:	bf00      	nop
 800a5ac:	0800d30c 	.word	0x0800d30c
 800a5b0:	0800d2fc 	.word	0x0800d2fc
 800a5b4:	0800d2a9 	.word	0x0800d2a9
 800a5b8:	f04f 0c10 	mov.w	ip, #16
 800a5bc:	2a07      	cmp	r2, #7
 800a5be:	4461      	add	r1, ip
 800a5c0:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800a5c4:	f8c6 c004 	str.w	ip, [r6, #4]
 800a5c8:	dd08      	ble.n	800a5dc <_vfiprintf_r+0x788>
 800a5ca:	4639      	mov	r1, r7
 800a5cc:	9800      	ldr	r0, [sp, #0]
 800a5ce:	aa0e      	add	r2, sp, #56	@ 0x38
 800a5d0:	f7ff fc0e 	bl	8009df0 <__sprint_r>
 800a5d4:	2800      	cmp	r0, #0
 800a5d6:	d168      	bne.n	800a6aa <_vfiprintf_r+0x856>
 800a5d8:	4b61      	ldr	r3, [pc, #388]	@ (800a760 <_vfiprintf_r+0x90c>)
 800a5da:	a811      	add	r0, sp, #68	@ 0x44
 800a5dc:	4606      	mov	r6, r0
 800a5de:	3d10      	subs	r5, #16
 800a5e0:	e691      	b.n	800a306 <_vfiprintf_r+0x4b2>
 800a5e2:	4606      	mov	r6, r0
 800a5e4:	e6a9      	b.n	800a33a <_vfiprintf_r+0x4e6>
 800a5e6:	4639      	mov	r1, r7
 800a5e8:	9800      	ldr	r0, [sp, #0]
 800a5ea:	aa0e      	add	r2, sp, #56	@ 0x38
 800a5ec:	f7ff fc00 	bl	8009df0 <__sprint_r>
 800a5f0:	2800      	cmp	r0, #0
 800a5f2:	d15a      	bne.n	800a6aa <_vfiprintf_r+0x856>
 800a5f4:	ae11      	add	r6, sp, #68	@ 0x44
 800a5f6:	e6b2      	b.n	800a35e <_vfiprintf_r+0x50a>
 800a5f8:	4639      	mov	r1, r7
 800a5fa:	9800      	ldr	r0, [sp, #0]
 800a5fc:	aa0e      	add	r2, sp, #56	@ 0x38
 800a5fe:	f7ff fbf7 	bl	8009df0 <__sprint_r>
 800a602:	2800      	cmp	r0, #0
 800a604:	d151      	bne.n	800a6aa <_vfiprintf_r+0x856>
 800a606:	ae11      	add	r6, sp, #68	@ 0x44
 800a608:	e6b9      	b.n	800a37e <_vfiprintf_r+0x52a>
 800a60a:	f04f 0c10 	mov.w	ip, #16
 800a60e:	2a07      	cmp	r2, #7
 800a610:	4461      	add	r1, ip
 800a612:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800a616:	f8c6 c004 	str.w	ip, [r6, #4]
 800a61a:	dd08      	ble.n	800a62e <_vfiprintf_r+0x7da>
 800a61c:	4639      	mov	r1, r7
 800a61e:	9800      	ldr	r0, [sp, #0]
 800a620:	aa0e      	add	r2, sp, #56	@ 0x38
 800a622:	f7ff fbe5 	bl	8009df0 <__sprint_r>
 800a626:	2800      	cmp	r0, #0
 800a628:	d13f      	bne.n	800a6aa <_vfiprintf_r+0x856>
 800a62a:	4b4e      	ldr	r3, [pc, #312]	@ (800a764 <_vfiprintf_r+0x910>)
 800a62c:	a811      	add	r0, sp, #68	@ 0x44
 800a62e:	4606      	mov	r6, r0
 800a630:	3d10      	subs	r5, #16
 800a632:	e6ad      	b.n	800a390 <_vfiprintf_r+0x53c>
 800a634:	4606      	mov	r6, r0
 800a636:	e6c5      	b.n	800a3c4 <_vfiprintf_r+0x570>
 800a638:	2010      	movs	r0, #16
 800a63a:	2b07      	cmp	r3, #7
 800a63c:	4402      	add	r2, r0
 800a63e:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800a642:	6070      	str	r0, [r6, #4]
 800a644:	dd06      	ble.n	800a654 <_vfiprintf_r+0x800>
 800a646:	4639      	mov	r1, r7
 800a648:	9800      	ldr	r0, [sp, #0]
 800a64a:	aa0e      	add	r2, sp, #56	@ 0x38
 800a64c:	f7ff fbd0 	bl	8009df0 <__sprint_r>
 800a650:	bb58      	cbnz	r0, 800a6aa <_vfiprintf_r+0x856>
 800a652:	a911      	add	r1, sp, #68	@ 0x44
 800a654:	460e      	mov	r6, r1
 800a656:	3c10      	subs	r4, #16
 800a658:	e6b8      	b.n	800a3cc <_vfiprintf_r+0x578>
 800a65a:	460e      	mov	r6, r1
 800a65c:	e6d1      	b.n	800a402 <_vfiprintf_r+0x5ae>
 800a65e:	4639      	mov	r1, r7
 800a660:	9800      	ldr	r0, [sp, #0]
 800a662:	aa0e      	add	r2, sp, #56	@ 0x38
 800a664:	f7ff fbc4 	bl	8009df0 <__sprint_r>
 800a668:	b9f8      	cbnz	r0, 800a6aa <_vfiprintf_r+0x856>
 800a66a:	ab11      	add	r3, sp, #68	@ 0x44
 800a66c:	e6d9      	b.n	800a422 <_vfiprintf_r+0x5ce>
 800a66e:	9a02      	ldr	r2, [sp, #8]
 800a670:	9904      	ldr	r1, [sp, #16]
 800a672:	1a54      	subs	r4, r2, r1
 800a674:	2c00      	cmp	r4, #0
 800a676:	f77f aed8 	ble.w	800a42a <_vfiprintf_r+0x5d6>
 800a67a:	2610      	movs	r6, #16
 800a67c:	4d38      	ldr	r5, [pc, #224]	@ (800a760 <_vfiprintf_r+0x90c>)
 800a67e:	2c10      	cmp	r4, #16
 800a680:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800a684:	601d      	str	r5, [r3, #0]
 800a686:	f102 0201 	add.w	r2, r2, #1
 800a68a:	dc1d      	bgt.n	800a6c8 <_vfiprintf_r+0x874>
 800a68c:	605c      	str	r4, [r3, #4]
 800a68e:	2a07      	cmp	r2, #7
 800a690:	440c      	add	r4, r1
 800a692:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 800a696:	f77f aec8 	ble.w	800a42a <_vfiprintf_r+0x5d6>
 800a69a:	4639      	mov	r1, r7
 800a69c:	9800      	ldr	r0, [sp, #0]
 800a69e:	aa0e      	add	r2, sp, #56	@ 0x38
 800a6a0:	f7ff fba6 	bl	8009df0 <__sprint_r>
 800a6a4:	2800      	cmp	r0, #0
 800a6a6:	f43f aec0 	beq.w	800a42a <_vfiprintf_r+0x5d6>
 800a6aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a6ac:	07d9      	lsls	r1, r3, #31
 800a6ae:	d405      	bmi.n	800a6bc <_vfiprintf_r+0x868>
 800a6b0:	89bb      	ldrh	r3, [r7, #12]
 800a6b2:	059a      	lsls	r2, r3, #22
 800a6b4:	d402      	bmi.n	800a6bc <_vfiprintf_r+0x868>
 800a6b6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a6b8:	f7fc fe5f 	bl	800737a <__retarget_lock_release_recursive>
 800a6bc:	89bb      	ldrh	r3, [r7, #12]
 800a6be:	065b      	lsls	r3, r3, #25
 800a6c0:	f57f abf9 	bpl.w	8009eb6 <_vfiprintf_r+0x62>
 800a6c4:	f7ff bbf4 	b.w	8009eb0 <_vfiprintf_r+0x5c>
 800a6c8:	3110      	adds	r1, #16
 800a6ca:	2a07      	cmp	r2, #7
 800a6cc:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800a6d0:	605e      	str	r6, [r3, #4]
 800a6d2:	dc02      	bgt.n	800a6da <_vfiprintf_r+0x886>
 800a6d4:	3308      	adds	r3, #8
 800a6d6:	3c10      	subs	r4, #16
 800a6d8:	e7d1      	b.n	800a67e <_vfiprintf_r+0x82a>
 800a6da:	4639      	mov	r1, r7
 800a6dc:	9800      	ldr	r0, [sp, #0]
 800a6de:	aa0e      	add	r2, sp, #56	@ 0x38
 800a6e0:	f7ff fb86 	bl	8009df0 <__sprint_r>
 800a6e4:	2800      	cmp	r0, #0
 800a6e6:	d1e0      	bne.n	800a6aa <_vfiprintf_r+0x856>
 800a6e8:	ab11      	add	r3, sp, #68	@ 0x44
 800a6ea:	e7f4      	b.n	800a6d6 <_vfiprintf_r+0x882>
 800a6ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a6ee:	b913      	cbnz	r3, 800a6f6 <_vfiprintf_r+0x8a2>
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a6f4:	e7d9      	b.n	800a6aa <_vfiprintf_r+0x856>
 800a6f6:	4639      	mov	r1, r7
 800a6f8:	9800      	ldr	r0, [sp, #0]
 800a6fa:	aa0e      	add	r2, sp, #56	@ 0x38
 800a6fc:	f7ff fb78 	bl	8009df0 <__sprint_r>
 800a700:	2800      	cmp	r0, #0
 800a702:	d0f5      	beq.n	800a6f0 <_vfiprintf_r+0x89c>
 800a704:	e7d1      	b.n	800a6aa <_vfiprintf_r+0x856>
 800a706:	ea54 0205 	orrs.w	r2, r4, r5
 800a70a:	f8cd a010 	str.w	sl, [sp, #16]
 800a70e:	f43f ada3 	beq.w	800a258 <_vfiprintf_r+0x404>
 800a712:	2b01      	cmp	r3, #1
 800a714:	f43f aeda 	beq.w	800a4cc <_vfiprintf_r+0x678>
 800a718:	2b02      	cmp	r3, #2
 800a71a:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800a71e:	f43f af23 	beq.w	800a568 <_vfiprintf_r+0x714>
 800a722:	f004 0307 	and.w	r3, r4, #7
 800a726:	08e4      	lsrs	r4, r4, #3
 800a728:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800a72c:	08ed      	lsrs	r5, r5, #3
 800a72e:	3330      	adds	r3, #48	@ 0x30
 800a730:	ea54 0105 	orrs.w	r1, r4, r5
 800a734:	464a      	mov	r2, r9
 800a736:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800a73a:	d1f2      	bne.n	800a722 <_vfiprintf_r+0x8ce>
 800a73c:	9904      	ldr	r1, [sp, #16]
 800a73e:	07c8      	lsls	r0, r1, #31
 800a740:	d506      	bpl.n	800a750 <_vfiprintf_r+0x8fc>
 800a742:	2b30      	cmp	r3, #48	@ 0x30
 800a744:	d004      	beq.n	800a750 <_vfiprintf_r+0x8fc>
 800a746:	2330      	movs	r3, #48	@ 0x30
 800a748:	f809 3c01 	strb.w	r3, [r9, #-1]
 800a74c:	f1a2 0902 	sub.w	r9, r2, #2
 800a750:	ab3a      	add	r3, sp, #232	@ 0xe8
 800a752:	eba3 0309 	sub.w	r3, r3, r9
 800a756:	9c01      	ldr	r4, [sp, #4]
 800a758:	f8dd a010 	ldr.w	sl, [sp, #16]
 800a75c:	9301      	str	r3, [sp, #4]
 800a75e:	e5b6      	b.n	800a2ce <_vfiprintf_r+0x47a>
 800a760:	0800d30c 	.word	0x0800d30c
 800a764:	0800d2fc 	.word	0x0800d2fc

0800a768 <__sbprintf>:
 800a768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a76a:	461f      	mov	r7, r3
 800a76c:	898b      	ldrh	r3, [r1, #12]
 800a76e:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800a772:	f023 0302 	bic.w	r3, r3, #2
 800a776:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a77a:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800a77c:	4615      	mov	r5, r2
 800a77e:	9319      	str	r3, [sp, #100]	@ 0x64
 800a780:	89cb      	ldrh	r3, [r1, #14]
 800a782:	4606      	mov	r6, r0
 800a784:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a788:	69cb      	ldr	r3, [r1, #28]
 800a78a:	a816      	add	r0, sp, #88	@ 0x58
 800a78c:	9307      	str	r3, [sp, #28]
 800a78e:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800a790:	460c      	mov	r4, r1
 800a792:	9309      	str	r3, [sp, #36]	@ 0x24
 800a794:	ab1a      	add	r3, sp, #104	@ 0x68
 800a796:	9300      	str	r3, [sp, #0]
 800a798:	9304      	str	r3, [sp, #16]
 800a79a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a79e:	9302      	str	r3, [sp, #8]
 800a7a0:	9305      	str	r3, [sp, #20]
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	9306      	str	r3, [sp, #24]
 800a7a6:	f7fc fde5 	bl	8007374 <__retarget_lock_init_recursive>
 800a7aa:	462a      	mov	r2, r5
 800a7ac:	463b      	mov	r3, r7
 800a7ae:	4669      	mov	r1, sp
 800a7b0:	4630      	mov	r0, r6
 800a7b2:	f7ff fb4f 	bl	8009e54 <_vfiprintf_r>
 800a7b6:	1e05      	subs	r5, r0, #0
 800a7b8:	db07      	blt.n	800a7ca <__sbprintf+0x62>
 800a7ba:	4669      	mov	r1, sp
 800a7bc:	4630      	mov	r0, r6
 800a7be:	f000 f8ed 	bl	800a99c <_fflush_r>
 800a7c2:	2800      	cmp	r0, #0
 800a7c4:	bf18      	it	ne
 800a7c6:	f04f 35ff 	movne.w	r5, #4294967295
 800a7ca:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800a7ce:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800a7d0:	065b      	lsls	r3, r3, #25
 800a7d2:	bf42      	ittt	mi
 800a7d4:	89a3      	ldrhmi	r3, [r4, #12]
 800a7d6:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800a7da:	81a3      	strhmi	r3, [r4, #12]
 800a7dc:	f7fc fdcb 	bl	8007376 <__retarget_lock_close_recursive>
 800a7e0:	4628      	mov	r0, r5
 800a7e2:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800a7e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a7e8 <_fclose_r>:
 800a7e8:	b570      	push	{r4, r5, r6, lr}
 800a7ea:	4605      	mov	r5, r0
 800a7ec:	460c      	mov	r4, r1
 800a7ee:	b1b1      	cbz	r1, 800a81e <_fclose_r+0x36>
 800a7f0:	b118      	cbz	r0, 800a7fa <_fclose_r+0x12>
 800a7f2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800a7f4:	b90b      	cbnz	r3, 800a7fa <_fclose_r+0x12>
 800a7f6:	f7fc fb77 	bl	8006ee8 <__sinit>
 800a7fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a7fc:	07de      	lsls	r6, r3, #31
 800a7fe:	d405      	bmi.n	800a80c <_fclose_r+0x24>
 800a800:	89a3      	ldrh	r3, [r4, #12]
 800a802:	0598      	lsls	r0, r3, #22
 800a804:	d402      	bmi.n	800a80c <_fclose_r+0x24>
 800a806:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a808:	f7fc fdb6 	bl	8007378 <__retarget_lock_acquire_recursive>
 800a80c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a810:	b943      	cbnz	r3, 800a824 <_fclose_r+0x3c>
 800a812:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a814:	07d9      	lsls	r1, r3, #31
 800a816:	d402      	bmi.n	800a81e <_fclose_r+0x36>
 800a818:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a81a:	f7fc fdae 	bl	800737a <__retarget_lock_release_recursive>
 800a81e:	2600      	movs	r6, #0
 800a820:	4630      	mov	r0, r6
 800a822:	bd70      	pop	{r4, r5, r6, pc}
 800a824:	4621      	mov	r1, r4
 800a826:	4628      	mov	r0, r5
 800a828:	f000 f834 	bl	800a894 <__sflush_r>
 800a82c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800a82e:	4606      	mov	r6, r0
 800a830:	b133      	cbz	r3, 800a840 <_fclose_r+0x58>
 800a832:	4628      	mov	r0, r5
 800a834:	69e1      	ldr	r1, [r4, #28]
 800a836:	4798      	blx	r3
 800a838:	2800      	cmp	r0, #0
 800a83a:	bfb8      	it	lt
 800a83c:	f04f 36ff 	movlt.w	r6, #4294967295
 800a840:	89a3      	ldrh	r3, [r4, #12]
 800a842:	061a      	lsls	r2, r3, #24
 800a844:	d503      	bpl.n	800a84e <_fclose_r+0x66>
 800a846:	4628      	mov	r0, r5
 800a848:	6921      	ldr	r1, [r4, #16]
 800a84a:	f7fc fe09 	bl	8007460 <_free_r>
 800a84e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a850:	b141      	cbz	r1, 800a864 <_fclose_r+0x7c>
 800a852:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800a856:	4299      	cmp	r1, r3
 800a858:	d002      	beq.n	800a860 <_fclose_r+0x78>
 800a85a:	4628      	mov	r0, r5
 800a85c:	f7fc fe00 	bl	8007460 <_free_r>
 800a860:	2300      	movs	r3, #0
 800a862:	6323      	str	r3, [r4, #48]	@ 0x30
 800a864:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a866:	b121      	cbz	r1, 800a872 <_fclose_r+0x8a>
 800a868:	4628      	mov	r0, r5
 800a86a:	f7fc fdf9 	bl	8007460 <_free_r>
 800a86e:	2300      	movs	r3, #0
 800a870:	6463      	str	r3, [r4, #68]	@ 0x44
 800a872:	f7fc fb2d 	bl	8006ed0 <__sfp_lock_acquire>
 800a876:	2300      	movs	r3, #0
 800a878:	81a3      	strh	r3, [r4, #12]
 800a87a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a87c:	07db      	lsls	r3, r3, #31
 800a87e:	d402      	bmi.n	800a886 <_fclose_r+0x9e>
 800a880:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a882:	f7fc fd7a 	bl	800737a <__retarget_lock_release_recursive>
 800a886:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a888:	f7fc fd75 	bl	8007376 <__retarget_lock_close_recursive>
 800a88c:	f7fc fb26 	bl	8006edc <__sfp_lock_release>
 800a890:	e7c6      	b.n	800a820 <_fclose_r+0x38>
	...

0800a894 <__sflush_r>:
 800a894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a896:	4605      	mov	r5, r0
 800a898:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800a89c:	460c      	mov	r4, r1
 800a89e:	0706      	lsls	r6, r0, #28
 800a8a0:	d457      	bmi.n	800a952 <__sflush_r+0xbe>
 800a8a2:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 800a8a6:	818b      	strh	r3, [r1, #12]
 800a8a8:	684b      	ldr	r3, [r1, #4]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	dc02      	bgt.n	800a8b4 <__sflush_r+0x20>
 800a8ae:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	dd4c      	ble.n	800a94e <__sflush_r+0xba>
 800a8b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a8b6:	2e00      	cmp	r6, #0
 800a8b8:	d049      	beq.n	800a94e <__sflush_r+0xba>
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 800a8c0:	682f      	ldr	r7, [r5, #0]
 800a8c2:	69e1      	ldr	r1, [r4, #28]
 800a8c4:	602b      	str	r3, [r5, #0]
 800a8c6:	d034      	beq.n	800a932 <__sflush_r+0x9e>
 800a8c8:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800a8ca:	89a3      	ldrh	r3, [r4, #12]
 800a8cc:	0759      	lsls	r1, r3, #29
 800a8ce:	d505      	bpl.n	800a8dc <__sflush_r+0x48>
 800a8d0:	6863      	ldr	r3, [r4, #4]
 800a8d2:	1ad2      	subs	r2, r2, r3
 800a8d4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800a8d6:	b10b      	cbz	r3, 800a8dc <__sflush_r+0x48>
 800a8d8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a8da:	1ad2      	subs	r2, r2, r3
 800a8dc:	2300      	movs	r3, #0
 800a8de:	4628      	mov	r0, r5
 800a8e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a8e2:	69e1      	ldr	r1, [r4, #28]
 800a8e4:	47b0      	blx	r6
 800a8e6:	1c43      	adds	r3, r0, #1
 800a8e8:	d106      	bne.n	800a8f8 <__sflush_r+0x64>
 800a8ea:	682a      	ldr	r2, [r5, #0]
 800a8ec:	2a1d      	cmp	r2, #29
 800a8ee:	d847      	bhi.n	800a980 <__sflush_r+0xec>
 800a8f0:	4b29      	ldr	r3, [pc, #164]	@ (800a998 <__sflush_r+0x104>)
 800a8f2:	4113      	asrs	r3, r2
 800a8f4:	07de      	lsls	r6, r3, #31
 800a8f6:	d443      	bmi.n	800a980 <__sflush_r+0xec>
 800a8f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8fc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a900:	81a2      	strh	r2, [r4, #12]
 800a902:	2200      	movs	r2, #0
 800a904:	6062      	str	r2, [r4, #4]
 800a906:	6922      	ldr	r2, [r4, #16]
 800a908:	04d9      	lsls	r1, r3, #19
 800a90a:	6022      	str	r2, [r4, #0]
 800a90c:	d504      	bpl.n	800a918 <__sflush_r+0x84>
 800a90e:	1c42      	adds	r2, r0, #1
 800a910:	d101      	bne.n	800a916 <__sflush_r+0x82>
 800a912:	682b      	ldr	r3, [r5, #0]
 800a914:	b903      	cbnz	r3, 800a918 <__sflush_r+0x84>
 800a916:	6520      	str	r0, [r4, #80]	@ 0x50
 800a918:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a91a:	602f      	str	r7, [r5, #0]
 800a91c:	b1b9      	cbz	r1, 800a94e <__sflush_r+0xba>
 800a91e:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800a922:	4299      	cmp	r1, r3
 800a924:	d002      	beq.n	800a92c <__sflush_r+0x98>
 800a926:	4628      	mov	r0, r5
 800a928:	f7fc fd9a 	bl	8007460 <_free_r>
 800a92c:	2300      	movs	r3, #0
 800a92e:	6323      	str	r3, [r4, #48]	@ 0x30
 800a930:	e00d      	b.n	800a94e <__sflush_r+0xba>
 800a932:	2301      	movs	r3, #1
 800a934:	4628      	mov	r0, r5
 800a936:	47b0      	blx	r6
 800a938:	4602      	mov	r2, r0
 800a93a:	1c50      	adds	r0, r2, #1
 800a93c:	d1c5      	bne.n	800a8ca <__sflush_r+0x36>
 800a93e:	682b      	ldr	r3, [r5, #0]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d0c2      	beq.n	800a8ca <__sflush_r+0x36>
 800a944:	2b1d      	cmp	r3, #29
 800a946:	d001      	beq.n	800a94c <__sflush_r+0xb8>
 800a948:	2b16      	cmp	r3, #22
 800a94a:	d119      	bne.n	800a980 <__sflush_r+0xec>
 800a94c:	602f      	str	r7, [r5, #0]
 800a94e:	2000      	movs	r0, #0
 800a950:	e01d      	b.n	800a98e <__sflush_r+0xfa>
 800a952:	690f      	ldr	r7, [r1, #16]
 800a954:	2f00      	cmp	r7, #0
 800a956:	d0fa      	beq.n	800a94e <__sflush_r+0xba>
 800a958:	0783      	lsls	r3, r0, #30
 800a95a:	bf18      	it	ne
 800a95c:	2300      	movne	r3, #0
 800a95e:	680e      	ldr	r6, [r1, #0]
 800a960:	bf08      	it	eq
 800a962:	694b      	ldreq	r3, [r1, #20]
 800a964:	1bf6      	subs	r6, r6, r7
 800a966:	600f      	str	r7, [r1, #0]
 800a968:	608b      	str	r3, [r1, #8]
 800a96a:	2e00      	cmp	r6, #0
 800a96c:	ddef      	ble.n	800a94e <__sflush_r+0xba>
 800a96e:	4633      	mov	r3, r6
 800a970:	463a      	mov	r2, r7
 800a972:	4628      	mov	r0, r5
 800a974:	69e1      	ldr	r1, [r4, #28]
 800a976:	f8d4 c024 	ldr.w	ip, [r4, #36]	@ 0x24
 800a97a:	47e0      	blx	ip
 800a97c:	2800      	cmp	r0, #0
 800a97e:	dc07      	bgt.n	800a990 <__sflush_r+0xfc>
 800a980:	f04f 30ff 	mov.w	r0, #4294967295
 800a984:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a988:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a98c:	81a3      	strh	r3, [r4, #12]
 800a98e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a990:	4407      	add	r7, r0
 800a992:	1a36      	subs	r6, r6, r0
 800a994:	e7e9      	b.n	800a96a <__sflush_r+0xd6>
 800a996:	bf00      	nop
 800a998:	dfbffffe 	.word	0xdfbffffe

0800a99c <_fflush_r>:
 800a99c:	b538      	push	{r3, r4, r5, lr}
 800a99e:	460c      	mov	r4, r1
 800a9a0:	4605      	mov	r5, r0
 800a9a2:	b118      	cbz	r0, 800a9ac <_fflush_r+0x10>
 800a9a4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800a9a6:	b90b      	cbnz	r3, 800a9ac <_fflush_r+0x10>
 800a9a8:	f7fc fa9e 	bl	8006ee8 <__sinit>
 800a9ac:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800a9b0:	b1b8      	cbz	r0, 800a9e2 <_fflush_r+0x46>
 800a9b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a9b4:	07db      	lsls	r3, r3, #31
 800a9b6:	d404      	bmi.n	800a9c2 <_fflush_r+0x26>
 800a9b8:	0581      	lsls	r1, r0, #22
 800a9ba:	d402      	bmi.n	800a9c2 <_fflush_r+0x26>
 800a9bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a9be:	f7fc fcdb 	bl	8007378 <__retarget_lock_acquire_recursive>
 800a9c2:	4628      	mov	r0, r5
 800a9c4:	4621      	mov	r1, r4
 800a9c6:	f7ff ff65 	bl	800a894 <__sflush_r>
 800a9ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a9cc:	4605      	mov	r5, r0
 800a9ce:	07da      	lsls	r2, r3, #31
 800a9d0:	d405      	bmi.n	800a9de <_fflush_r+0x42>
 800a9d2:	89a3      	ldrh	r3, [r4, #12]
 800a9d4:	059b      	lsls	r3, r3, #22
 800a9d6:	d402      	bmi.n	800a9de <_fflush_r+0x42>
 800a9d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a9da:	f7fc fcce 	bl	800737a <__retarget_lock_release_recursive>
 800a9de:	4628      	mov	r0, r5
 800a9e0:	bd38      	pop	{r3, r4, r5, pc}
 800a9e2:	4605      	mov	r5, r0
 800a9e4:	e7fb      	b.n	800a9de <_fflush_r+0x42>
	...

0800a9e8 <__sfvwrite_r>:
 800a9e8:	6893      	ldr	r3, [r2, #8]
 800a9ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9ee:	4606      	mov	r6, r0
 800a9f0:	460c      	mov	r4, r1
 800a9f2:	4691      	mov	r9, r2
 800a9f4:	b91b      	cbnz	r3, 800a9fe <__sfvwrite_r+0x16>
 800a9f6:	2000      	movs	r0, #0
 800a9f8:	b003      	add	sp, #12
 800a9fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9fe:	898b      	ldrh	r3, [r1, #12]
 800aa00:	0718      	lsls	r0, r3, #28
 800aa02:	d550      	bpl.n	800aaa6 <__sfvwrite_r+0xbe>
 800aa04:	690b      	ldr	r3, [r1, #16]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d04d      	beq.n	800aaa6 <__sfvwrite_r+0xbe>
 800aa0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa0e:	f8d9 8000 	ldr.w	r8, [r9]
 800aa12:	f013 0702 	ands.w	r7, r3, #2
 800aa16:	d16b      	bne.n	800aaf0 <__sfvwrite_r+0x108>
 800aa18:	f013 0301 	ands.w	r3, r3, #1
 800aa1c:	f000 809c 	beq.w	800ab58 <__sfvwrite_r+0x170>
 800aa20:	4638      	mov	r0, r7
 800aa22:	46ba      	mov	sl, r7
 800aa24:	46bb      	mov	fp, r7
 800aa26:	f1bb 0f00 	cmp.w	fp, #0
 800aa2a:	f000 8103 	beq.w	800ac34 <__sfvwrite_r+0x24c>
 800aa2e:	b950      	cbnz	r0, 800aa46 <__sfvwrite_r+0x5e>
 800aa30:	465a      	mov	r2, fp
 800aa32:	210a      	movs	r1, #10
 800aa34:	4650      	mov	r0, sl
 800aa36:	f000 faff 	bl	800b038 <memchr>
 800aa3a:	2800      	cmp	r0, #0
 800aa3c:	f000 8100 	beq.w	800ac40 <__sfvwrite_r+0x258>
 800aa40:	3001      	adds	r0, #1
 800aa42:	eba0 070a 	sub.w	r7, r0, sl
 800aa46:	6820      	ldr	r0, [r4, #0]
 800aa48:	6921      	ldr	r1, [r4, #16]
 800aa4a:	455f      	cmp	r7, fp
 800aa4c:	463a      	mov	r2, r7
 800aa4e:	bf28      	it	cs
 800aa50:	465a      	movcs	r2, fp
 800aa52:	4288      	cmp	r0, r1
 800aa54:	68a5      	ldr	r5, [r4, #8]
 800aa56:	6963      	ldr	r3, [r4, #20]
 800aa58:	f240 80f5 	bls.w	800ac46 <__sfvwrite_r+0x25e>
 800aa5c:	441d      	add	r5, r3
 800aa5e:	42aa      	cmp	r2, r5
 800aa60:	f340 80f1 	ble.w	800ac46 <__sfvwrite_r+0x25e>
 800aa64:	4651      	mov	r1, sl
 800aa66:	462a      	mov	r2, r5
 800aa68:	f000 fa78 	bl	800af5c <memmove>
 800aa6c:	6823      	ldr	r3, [r4, #0]
 800aa6e:	4621      	mov	r1, r4
 800aa70:	442b      	add	r3, r5
 800aa72:	4630      	mov	r0, r6
 800aa74:	6023      	str	r3, [r4, #0]
 800aa76:	f7ff ff91 	bl	800a99c <_fflush_r>
 800aa7a:	2800      	cmp	r0, #0
 800aa7c:	d167      	bne.n	800ab4e <__sfvwrite_r+0x166>
 800aa7e:	1b7f      	subs	r7, r7, r5
 800aa80:	f040 80f9 	bne.w	800ac76 <__sfvwrite_r+0x28e>
 800aa84:	4621      	mov	r1, r4
 800aa86:	4630      	mov	r0, r6
 800aa88:	f7ff ff88 	bl	800a99c <_fflush_r>
 800aa8c:	2800      	cmp	r0, #0
 800aa8e:	d15e      	bne.n	800ab4e <__sfvwrite_r+0x166>
 800aa90:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800aa94:	44aa      	add	sl, r5
 800aa96:	1b5b      	subs	r3, r3, r5
 800aa98:	ebab 0b05 	sub.w	fp, fp, r5
 800aa9c:	f8c9 3008 	str.w	r3, [r9, #8]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d1c0      	bne.n	800aa26 <__sfvwrite_r+0x3e>
 800aaa4:	e7a7      	b.n	800a9f6 <__sfvwrite_r+0xe>
 800aaa6:	4621      	mov	r1, r4
 800aaa8:	4630      	mov	r0, r6
 800aaaa:	f000 f997 	bl	800addc <__swsetup_r>
 800aaae:	2800      	cmp	r0, #0
 800aab0:	d0ab      	beq.n	800aa0a <__sfvwrite_r+0x22>
 800aab2:	f04f 30ff 	mov.w	r0, #4294967295
 800aab6:	e79f      	b.n	800a9f8 <__sfvwrite_r+0x10>
 800aab8:	e9d8 a500 	ldrd	sl, r5, [r8]
 800aabc:	f108 0808 	add.w	r8, r8, #8
 800aac0:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800aac4:	69e1      	ldr	r1, [r4, #28]
 800aac6:	2d00      	cmp	r5, #0
 800aac8:	d0f6      	beq.n	800aab8 <__sfvwrite_r+0xd0>
 800aaca:	42bd      	cmp	r5, r7
 800aacc:	462b      	mov	r3, r5
 800aace:	4652      	mov	r2, sl
 800aad0:	bf28      	it	cs
 800aad2:	463b      	movcs	r3, r7
 800aad4:	4630      	mov	r0, r6
 800aad6:	47d8      	blx	fp
 800aad8:	2800      	cmp	r0, #0
 800aada:	dd38      	ble.n	800ab4e <__sfvwrite_r+0x166>
 800aadc:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800aae0:	4482      	add	sl, r0
 800aae2:	1a1b      	subs	r3, r3, r0
 800aae4:	1a2d      	subs	r5, r5, r0
 800aae6:	f8c9 3008 	str.w	r3, [r9, #8]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d1e8      	bne.n	800aac0 <__sfvwrite_r+0xd8>
 800aaee:	e782      	b.n	800a9f6 <__sfvwrite_r+0xe>
 800aaf0:	f04f 0a00 	mov.w	sl, #0
 800aaf4:	4f61      	ldr	r7, [pc, #388]	@ (800ac7c <__sfvwrite_r+0x294>)
 800aaf6:	4655      	mov	r5, sl
 800aaf8:	e7e2      	b.n	800aac0 <__sfvwrite_r+0xd8>
 800aafa:	e9d8 7a00 	ldrd	r7, sl, [r8]
 800aafe:	f108 0808 	add.w	r8, r8, #8
 800ab02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab06:	6820      	ldr	r0, [r4, #0]
 800ab08:	68a2      	ldr	r2, [r4, #8]
 800ab0a:	f1ba 0f00 	cmp.w	sl, #0
 800ab0e:	d0f4      	beq.n	800aafa <__sfvwrite_r+0x112>
 800ab10:	0599      	lsls	r1, r3, #22
 800ab12:	d563      	bpl.n	800abdc <__sfvwrite_r+0x1f4>
 800ab14:	4552      	cmp	r2, sl
 800ab16:	d836      	bhi.n	800ab86 <__sfvwrite_r+0x19e>
 800ab18:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 800ab1c:	d033      	beq.n	800ab86 <__sfvwrite_r+0x19e>
 800ab1e:	6921      	ldr	r1, [r4, #16]
 800ab20:	6965      	ldr	r5, [r4, #20]
 800ab22:	eba0 0b01 	sub.w	fp, r0, r1
 800ab26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ab2a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ab2e:	f10b 0201 	add.w	r2, fp, #1
 800ab32:	106d      	asrs	r5, r5, #1
 800ab34:	4452      	add	r2, sl
 800ab36:	4295      	cmp	r5, r2
 800ab38:	bf38      	it	cc
 800ab3a:	4615      	movcc	r5, r2
 800ab3c:	055b      	lsls	r3, r3, #21
 800ab3e:	d53d      	bpl.n	800abbc <__sfvwrite_r+0x1d4>
 800ab40:	4629      	mov	r1, r5
 800ab42:	4630      	mov	r0, r6
 800ab44:	f7fb fefe 	bl	8006944 <_malloc_r>
 800ab48:	b948      	cbnz	r0, 800ab5e <__sfvwrite_r+0x176>
 800ab4a:	230c      	movs	r3, #12
 800ab4c:	6033      	str	r3, [r6, #0]
 800ab4e:	89a3      	ldrh	r3, [r4, #12]
 800ab50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab54:	81a3      	strh	r3, [r4, #12]
 800ab56:	e7ac      	b.n	800aab2 <__sfvwrite_r+0xca>
 800ab58:	461f      	mov	r7, r3
 800ab5a:	469a      	mov	sl, r3
 800ab5c:	e7d1      	b.n	800ab02 <__sfvwrite_r+0x11a>
 800ab5e:	465a      	mov	r2, fp
 800ab60:	6921      	ldr	r1, [r4, #16]
 800ab62:	9001      	str	r0, [sp, #4]
 800ab64:	f000 fa76 	bl	800b054 <memcpy>
 800ab68:	89a2      	ldrh	r2, [r4, #12]
 800ab6a:	9b01      	ldr	r3, [sp, #4]
 800ab6c:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800ab70:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800ab74:	81a2      	strh	r2, [r4, #12]
 800ab76:	4652      	mov	r2, sl
 800ab78:	6123      	str	r3, [r4, #16]
 800ab7a:	6165      	str	r5, [r4, #20]
 800ab7c:	445b      	add	r3, fp
 800ab7e:	eba5 050b 	sub.w	r5, r5, fp
 800ab82:	6023      	str	r3, [r4, #0]
 800ab84:	60a5      	str	r5, [r4, #8]
 800ab86:	4552      	cmp	r2, sl
 800ab88:	bf28      	it	cs
 800ab8a:	4652      	movcs	r2, sl
 800ab8c:	4655      	mov	r5, sl
 800ab8e:	4639      	mov	r1, r7
 800ab90:	6820      	ldr	r0, [r4, #0]
 800ab92:	9201      	str	r2, [sp, #4]
 800ab94:	f000 f9e2 	bl	800af5c <memmove>
 800ab98:	68a3      	ldr	r3, [r4, #8]
 800ab9a:	9a01      	ldr	r2, [sp, #4]
 800ab9c:	1a9b      	subs	r3, r3, r2
 800ab9e:	60a3      	str	r3, [r4, #8]
 800aba0:	6823      	ldr	r3, [r4, #0]
 800aba2:	4413      	add	r3, r2
 800aba4:	6023      	str	r3, [r4, #0]
 800aba6:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800abaa:	442f      	add	r7, r5
 800abac:	1b5b      	subs	r3, r3, r5
 800abae:	ebaa 0a05 	sub.w	sl, sl, r5
 800abb2:	f8c9 3008 	str.w	r3, [r9, #8]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d1a3      	bne.n	800ab02 <__sfvwrite_r+0x11a>
 800abba:	e71c      	b.n	800a9f6 <__sfvwrite_r+0xe>
 800abbc:	462a      	mov	r2, r5
 800abbe:	4630      	mov	r0, r6
 800abc0:	f001 fc42 	bl	800c448 <_realloc_r>
 800abc4:	4603      	mov	r3, r0
 800abc6:	2800      	cmp	r0, #0
 800abc8:	d1d5      	bne.n	800ab76 <__sfvwrite_r+0x18e>
 800abca:	4630      	mov	r0, r6
 800abcc:	6921      	ldr	r1, [r4, #16]
 800abce:	f7fc fc47 	bl	8007460 <_free_r>
 800abd2:	89a3      	ldrh	r3, [r4, #12]
 800abd4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800abd8:	81a3      	strh	r3, [r4, #12]
 800abda:	e7b6      	b.n	800ab4a <__sfvwrite_r+0x162>
 800abdc:	6923      	ldr	r3, [r4, #16]
 800abde:	4283      	cmp	r3, r0
 800abe0:	d302      	bcc.n	800abe8 <__sfvwrite_r+0x200>
 800abe2:	6961      	ldr	r1, [r4, #20]
 800abe4:	4551      	cmp	r1, sl
 800abe6:	d915      	bls.n	800ac14 <__sfvwrite_r+0x22c>
 800abe8:	4552      	cmp	r2, sl
 800abea:	bf28      	it	cs
 800abec:	4652      	movcs	r2, sl
 800abee:	4615      	mov	r5, r2
 800abf0:	4639      	mov	r1, r7
 800abf2:	f000 f9b3 	bl	800af5c <memmove>
 800abf6:	68a3      	ldr	r3, [r4, #8]
 800abf8:	6822      	ldr	r2, [r4, #0]
 800abfa:	1b5b      	subs	r3, r3, r5
 800abfc:	442a      	add	r2, r5
 800abfe:	60a3      	str	r3, [r4, #8]
 800ac00:	6022      	str	r2, [r4, #0]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d1cf      	bne.n	800aba6 <__sfvwrite_r+0x1be>
 800ac06:	4621      	mov	r1, r4
 800ac08:	4630      	mov	r0, r6
 800ac0a:	f7ff fec7 	bl	800a99c <_fflush_r>
 800ac0e:	2800      	cmp	r0, #0
 800ac10:	d0c9      	beq.n	800aba6 <__sfvwrite_r+0x1be>
 800ac12:	e79c      	b.n	800ab4e <__sfvwrite_r+0x166>
 800ac14:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800ac18:	4553      	cmp	r3, sl
 800ac1a:	bf28      	it	cs
 800ac1c:	4653      	movcs	r3, sl
 800ac1e:	fb93 f3f1 	sdiv	r3, r3, r1
 800ac22:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800ac24:	434b      	muls	r3, r1
 800ac26:	463a      	mov	r2, r7
 800ac28:	4630      	mov	r0, r6
 800ac2a:	69e1      	ldr	r1, [r4, #28]
 800ac2c:	47a8      	blx	r5
 800ac2e:	1e05      	subs	r5, r0, #0
 800ac30:	dcb9      	bgt.n	800aba6 <__sfvwrite_r+0x1be>
 800ac32:	e78c      	b.n	800ab4e <__sfvwrite_r+0x166>
 800ac34:	e9d8 ab00 	ldrd	sl, fp, [r8]
 800ac38:	2000      	movs	r0, #0
 800ac3a:	f108 0808 	add.w	r8, r8, #8
 800ac3e:	e6f2      	b.n	800aa26 <__sfvwrite_r+0x3e>
 800ac40:	f10b 0701 	add.w	r7, fp, #1
 800ac44:	e6ff      	b.n	800aa46 <__sfvwrite_r+0x5e>
 800ac46:	4293      	cmp	r3, r2
 800ac48:	dc08      	bgt.n	800ac5c <__sfvwrite_r+0x274>
 800ac4a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800ac4c:	4652      	mov	r2, sl
 800ac4e:	4630      	mov	r0, r6
 800ac50:	69e1      	ldr	r1, [r4, #28]
 800ac52:	47a8      	blx	r5
 800ac54:	1e05      	subs	r5, r0, #0
 800ac56:	f73f af12 	bgt.w	800aa7e <__sfvwrite_r+0x96>
 800ac5a:	e778      	b.n	800ab4e <__sfvwrite_r+0x166>
 800ac5c:	4651      	mov	r1, sl
 800ac5e:	9201      	str	r2, [sp, #4]
 800ac60:	f000 f97c 	bl	800af5c <memmove>
 800ac64:	9a01      	ldr	r2, [sp, #4]
 800ac66:	68a3      	ldr	r3, [r4, #8]
 800ac68:	4615      	mov	r5, r2
 800ac6a:	1a9b      	subs	r3, r3, r2
 800ac6c:	60a3      	str	r3, [r4, #8]
 800ac6e:	6823      	ldr	r3, [r4, #0]
 800ac70:	4413      	add	r3, r2
 800ac72:	6023      	str	r3, [r4, #0]
 800ac74:	e703      	b.n	800aa7e <__sfvwrite_r+0x96>
 800ac76:	2001      	movs	r0, #1
 800ac78:	e70a      	b.n	800aa90 <__sfvwrite_r+0xa8>
 800ac7a:	bf00      	nop
 800ac7c:	7ffffc00 	.word	0x7ffffc00

0800ac80 <__swhatbuf_r>:
 800ac80:	b570      	push	{r4, r5, r6, lr}
 800ac82:	460c      	mov	r4, r1
 800ac84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac88:	4615      	mov	r5, r2
 800ac8a:	2900      	cmp	r1, #0
 800ac8c:	461e      	mov	r6, r3
 800ac8e:	b096      	sub	sp, #88	@ 0x58
 800ac90:	da07      	bge.n	800aca2 <__swhatbuf_r+0x22>
 800ac92:	89a1      	ldrh	r1, [r4, #12]
 800ac94:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 800ac98:	d117      	bne.n	800acca <__swhatbuf_r+0x4a>
 800ac9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ac9e:	4608      	mov	r0, r1
 800aca0:	e00f      	b.n	800acc2 <__swhatbuf_r+0x42>
 800aca2:	466a      	mov	r2, sp
 800aca4:	f000 f992 	bl	800afcc <_fstat_r>
 800aca8:	2800      	cmp	r0, #0
 800acaa:	dbf2      	blt.n	800ac92 <__swhatbuf_r+0x12>
 800acac:	9901      	ldr	r1, [sp, #4]
 800acae:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800acb2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800acb6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800acba:	4259      	negs	r1, r3
 800acbc:	4159      	adcs	r1, r3
 800acbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800acc2:	6031      	str	r1, [r6, #0]
 800acc4:	602b      	str	r3, [r5, #0]
 800acc6:	b016      	add	sp, #88	@ 0x58
 800acc8:	bd70      	pop	{r4, r5, r6, pc}
 800acca:	2100      	movs	r1, #0
 800accc:	2340      	movs	r3, #64	@ 0x40
 800acce:	e7e6      	b.n	800ac9e <__swhatbuf_r+0x1e>

0800acd0 <__smakebuf_r>:
 800acd0:	898b      	ldrh	r3, [r1, #12]
 800acd2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acd4:	079d      	lsls	r5, r3, #30
 800acd6:	4606      	mov	r6, r0
 800acd8:	460c      	mov	r4, r1
 800acda:	d507      	bpl.n	800acec <__smakebuf_r+0x1c>
 800acdc:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 800ace0:	6023      	str	r3, [r4, #0]
 800ace2:	6123      	str	r3, [r4, #16]
 800ace4:	2301      	movs	r3, #1
 800ace6:	6163      	str	r3, [r4, #20]
 800ace8:	b003      	add	sp, #12
 800acea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acec:	466a      	mov	r2, sp
 800acee:	ab01      	add	r3, sp, #4
 800acf0:	f7ff ffc6 	bl	800ac80 <__swhatbuf_r>
 800acf4:	9f00      	ldr	r7, [sp, #0]
 800acf6:	4605      	mov	r5, r0
 800acf8:	4639      	mov	r1, r7
 800acfa:	4630      	mov	r0, r6
 800acfc:	f7fb fe22 	bl	8006944 <_malloc_r>
 800ad00:	b948      	cbnz	r0, 800ad16 <__smakebuf_r+0x46>
 800ad02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad06:	059a      	lsls	r2, r3, #22
 800ad08:	d4ee      	bmi.n	800ace8 <__smakebuf_r+0x18>
 800ad0a:	f023 0303 	bic.w	r3, r3, #3
 800ad0e:	f043 0302 	orr.w	r3, r3, #2
 800ad12:	81a3      	strh	r3, [r4, #12]
 800ad14:	e7e2      	b.n	800acdc <__smakebuf_r+0xc>
 800ad16:	89a3      	ldrh	r3, [r4, #12]
 800ad18:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ad1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad20:	81a3      	strh	r3, [r4, #12]
 800ad22:	9b01      	ldr	r3, [sp, #4]
 800ad24:	6020      	str	r0, [r4, #0]
 800ad26:	b15b      	cbz	r3, 800ad40 <__smakebuf_r+0x70>
 800ad28:	4630      	mov	r0, r6
 800ad2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad2e:	f000 f95f 	bl	800aff0 <_isatty_r>
 800ad32:	b128      	cbz	r0, 800ad40 <__smakebuf_r+0x70>
 800ad34:	89a3      	ldrh	r3, [r4, #12]
 800ad36:	f023 0303 	bic.w	r3, r3, #3
 800ad3a:	f043 0301 	orr.w	r3, r3, #1
 800ad3e:	81a3      	strh	r3, [r4, #12]
 800ad40:	89a3      	ldrh	r3, [r4, #12]
 800ad42:	431d      	orrs	r5, r3
 800ad44:	81a5      	strh	r5, [r4, #12]
 800ad46:	e7cf      	b.n	800ace8 <__smakebuf_r+0x18>

0800ad48 <__swbuf_r>:
 800ad48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad4a:	460e      	mov	r6, r1
 800ad4c:	4614      	mov	r4, r2
 800ad4e:	4605      	mov	r5, r0
 800ad50:	b118      	cbz	r0, 800ad5a <__swbuf_r+0x12>
 800ad52:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800ad54:	b90b      	cbnz	r3, 800ad5a <__swbuf_r+0x12>
 800ad56:	f7fc f8c7 	bl	8006ee8 <__sinit>
 800ad5a:	69a3      	ldr	r3, [r4, #24]
 800ad5c:	60a3      	str	r3, [r4, #8]
 800ad5e:	89a3      	ldrh	r3, [r4, #12]
 800ad60:	0719      	lsls	r1, r3, #28
 800ad62:	d501      	bpl.n	800ad68 <__swbuf_r+0x20>
 800ad64:	6923      	ldr	r3, [r4, #16]
 800ad66:	b943      	cbnz	r3, 800ad7a <__swbuf_r+0x32>
 800ad68:	4621      	mov	r1, r4
 800ad6a:	4628      	mov	r0, r5
 800ad6c:	f000 f836 	bl	800addc <__swsetup_r>
 800ad70:	b118      	cbz	r0, 800ad7a <__swbuf_r+0x32>
 800ad72:	f04f 37ff 	mov.w	r7, #4294967295
 800ad76:	4638      	mov	r0, r7
 800ad78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad7e:	b2f6      	uxtb	r6, r6
 800ad80:	049a      	lsls	r2, r3, #18
 800ad82:	4637      	mov	r7, r6
 800ad84:	d406      	bmi.n	800ad94 <__swbuf_r+0x4c>
 800ad86:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800ad8a:	81a3      	strh	r3, [r4, #12]
 800ad8c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ad8e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ad92:	6663      	str	r3, [r4, #100]	@ 0x64
 800ad94:	6823      	ldr	r3, [r4, #0]
 800ad96:	6922      	ldr	r2, [r4, #16]
 800ad98:	1a98      	subs	r0, r3, r2
 800ad9a:	6963      	ldr	r3, [r4, #20]
 800ad9c:	4283      	cmp	r3, r0
 800ad9e:	dc05      	bgt.n	800adac <__swbuf_r+0x64>
 800ada0:	4621      	mov	r1, r4
 800ada2:	4628      	mov	r0, r5
 800ada4:	f7ff fdfa 	bl	800a99c <_fflush_r>
 800ada8:	2800      	cmp	r0, #0
 800adaa:	d1e2      	bne.n	800ad72 <__swbuf_r+0x2a>
 800adac:	68a3      	ldr	r3, [r4, #8]
 800adae:	3b01      	subs	r3, #1
 800adb0:	60a3      	str	r3, [r4, #8]
 800adb2:	6823      	ldr	r3, [r4, #0]
 800adb4:	1c5a      	adds	r2, r3, #1
 800adb6:	6022      	str	r2, [r4, #0]
 800adb8:	701e      	strb	r6, [r3, #0]
 800adba:	6962      	ldr	r2, [r4, #20]
 800adbc:	1c43      	adds	r3, r0, #1
 800adbe:	429a      	cmp	r2, r3
 800adc0:	d004      	beq.n	800adcc <__swbuf_r+0x84>
 800adc2:	89a3      	ldrh	r3, [r4, #12]
 800adc4:	07db      	lsls	r3, r3, #31
 800adc6:	d5d6      	bpl.n	800ad76 <__swbuf_r+0x2e>
 800adc8:	2e0a      	cmp	r6, #10
 800adca:	d1d4      	bne.n	800ad76 <__swbuf_r+0x2e>
 800adcc:	4621      	mov	r1, r4
 800adce:	4628      	mov	r0, r5
 800add0:	f7ff fde4 	bl	800a99c <_fflush_r>
 800add4:	2800      	cmp	r0, #0
 800add6:	d0ce      	beq.n	800ad76 <__swbuf_r+0x2e>
 800add8:	e7cb      	b.n	800ad72 <__swbuf_r+0x2a>
	...

0800addc <__swsetup_r>:
 800addc:	b538      	push	{r3, r4, r5, lr}
 800adde:	4b29      	ldr	r3, [pc, #164]	@ (800ae84 <__swsetup_r+0xa8>)
 800ade0:	4605      	mov	r5, r0
 800ade2:	6818      	ldr	r0, [r3, #0]
 800ade4:	460c      	mov	r4, r1
 800ade6:	b118      	cbz	r0, 800adf0 <__swsetup_r+0x14>
 800ade8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800adea:	b90b      	cbnz	r3, 800adf0 <__swsetup_r+0x14>
 800adec:	f7fc f87c 	bl	8006ee8 <__sinit>
 800adf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adf4:	0719      	lsls	r1, r3, #28
 800adf6:	d422      	bmi.n	800ae3e <__swsetup_r+0x62>
 800adf8:	06da      	lsls	r2, r3, #27
 800adfa:	d407      	bmi.n	800ae0c <__swsetup_r+0x30>
 800adfc:	2209      	movs	r2, #9
 800adfe:	602a      	str	r2, [r5, #0]
 800ae00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae04:	f04f 30ff 	mov.w	r0, #4294967295
 800ae08:	81a3      	strh	r3, [r4, #12]
 800ae0a:	e033      	b.n	800ae74 <__swsetup_r+0x98>
 800ae0c:	0758      	lsls	r0, r3, #29
 800ae0e:	d512      	bpl.n	800ae36 <__swsetup_r+0x5a>
 800ae10:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ae12:	b141      	cbz	r1, 800ae26 <__swsetup_r+0x4a>
 800ae14:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800ae18:	4299      	cmp	r1, r3
 800ae1a:	d002      	beq.n	800ae22 <__swsetup_r+0x46>
 800ae1c:	4628      	mov	r0, r5
 800ae1e:	f7fc fb1f 	bl	8007460 <_free_r>
 800ae22:	2300      	movs	r3, #0
 800ae24:	6323      	str	r3, [r4, #48]	@ 0x30
 800ae26:	89a3      	ldrh	r3, [r4, #12]
 800ae28:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ae2c:	81a3      	strh	r3, [r4, #12]
 800ae2e:	2300      	movs	r3, #0
 800ae30:	6063      	str	r3, [r4, #4]
 800ae32:	6923      	ldr	r3, [r4, #16]
 800ae34:	6023      	str	r3, [r4, #0]
 800ae36:	89a3      	ldrh	r3, [r4, #12]
 800ae38:	f043 0308 	orr.w	r3, r3, #8
 800ae3c:	81a3      	strh	r3, [r4, #12]
 800ae3e:	6923      	ldr	r3, [r4, #16]
 800ae40:	b94b      	cbnz	r3, 800ae56 <__swsetup_r+0x7a>
 800ae42:	89a3      	ldrh	r3, [r4, #12]
 800ae44:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ae48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae4c:	d003      	beq.n	800ae56 <__swsetup_r+0x7a>
 800ae4e:	4621      	mov	r1, r4
 800ae50:	4628      	mov	r0, r5
 800ae52:	f7ff ff3d 	bl	800acd0 <__smakebuf_r>
 800ae56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae5a:	f013 0201 	ands.w	r2, r3, #1
 800ae5e:	d00a      	beq.n	800ae76 <__swsetup_r+0x9a>
 800ae60:	2200      	movs	r2, #0
 800ae62:	60a2      	str	r2, [r4, #8]
 800ae64:	6962      	ldr	r2, [r4, #20]
 800ae66:	4252      	negs	r2, r2
 800ae68:	61a2      	str	r2, [r4, #24]
 800ae6a:	6922      	ldr	r2, [r4, #16]
 800ae6c:	b942      	cbnz	r2, 800ae80 <__swsetup_r+0xa4>
 800ae6e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ae72:	d1c5      	bne.n	800ae00 <__swsetup_r+0x24>
 800ae74:	bd38      	pop	{r3, r4, r5, pc}
 800ae76:	0799      	lsls	r1, r3, #30
 800ae78:	bf58      	it	pl
 800ae7a:	6962      	ldrpl	r2, [r4, #20]
 800ae7c:	60a2      	str	r2, [r4, #8]
 800ae7e:	e7f4      	b.n	800ae6a <__swsetup_r+0x8e>
 800ae80:	2000      	movs	r0, #0
 800ae82:	e7f7      	b.n	800ae74 <__swsetup_r+0x98>
 800ae84:	20000448 	.word	0x20000448

0800ae88 <__fputwc>:
 800ae88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ae8c:	4680      	mov	r8, r0
 800ae8e:	460f      	mov	r7, r1
 800ae90:	4614      	mov	r4, r2
 800ae92:	f000 f891 	bl	800afb8 <__locale_mb_cur_max>
 800ae96:	2801      	cmp	r0, #1
 800ae98:	4605      	mov	r5, r0
 800ae9a:	d11b      	bne.n	800aed4 <__fputwc+0x4c>
 800ae9c:	1e7b      	subs	r3, r7, #1
 800ae9e:	2bfe      	cmp	r3, #254	@ 0xfe
 800aea0:	d818      	bhi.n	800aed4 <__fputwc+0x4c>
 800aea2:	f88d 7004 	strb.w	r7, [sp, #4]
 800aea6:	2600      	movs	r6, #0
 800aea8:	f10d 0904 	add.w	r9, sp, #4
 800aeac:	42ae      	cmp	r6, r5
 800aeae:	d021      	beq.n	800aef4 <__fputwc+0x6c>
 800aeb0:	68a3      	ldr	r3, [r4, #8]
 800aeb2:	f816 1009 	ldrb.w	r1, [r6, r9]
 800aeb6:	3b01      	subs	r3, #1
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	60a3      	str	r3, [r4, #8]
 800aebc:	da04      	bge.n	800aec8 <__fputwc+0x40>
 800aebe:	69a2      	ldr	r2, [r4, #24]
 800aec0:	4293      	cmp	r3, r2
 800aec2:	db1b      	blt.n	800aefc <__fputwc+0x74>
 800aec4:	290a      	cmp	r1, #10
 800aec6:	d019      	beq.n	800aefc <__fputwc+0x74>
 800aec8:	6823      	ldr	r3, [r4, #0]
 800aeca:	1c5a      	adds	r2, r3, #1
 800aecc:	6022      	str	r2, [r4, #0]
 800aece:	7019      	strb	r1, [r3, #0]
 800aed0:	3601      	adds	r6, #1
 800aed2:	e7eb      	b.n	800aeac <__fputwc+0x24>
 800aed4:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 800aed8:	463a      	mov	r2, r7
 800aeda:	4640      	mov	r0, r8
 800aedc:	a901      	add	r1, sp, #4
 800aede:	f001 fc6d 	bl	800c7bc <_wcrtomb_r>
 800aee2:	1c43      	adds	r3, r0, #1
 800aee4:	4605      	mov	r5, r0
 800aee6:	d1de      	bne.n	800aea6 <__fputwc+0x1e>
 800aee8:	89a3      	ldrh	r3, [r4, #12]
 800aeea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aeee:	81a3      	strh	r3, [r4, #12]
 800aef0:	f04f 37ff 	mov.w	r7, #4294967295
 800aef4:	4638      	mov	r0, r7
 800aef6:	b003      	add	sp, #12
 800aef8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aefc:	4622      	mov	r2, r4
 800aefe:	4640      	mov	r0, r8
 800af00:	f7ff ff22 	bl	800ad48 <__swbuf_r>
 800af04:	3001      	adds	r0, #1
 800af06:	d1e3      	bne.n	800aed0 <__fputwc+0x48>
 800af08:	e7f2      	b.n	800aef0 <__fputwc+0x68>

0800af0a <_fputwc_r>:
 800af0a:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 800af0c:	b570      	push	{r4, r5, r6, lr}
 800af0e:	07db      	lsls	r3, r3, #31
 800af10:	4605      	mov	r5, r0
 800af12:	460e      	mov	r6, r1
 800af14:	4614      	mov	r4, r2
 800af16:	d405      	bmi.n	800af24 <_fputwc_r+0x1a>
 800af18:	8993      	ldrh	r3, [r2, #12]
 800af1a:	0598      	lsls	r0, r3, #22
 800af1c:	d402      	bmi.n	800af24 <_fputwc_r+0x1a>
 800af1e:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 800af20:	f7fc fa2a 	bl	8007378 <__retarget_lock_acquire_recursive>
 800af24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af28:	0499      	lsls	r1, r3, #18
 800af2a:	d406      	bmi.n	800af3a <_fputwc_r+0x30>
 800af2c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800af30:	81a3      	strh	r3, [r4, #12]
 800af32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800af34:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800af38:	6663      	str	r3, [r4, #100]	@ 0x64
 800af3a:	4622      	mov	r2, r4
 800af3c:	4628      	mov	r0, r5
 800af3e:	4631      	mov	r1, r6
 800af40:	f7ff ffa2 	bl	800ae88 <__fputwc>
 800af44:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800af46:	4605      	mov	r5, r0
 800af48:	07da      	lsls	r2, r3, #31
 800af4a:	d405      	bmi.n	800af58 <_fputwc_r+0x4e>
 800af4c:	89a3      	ldrh	r3, [r4, #12]
 800af4e:	059b      	lsls	r3, r3, #22
 800af50:	d402      	bmi.n	800af58 <_fputwc_r+0x4e>
 800af52:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af54:	f7fc fa11 	bl	800737a <__retarget_lock_release_recursive>
 800af58:	4628      	mov	r0, r5
 800af5a:	bd70      	pop	{r4, r5, r6, pc}

0800af5c <memmove>:
 800af5c:	4288      	cmp	r0, r1
 800af5e:	b510      	push	{r4, lr}
 800af60:	eb01 0402 	add.w	r4, r1, r2
 800af64:	d902      	bls.n	800af6c <memmove+0x10>
 800af66:	4284      	cmp	r4, r0
 800af68:	4623      	mov	r3, r4
 800af6a:	d807      	bhi.n	800af7c <memmove+0x20>
 800af6c:	1e43      	subs	r3, r0, #1
 800af6e:	42a1      	cmp	r1, r4
 800af70:	d008      	beq.n	800af84 <memmove+0x28>
 800af72:	f811 2b01 	ldrb.w	r2, [r1], #1
 800af76:	f803 2f01 	strb.w	r2, [r3, #1]!
 800af7a:	e7f8      	b.n	800af6e <memmove+0x12>
 800af7c:	4601      	mov	r1, r0
 800af7e:	4402      	add	r2, r0
 800af80:	428a      	cmp	r2, r1
 800af82:	d100      	bne.n	800af86 <memmove+0x2a>
 800af84:	bd10      	pop	{r4, pc}
 800af86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800af8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800af8e:	e7f7      	b.n	800af80 <memmove+0x24>

0800af90 <strncpy>:
 800af90:	4603      	mov	r3, r0
 800af92:	b510      	push	{r4, lr}
 800af94:	3901      	subs	r1, #1
 800af96:	b132      	cbz	r2, 800afa6 <strncpy+0x16>
 800af98:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800af9c:	3a01      	subs	r2, #1
 800af9e:	f803 4b01 	strb.w	r4, [r3], #1
 800afa2:	2c00      	cmp	r4, #0
 800afa4:	d1f7      	bne.n	800af96 <strncpy+0x6>
 800afa6:	2100      	movs	r1, #0
 800afa8:	441a      	add	r2, r3
 800afaa:	4293      	cmp	r3, r2
 800afac:	d100      	bne.n	800afb0 <strncpy+0x20>
 800afae:	bd10      	pop	{r4, pc}
 800afb0:	f803 1b01 	strb.w	r1, [r3], #1
 800afb4:	e7f9      	b.n	800afaa <strncpy+0x1a>
	...

0800afb8 <__locale_mb_cur_max>:
 800afb8:	4b01      	ldr	r3, [pc, #4]	@ (800afc0 <__locale_mb_cur_max+0x8>)
 800afba:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 800afbe:	4770      	bx	lr
 800afc0:	20000574 	.word	0x20000574

0800afc4 <_localeconv_r>:
 800afc4:	4800      	ldr	r0, [pc, #0]	@ (800afc8 <_localeconv_r+0x4>)
 800afc6:	4770      	bx	lr
 800afc8:	20000664 	.word	0x20000664

0800afcc <_fstat_r>:
 800afcc:	b538      	push	{r3, r4, r5, lr}
 800afce:	2300      	movs	r3, #0
 800afd0:	4d06      	ldr	r5, [pc, #24]	@ (800afec <_fstat_r+0x20>)
 800afd2:	4604      	mov	r4, r0
 800afd4:	4608      	mov	r0, r1
 800afd6:	4611      	mov	r1, r2
 800afd8:	602b      	str	r3, [r5, #0]
 800afda:	f7f6 fe6b 	bl	8001cb4 <_fstat>
 800afde:	1c43      	adds	r3, r0, #1
 800afe0:	d102      	bne.n	800afe8 <_fstat_r+0x1c>
 800afe2:	682b      	ldr	r3, [r5, #0]
 800afe4:	b103      	cbz	r3, 800afe8 <_fstat_r+0x1c>
 800afe6:	6023      	str	r3, [r4, #0]
 800afe8:	bd38      	pop	{r3, r4, r5, pc}
 800afea:	bf00      	nop
 800afec:	20000e1c 	.word	0x20000e1c

0800aff0 <_isatty_r>:
 800aff0:	b538      	push	{r3, r4, r5, lr}
 800aff2:	2300      	movs	r3, #0
 800aff4:	4d05      	ldr	r5, [pc, #20]	@ (800b00c <_isatty_r+0x1c>)
 800aff6:	4604      	mov	r4, r0
 800aff8:	4608      	mov	r0, r1
 800affa:	602b      	str	r3, [r5, #0]
 800affc:	f001 fdbe 	bl	800cb7c <_isatty>
 800b000:	1c43      	adds	r3, r0, #1
 800b002:	d102      	bne.n	800b00a <_isatty_r+0x1a>
 800b004:	682b      	ldr	r3, [r5, #0]
 800b006:	b103      	cbz	r3, 800b00a <_isatty_r+0x1a>
 800b008:	6023      	str	r3, [r4, #0]
 800b00a:	bd38      	pop	{r3, r4, r5, pc}
 800b00c:	20000e1c 	.word	0x20000e1c

0800b010 <__libc_fini_array>:
 800b010:	b538      	push	{r3, r4, r5, lr}
 800b012:	4d07      	ldr	r5, [pc, #28]	@ (800b030 <__libc_fini_array+0x20>)
 800b014:	4c07      	ldr	r4, [pc, #28]	@ (800b034 <__libc_fini_array+0x24>)
 800b016:	1b64      	subs	r4, r4, r5
 800b018:	10a4      	asrs	r4, r4, #2
 800b01a:	b91c      	cbnz	r4, 800b024 <__libc_fini_array+0x14>
 800b01c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b020:	f001 bdd0 	b.w	800cbc4 <_fini>
 800b024:	3c01      	subs	r4, #1
 800b026:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800b02a:	4798      	blx	r3
 800b02c:	e7f5      	b.n	800b01a <__libc_fini_array+0xa>
 800b02e:	bf00      	nop
 800b030:	0800d648 	.word	0x0800d648
 800b034:	0800d64c 	.word	0x0800d64c

0800b038 <memchr>:
 800b038:	4603      	mov	r3, r0
 800b03a:	b510      	push	{r4, lr}
 800b03c:	b2c9      	uxtb	r1, r1
 800b03e:	4402      	add	r2, r0
 800b040:	4293      	cmp	r3, r2
 800b042:	4618      	mov	r0, r3
 800b044:	d101      	bne.n	800b04a <memchr+0x12>
 800b046:	2000      	movs	r0, #0
 800b048:	e003      	b.n	800b052 <memchr+0x1a>
 800b04a:	7804      	ldrb	r4, [r0, #0]
 800b04c:	3301      	adds	r3, #1
 800b04e:	428c      	cmp	r4, r1
 800b050:	d1f6      	bne.n	800b040 <memchr+0x8>
 800b052:	bd10      	pop	{r4, pc}

0800b054 <memcpy>:
 800b054:	440a      	add	r2, r1
 800b056:	4291      	cmp	r1, r2
 800b058:	f100 33ff 	add.w	r3, r0, #4294967295
 800b05c:	d100      	bne.n	800b060 <memcpy+0xc>
 800b05e:	4770      	bx	lr
 800b060:	b510      	push	{r4, lr}
 800b062:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b066:	4291      	cmp	r1, r2
 800b068:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b06c:	d1f9      	bne.n	800b062 <memcpy+0xe>
 800b06e:	bd10      	pop	{r4, pc}

0800b070 <frexp>:
 800b070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b072:	4617      	mov	r7, r2
 800b074:	2200      	movs	r2, #0
 800b076:	603a      	str	r2, [r7, #0]
 800b078:	4a14      	ldr	r2, [pc, #80]	@ (800b0cc <frexp+0x5c>)
 800b07a:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800b07e:	4296      	cmp	r6, r2
 800b080:	4604      	mov	r4, r0
 800b082:	460d      	mov	r5, r1
 800b084:	460b      	mov	r3, r1
 800b086:	d81e      	bhi.n	800b0c6 <frexp+0x56>
 800b088:	4602      	mov	r2, r0
 800b08a:	4332      	orrs	r2, r6
 800b08c:	d01b      	beq.n	800b0c6 <frexp+0x56>
 800b08e:	4a10      	ldr	r2, [pc, #64]	@ (800b0d0 <frexp+0x60>)
 800b090:	400a      	ands	r2, r1
 800b092:	b952      	cbnz	r2, 800b0aa <frexp+0x3a>
 800b094:	2200      	movs	r2, #0
 800b096:	4b0f      	ldr	r3, [pc, #60]	@ (800b0d4 <frexp+0x64>)
 800b098:	f7f5 fa1e 	bl	80004d8 <__aeabi_dmul>
 800b09c:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 800b0a0:	4604      	mov	r4, r0
 800b0a2:	460b      	mov	r3, r1
 800b0a4:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800b0a8:	603a      	str	r2, [r7, #0]
 800b0aa:	683a      	ldr	r2, [r7, #0]
 800b0ac:	1536      	asrs	r6, r6, #20
 800b0ae:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b0b2:	f2a6 36fe 	subw	r6, r6, #1022	@ 0x3fe
 800b0b6:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b0ba:	4432      	add	r2, r6
 800b0bc:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 800b0c0:	603a      	str	r2, [r7, #0]
 800b0c2:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 800b0c6:	4620      	mov	r0, r4
 800b0c8:	4629      	mov	r1, r5
 800b0ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0cc:	7fefffff 	.word	0x7fefffff
 800b0d0:	7ff00000 	.word	0x7ff00000
 800b0d4:	43500000 	.word	0x43500000

0800b0d8 <__register_exitproc>:
 800b0d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0dc:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 800b14c <__register_exitproc+0x74>
 800b0e0:	4606      	mov	r6, r0
 800b0e2:	f8da 0000 	ldr.w	r0, [sl]
 800b0e6:	4698      	mov	r8, r3
 800b0e8:	460f      	mov	r7, r1
 800b0ea:	4691      	mov	r9, r2
 800b0ec:	f7fc f944 	bl	8007378 <__retarget_lock_acquire_recursive>
 800b0f0:	4b17      	ldr	r3, [pc, #92]	@ (800b150 <__register_exitproc+0x78>)
 800b0f2:	681c      	ldr	r4, [r3, #0]
 800b0f4:	b90c      	cbnz	r4, 800b0fa <__register_exitproc+0x22>
 800b0f6:	4c17      	ldr	r4, [pc, #92]	@ (800b154 <__register_exitproc+0x7c>)
 800b0f8:	601c      	str	r4, [r3, #0]
 800b0fa:	6865      	ldr	r5, [r4, #4]
 800b0fc:	f8da 0000 	ldr.w	r0, [sl]
 800b100:	2d1f      	cmp	r5, #31
 800b102:	dd05      	ble.n	800b110 <__register_exitproc+0x38>
 800b104:	f7fc f939 	bl	800737a <__retarget_lock_release_recursive>
 800b108:	f04f 30ff 	mov.w	r0, #4294967295
 800b10c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b110:	b19e      	cbz	r6, 800b13a <__register_exitproc+0x62>
 800b112:	2201      	movs	r2, #1
 800b114:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800b118:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 800b11c:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 800b120:	40aa      	lsls	r2, r5
 800b122:	4313      	orrs	r3, r2
 800b124:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 800b128:	2e02      	cmp	r6, #2
 800b12a:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 800b12e:	bf02      	ittt	eq
 800b130:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 800b134:	4313      	orreq	r3, r2
 800b136:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 800b13a:	1c6b      	adds	r3, r5, #1
 800b13c:	3502      	adds	r5, #2
 800b13e:	6063      	str	r3, [r4, #4]
 800b140:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800b144:	f7fc f919 	bl	800737a <__retarget_lock_release_recursive>
 800b148:	2000      	movs	r0, #0
 800b14a:	e7df      	b.n	800b10c <__register_exitproc+0x34>
 800b14c:	20000570 	.word	0x20000570
 800b150:	20000e24 	.word	0x20000e24
 800b154:	20000e28 	.word	0x20000e28

0800b158 <quorem>:
 800b158:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b15c:	6903      	ldr	r3, [r0, #16]
 800b15e:	690c      	ldr	r4, [r1, #16]
 800b160:	4607      	mov	r7, r0
 800b162:	42a3      	cmp	r3, r4
 800b164:	db7e      	blt.n	800b264 <quorem+0x10c>
 800b166:	3c01      	subs	r4, #1
 800b168:	00a3      	lsls	r3, r4, #2
 800b16a:	f100 0514 	add.w	r5, r0, #20
 800b16e:	f101 0814 	add.w	r8, r1, #20
 800b172:	9300      	str	r3, [sp, #0]
 800b174:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b178:	9301      	str	r3, [sp, #4]
 800b17a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b17e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b182:	3301      	adds	r3, #1
 800b184:	429a      	cmp	r2, r3
 800b186:	fbb2 f6f3 	udiv	r6, r2, r3
 800b18a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b18e:	d32e      	bcc.n	800b1ee <quorem+0x96>
 800b190:	f04f 0a00 	mov.w	sl, #0
 800b194:	46c4      	mov	ip, r8
 800b196:	46ae      	mov	lr, r5
 800b198:	46d3      	mov	fp, sl
 800b19a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b19e:	b298      	uxth	r0, r3
 800b1a0:	fb06 a000 	mla	r0, r6, r0, sl
 800b1a4:	0c1b      	lsrs	r3, r3, #16
 800b1a6:	0c02      	lsrs	r2, r0, #16
 800b1a8:	fb06 2303 	mla	r3, r6, r3, r2
 800b1ac:	f8de 2000 	ldr.w	r2, [lr]
 800b1b0:	b280      	uxth	r0, r0
 800b1b2:	b292      	uxth	r2, r2
 800b1b4:	1a12      	subs	r2, r2, r0
 800b1b6:	445a      	add	r2, fp
 800b1b8:	f8de 0000 	ldr.w	r0, [lr]
 800b1bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b1c0:	b29b      	uxth	r3, r3
 800b1c2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b1c6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b1ca:	b292      	uxth	r2, r2
 800b1cc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b1d0:	45e1      	cmp	r9, ip
 800b1d2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b1d6:	f84e 2b04 	str.w	r2, [lr], #4
 800b1da:	d2de      	bcs.n	800b19a <quorem+0x42>
 800b1dc:	9b00      	ldr	r3, [sp, #0]
 800b1de:	58eb      	ldr	r3, [r5, r3]
 800b1e0:	b92b      	cbnz	r3, 800b1ee <quorem+0x96>
 800b1e2:	9b01      	ldr	r3, [sp, #4]
 800b1e4:	3b04      	subs	r3, #4
 800b1e6:	429d      	cmp	r5, r3
 800b1e8:	461a      	mov	r2, r3
 800b1ea:	d32f      	bcc.n	800b24c <quorem+0xf4>
 800b1ec:	613c      	str	r4, [r7, #16]
 800b1ee:	4638      	mov	r0, r7
 800b1f0:	f001 f822 	bl	800c238 <__mcmp>
 800b1f4:	2800      	cmp	r0, #0
 800b1f6:	db25      	blt.n	800b244 <quorem+0xec>
 800b1f8:	4629      	mov	r1, r5
 800b1fa:	2000      	movs	r0, #0
 800b1fc:	f858 2b04 	ldr.w	r2, [r8], #4
 800b200:	f8d1 c000 	ldr.w	ip, [r1]
 800b204:	fa1f fe82 	uxth.w	lr, r2
 800b208:	fa1f f38c 	uxth.w	r3, ip
 800b20c:	eba3 030e 	sub.w	r3, r3, lr
 800b210:	4403      	add	r3, r0
 800b212:	0c12      	lsrs	r2, r2, #16
 800b214:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b218:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b21c:	b29b      	uxth	r3, r3
 800b21e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b222:	45c1      	cmp	r9, r8
 800b224:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b228:	f841 3b04 	str.w	r3, [r1], #4
 800b22c:	d2e6      	bcs.n	800b1fc <quorem+0xa4>
 800b22e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b232:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b236:	b922      	cbnz	r2, 800b242 <quorem+0xea>
 800b238:	3b04      	subs	r3, #4
 800b23a:	429d      	cmp	r5, r3
 800b23c:	461a      	mov	r2, r3
 800b23e:	d30b      	bcc.n	800b258 <quorem+0x100>
 800b240:	613c      	str	r4, [r7, #16]
 800b242:	3601      	adds	r6, #1
 800b244:	4630      	mov	r0, r6
 800b246:	b003      	add	sp, #12
 800b248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b24c:	6812      	ldr	r2, [r2, #0]
 800b24e:	3b04      	subs	r3, #4
 800b250:	2a00      	cmp	r2, #0
 800b252:	d1cb      	bne.n	800b1ec <quorem+0x94>
 800b254:	3c01      	subs	r4, #1
 800b256:	e7c6      	b.n	800b1e6 <quorem+0x8e>
 800b258:	6812      	ldr	r2, [r2, #0]
 800b25a:	3b04      	subs	r3, #4
 800b25c:	2a00      	cmp	r2, #0
 800b25e:	d1ef      	bne.n	800b240 <quorem+0xe8>
 800b260:	3c01      	subs	r4, #1
 800b262:	e7ea      	b.n	800b23a <quorem+0xe2>
 800b264:	2000      	movs	r0, #0
 800b266:	e7ee      	b.n	800b246 <quorem+0xee>

0800b268 <_dtoa_r>:
 800b268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b26c:	4614      	mov	r4, r2
 800b26e:	461d      	mov	r5, r3
 800b270:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800b272:	b097      	sub	sp, #92	@ 0x5c
 800b274:	4683      	mov	fp, r0
 800b276:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800b27a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800b27c:	b149      	cbz	r1, 800b292 <_dtoa_r+0x2a>
 800b27e:	2301      	movs	r3, #1
 800b280:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b282:	4093      	lsls	r3, r2
 800b284:	608b      	str	r3, [r1, #8]
 800b286:	604a      	str	r2, [r1, #4]
 800b288:	f000 fdd1 	bl	800be2e <_Bfree>
 800b28c:	2300      	movs	r3, #0
 800b28e:	f8cb 3038 	str.w	r3, [fp, #56]	@ 0x38
 800b292:	1e2b      	subs	r3, r5, #0
 800b294:	bfaf      	iteee	ge
 800b296:	2300      	movge	r3, #0
 800b298:	2201      	movlt	r2, #1
 800b29a:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b29e:	9303      	strlt	r3, [sp, #12]
 800b2a0:	bfa8      	it	ge
 800b2a2:	6033      	strge	r3, [r6, #0]
 800b2a4:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b2a8:	4b97      	ldr	r3, [pc, #604]	@ (800b508 <_dtoa_r+0x2a0>)
 800b2aa:	bfb8      	it	lt
 800b2ac:	6032      	strlt	r2, [r6, #0]
 800b2ae:	ea33 0308 	bics.w	r3, r3, r8
 800b2b2:	d114      	bne.n	800b2de <_dtoa_r+0x76>
 800b2b4:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b2b8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b2ba:	6013      	str	r3, [r2, #0]
 800b2bc:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b2c0:	4323      	orrs	r3, r4
 800b2c2:	f000 854d 	beq.w	800bd60 <_dtoa_r+0xaf8>
 800b2c6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b2c8:	f8df a240 	ldr.w	sl, [pc, #576]	@ 800b50c <_dtoa_r+0x2a4>
 800b2cc:	b11b      	cbz	r3, 800b2d6 <_dtoa_r+0x6e>
 800b2ce:	f10a 0303 	add.w	r3, sl, #3
 800b2d2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b2d4:	6013      	str	r3, [r2, #0]
 800b2d6:	4650      	mov	r0, sl
 800b2d8:	b017      	add	sp, #92	@ 0x5c
 800b2da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b2e2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b2e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	f7f5 fb5b 	bl	80009a8 <__aeabi_dcmpeq>
 800b2f2:	4607      	mov	r7, r0
 800b2f4:	b150      	cbz	r0, 800b30c <_dtoa_r+0xa4>
 800b2f6:	2301      	movs	r3, #1
 800b2f8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b2fa:	6013      	str	r3, [r2, #0]
 800b2fc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b2fe:	b113      	cbz	r3, 800b306 <_dtoa_r+0x9e>
 800b300:	4b83      	ldr	r3, [pc, #524]	@ (800b510 <_dtoa_r+0x2a8>)
 800b302:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b304:	6013      	str	r3, [r2, #0]
 800b306:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 800b514 <_dtoa_r+0x2ac>
 800b30a:	e7e4      	b.n	800b2d6 <_dtoa_r+0x6e>
 800b30c:	ab14      	add	r3, sp, #80	@ 0x50
 800b30e:	9301      	str	r3, [sp, #4]
 800b310:	ab15      	add	r3, sp, #84	@ 0x54
 800b312:	9300      	str	r3, [sp, #0]
 800b314:	4658      	mov	r0, fp
 800b316:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b31a:	f001 f83d 	bl	800c398 <__d2b>
 800b31e:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800b322:	4681      	mov	r9, r0
 800b324:	2e00      	cmp	r6, #0
 800b326:	d077      	beq.n	800b418 <_dtoa_r+0x1b0>
 800b328:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b32c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b32e:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b332:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b336:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b33a:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b33e:	9712      	str	r7, [sp, #72]	@ 0x48
 800b340:	4619      	mov	r1, r3
 800b342:	2200      	movs	r2, #0
 800b344:	4b74      	ldr	r3, [pc, #464]	@ (800b518 <_dtoa_r+0x2b0>)
 800b346:	f7f4 ff0f 	bl	8000168 <__aeabi_dsub>
 800b34a:	a369      	add	r3, pc, #420	@ (adr r3, 800b4f0 <_dtoa_r+0x288>)
 800b34c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b350:	f7f5 f8c2 	bl	80004d8 <__aeabi_dmul>
 800b354:	a368      	add	r3, pc, #416	@ (adr r3, 800b4f8 <_dtoa_r+0x290>)
 800b356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b35a:	f7f4 ff07 	bl	800016c <__adddf3>
 800b35e:	4604      	mov	r4, r0
 800b360:	4630      	mov	r0, r6
 800b362:	460d      	mov	r5, r1
 800b364:	f7f5 f84e 	bl	8000404 <__aeabi_i2d>
 800b368:	a365      	add	r3, pc, #404	@ (adr r3, 800b500 <_dtoa_r+0x298>)
 800b36a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b36e:	f7f5 f8b3 	bl	80004d8 <__aeabi_dmul>
 800b372:	4602      	mov	r2, r0
 800b374:	460b      	mov	r3, r1
 800b376:	4620      	mov	r0, r4
 800b378:	4629      	mov	r1, r5
 800b37a:	f7f4 fef7 	bl	800016c <__adddf3>
 800b37e:	4604      	mov	r4, r0
 800b380:	460d      	mov	r5, r1
 800b382:	f7f5 fb59 	bl	8000a38 <__aeabi_d2iz>
 800b386:	2200      	movs	r2, #0
 800b388:	4607      	mov	r7, r0
 800b38a:	2300      	movs	r3, #0
 800b38c:	4620      	mov	r0, r4
 800b38e:	4629      	mov	r1, r5
 800b390:	f7f5 fb14 	bl	80009bc <__aeabi_dcmplt>
 800b394:	b140      	cbz	r0, 800b3a8 <_dtoa_r+0x140>
 800b396:	4638      	mov	r0, r7
 800b398:	f7f5 f834 	bl	8000404 <__aeabi_i2d>
 800b39c:	4622      	mov	r2, r4
 800b39e:	462b      	mov	r3, r5
 800b3a0:	f7f5 fb02 	bl	80009a8 <__aeabi_dcmpeq>
 800b3a4:	b900      	cbnz	r0, 800b3a8 <_dtoa_r+0x140>
 800b3a6:	3f01      	subs	r7, #1
 800b3a8:	2f16      	cmp	r7, #22
 800b3aa:	d853      	bhi.n	800b454 <_dtoa_r+0x1ec>
 800b3ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b3b0:	4b5a      	ldr	r3, [pc, #360]	@ (800b51c <_dtoa_r+0x2b4>)
 800b3b2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b3b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ba:	f7f5 faff 	bl	80009bc <__aeabi_dcmplt>
 800b3be:	2800      	cmp	r0, #0
 800b3c0:	d04a      	beq.n	800b458 <_dtoa_r+0x1f0>
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	3f01      	subs	r7, #1
 800b3c6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b3c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b3ca:	1b9b      	subs	r3, r3, r6
 800b3cc:	1e5a      	subs	r2, r3, #1
 800b3ce:	bf46      	itte	mi
 800b3d0:	f1c3 0801 	rsbmi	r8, r3, #1
 800b3d4:	2300      	movmi	r3, #0
 800b3d6:	f04f 0800 	movpl.w	r8, #0
 800b3da:	9209      	str	r2, [sp, #36]	@ 0x24
 800b3dc:	bf48      	it	mi
 800b3de:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800b3e0:	2f00      	cmp	r7, #0
 800b3e2:	db3b      	blt.n	800b45c <_dtoa_r+0x1f4>
 800b3e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3e6:	970e      	str	r7, [sp, #56]	@ 0x38
 800b3e8:	443b      	add	r3, r7
 800b3ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	930a      	str	r3, [sp, #40]	@ 0x28
 800b3f0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b3f2:	2b09      	cmp	r3, #9
 800b3f4:	d867      	bhi.n	800b4c6 <_dtoa_r+0x25e>
 800b3f6:	2b05      	cmp	r3, #5
 800b3f8:	bfc4      	itt	gt
 800b3fa:	3b04      	subgt	r3, #4
 800b3fc:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800b3fe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b400:	bfc8      	it	gt
 800b402:	2400      	movgt	r4, #0
 800b404:	f1a3 0302 	sub.w	r3, r3, #2
 800b408:	bfd8      	it	le
 800b40a:	2401      	movle	r4, #1
 800b40c:	2b03      	cmp	r3, #3
 800b40e:	d865      	bhi.n	800b4dc <_dtoa_r+0x274>
 800b410:	e8df f003 	tbb	[pc, r3]
 800b414:	5736382b 	.word	0x5736382b
 800b418:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b41c:	441e      	add	r6, r3
 800b41e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b422:	2b20      	cmp	r3, #32
 800b424:	bfc1      	itttt	gt
 800b426:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b42a:	fa08 f803 	lslgt.w	r8, r8, r3
 800b42e:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b432:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b436:	bfd6      	itet	le
 800b438:	f1c3 0320 	rsble	r3, r3, #32
 800b43c:	ea48 0003 	orrgt.w	r0, r8, r3
 800b440:	fa04 f003 	lslle.w	r0, r4, r3
 800b444:	f7f4 ffce 	bl	80003e4 <__aeabi_ui2d>
 800b448:	2201      	movs	r2, #1
 800b44a:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b44e:	3e01      	subs	r6, #1
 800b450:	9212      	str	r2, [sp, #72]	@ 0x48
 800b452:	e775      	b.n	800b340 <_dtoa_r+0xd8>
 800b454:	2301      	movs	r3, #1
 800b456:	e7b6      	b.n	800b3c6 <_dtoa_r+0x15e>
 800b458:	900f      	str	r0, [sp, #60]	@ 0x3c
 800b45a:	e7b5      	b.n	800b3c8 <_dtoa_r+0x160>
 800b45c:	427b      	negs	r3, r7
 800b45e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b460:	2300      	movs	r3, #0
 800b462:	eba8 0807 	sub.w	r8, r8, r7
 800b466:	930e      	str	r3, [sp, #56]	@ 0x38
 800b468:	e7c2      	b.n	800b3f0 <_dtoa_r+0x188>
 800b46a:	2300      	movs	r3, #0
 800b46c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b46e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b470:	2b00      	cmp	r3, #0
 800b472:	dc36      	bgt.n	800b4e2 <_dtoa_r+0x27a>
 800b474:	2301      	movs	r3, #1
 800b476:	461a      	mov	r2, r3
 800b478:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800b47c:	9221      	str	r2, [sp, #132]	@ 0x84
 800b47e:	e00b      	b.n	800b498 <_dtoa_r+0x230>
 800b480:	2301      	movs	r3, #1
 800b482:	e7f3      	b.n	800b46c <_dtoa_r+0x204>
 800b484:	2300      	movs	r3, #0
 800b486:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b488:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b48a:	18fb      	adds	r3, r7, r3
 800b48c:	9308      	str	r3, [sp, #32]
 800b48e:	3301      	adds	r3, #1
 800b490:	2b01      	cmp	r3, #1
 800b492:	9307      	str	r3, [sp, #28]
 800b494:	bfb8      	it	lt
 800b496:	2301      	movlt	r3, #1
 800b498:	2100      	movs	r1, #0
 800b49a:	2204      	movs	r2, #4
 800b49c:	f102 0014 	add.w	r0, r2, #20
 800b4a0:	4298      	cmp	r0, r3
 800b4a2:	d922      	bls.n	800b4ea <_dtoa_r+0x282>
 800b4a4:	4658      	mov	r0, fp
 800b4a6:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
 800b4aa:	f000 fc9b 	bl	800bde4 <_Balloc>
 800b4ae:	4682      	mov	sl, r0
 800b4b0:	2800      	cmp	r0, #0
 800b4b2:	d139      	bne.n	800b528 <_dtoa_r+0x2c0>
 800b4b4:	4602      	mov	r2, r0
 800b4b6:	f240 11af 	movw	r1, #431	@ 0x1af
 800b4ba:	4b19      	ldr	r3, [pc, #100]	@ (800b520 <_dtoa_r+0x2b8>)
 800b4bc:	4819      	ldr	r0, [pc, #100]	@ (800b524 <_dtoa_r+0x2bc>)
 800b4be:	f001 fa11 	bl	800c8e4 <__assert_func>
 800b4c2:	2301      	movs	r3, #1
 800b4c4:	e7df      	b.n	800b486 <_dtoa_r+0x21e>
 800b4c6:	2401      	movs	r4, #1
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b4cc:	9320      	str	r3, [sp, #128]	@ 0x80
 800b4ce:	f04f 33ff 	mov.w	r3, #4294967295
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800b4d8:	2312      	movs	r3, #18
 800b4da:	e7cf      	b.n	800b47c <_dtoa_r+0x214>
 800b4dc:	2301      	movs	r3, #1
 800b4de:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b4e0:	e7f5      	b.n	800b4ce <_dtoa_r+0x266>
 800b4e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b4e4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800b4e8:	e7d6      	b.n	800b498 <_dtoa_r+0x230>
 800b4ea:	3101      	adds	r1, #1
 800b4ec:	0052      	lsls	r2, r2, #1
 800b4ee:	e7d5      	b.n	800b49c <_dtoa_r+0x234>
 800b4f0:	636f4361 	.word	0x636f4361
 800b4f4:	3fd287a7 	.word	0x3fd287a7
 800b4f8:	8b60c8b3 	.word	0x8b60c8b3
 800b4fc:	3fc68a28 	.word	0x3fc68a28
 800b500:	509f79fb 	.word	0x509f79fb
 800b504:	3fd34413 	.word	0x3fd34413
 800b508:	7ff00000 	.word	0x7ff00000
 800b50c:	0800d32f 	.word	0x0800d32f
 800b510:	0800d2bb 	.word	0x0800d2bb
 800b514:	0800d2ba 	.word	0x0800d2ba
 800b518:	3ff80000 	.word	0x3ff80000
 800b51c:	0800d430 	.word	0x0800d430
 800b520:	0800d333 	.word	0x0800d333
 800b524:	0800d344 	.word	0x0800d344
 800b528:	9b07      	ldr	r3, [sp, #28]
 800b52a:	f8cb 0038 	str.w	r0, [fp, #56]	@ 0x38
 800b52e:	2b0e      	cmp	r3, #14
 800b530:	f200 80a4 	bhi.w	800b67c <_dtoa_r+0x414>
 800b534:	2c00      	cmp	r4, #0
 800b536:	f000 80a1 	beq.w	800b67c <_dtoa_r+0x414>
 800b53a:	2f00      	cmp	r7, #0
 800b53c:	dd33      	ble.n	800b5a6 <_dtoa_r+0x33e>
 800b53e:	4b86      	ldr	r3, [pc, #536]	@ (800b758 <_dtoa_r+0x4f0>)
 800b540:	f007 020f 	and.w	r2, r7, #15
 800b544:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b548:	05f8      	lsls	r0, r7, #23
 800b54a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b54e:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b552:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b556:	d516      	bpl.n	800b586 <_dtoa_r+0x31e>
 800b558:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b55c:	4b7f      	ldr	r3, [pc, #508]	@ (800b75c <_dtoa_r+0x4f4>)
 800b55e:	2603      	movs	r6, #3
 800b560:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b564:	f7f5 f8e2 	bl	800072c <__aeabi_ddiv>
 800b568:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b56c:	f004 040f 	and.w	r4, r4, #15
 800b570:	4d7a      	ldr	r5, [pc, #488]	@ (800b75c <_dtoa_r+0x4f4>)
 800b572:	b954      	cbnz	r4, 800b58a <_dtoa_r+0x322>
 800b574:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b578:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b57c:	f7f5 f8d6 	bl	800072c <__aeabi_ddiv>
 800b580:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b584:	e028      	b.n	800b5d8 <_dtoa_r+0x370>
 800b586:	2602      	movs	r6, #2
 800b588:	e7f2      	b.n	800b570 <_dtoa_r+0x308>
 800b58a:	07e1      	lsls	r1, r4, #31
 800b58c:	d508      	bpl.n	800b5a0 <_dtoa_r+0x338>
 800b58e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b592:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b596:	f7f4 ff9f 	bl	80004d8 <__aeabi_dmul>
 800b59a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b59e:	3601      	adds	r6, #1
 800b5a0:	1064      	asrs	r4, r4, #1
 800b5a2:	3508      	adds	r5, #8
 800b5a4:	e7e5      	b.n	800b572 <_dtoa_r+0x30a>
 800b5a6:	f000 80d2 	beq.w	800b74e <_dtoa_r+0x4e6>
 800b5aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b5ae:	427c      	negs	r4, r7
 800b5b0:	4b69      	ldr	r3, [pc, #420]	@ (800b758 <_dtoa_r+0x4f0>)
 800b5b2:	f004 020f 	and.w	r2, r4, #15
 800b5b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b5ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5be:	f7f4 ff8b 	bl	80004d8 <__aeabi_dmul>
 800b5c2:	2602      	movs	r6, #2
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5ca:	4d64      	ldr	r5, [pc, #400]	@ (800b75c <_dtoa_r+0x4f4>)
 800b5cc:	1124      	asrs	r4, r4, #4
 800b5ce:	2c00      	cmp	r4, #0
 800b5d0:	f040 80b2 	bne.w	800b738 <_dtoa_r+0x4d0>
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d1d3      	bne.n	800b580 <_dtoa_r+0x318>
 800b5d8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b5dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	f000 80b7 	beq.w	800b752 <_dtoa_r+0x4ea>
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	4620      	mov	r0, r4
 800b5e8:	4629      	mov	r1, r5
 800b5ea:	4b5d      	ldr	r3, [pc, #372]	@ (800b760 <_dtoa_r+0x4f8>)
 800b5ec:	f7f5 f9e6 	bl	80009bc <__aeabi_dcmplt>
 800b5f0:	2800      	cmp	r0, #0
 800b5f2:	f000 80ae 	beq.w	800b752 <_dtoa_r+0x4ea>
 800b5f6:	9b07      	ldr	r3, [sp, #28]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	f000 80aa 	beq.w	800b752 <_dtoa_r+0x4ea>
 800b5fe:	9b08      	ldr	r3, [sp, #32]
 800b600:	2b00      	cmp	r3, #0
 800b602:	dd37      	ble.n	800b674 <_dtoa_r+0x40c>
 800b604:	1e7b      	subs	r3, r7, #1
 800b606:	4620      	mov	r0, r4
 800b608:	9304      	str	r3, [sp, #16]
 800b60a:	2200      	movs	r2, #0
 800b60c:	4629      	mov	r1, r5
 800b60e:	4b55      	ldr	r3, [pc, #340]	@ (800b764 <_dtoa_r+0x4fc>)
 800b610:	f7f4 ff62 	bl	80004d8 <__aeabi_dmul>
 800b614:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b618:	9c08      	ldr	r4, [sp, #32]
 800b61a:	3601      	adds	r6, #1
 800b61c:	4630      	mov	r0, r6
 800b61e:	f7f4 fef1 	bl	8000404 <__aeabi_i2d>
 800b622:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b626:	f7f4 ff57 	bl	80004d8 <__aeabi_dmul>
 800b62a:	2200      	movs	r2, #0
 800b62c:	4b4e      	ldr	r3, [pc, #312]	@ (800b768 <_dtoa_r+0x500>)
 800b62e:	f7f4 fd9d 	bl	800016c <__adddf3>
 800b632:	4605      	mov	r5, r0
 800b634:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b638:	2c00      	cmp	r4, #0
 800b63a:	f040 8099 	bne.w	800b770 <_dtoa_r+0x508>
 800b63e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b642:	2200      	movs	r2, #0
 800b644:	4b49      	ldr	r3, [pc, #292]	@ (800b76c <_dtoa_r+0x504>)
 800b646:	f7f4 fd8f 	bl	8000168 <__aeabi_dsub>
 800b64a:	4602      	mov	r2, r0
 800b64c:	460b      	mov	r3, r1
 800b64e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b652:	462a      	mov	r2, r5
 800b654:	4633      	mov	r3, r6
 800b656:	f7f5 f9cf 	bl	80009f8 <__aeabi_dcmpgt>
 800b65a:	2800      	cmp	r0, #0
 800b65c:	f040 828d 	bne.w	800bb7a <_dtoa_r+0x912>
 800b660:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b664:	462a      	mov	r2, r5
 800b666:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b66a:	f7f5 f9a7 	bl	80009bc <__aeabi_dcmplt>
 800b66e:	2800      	cmp	r0, #0
 800b670:	f040 8126 	bne.w	800b8c0 <_dtoa_r+0x658>
 800b674:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b678:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b67c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b67e:	2b00      	cmp	r3, #0
 800b680:	f2c0 8162 	blt.w	800b948 <_dtoa_r+0x6e0>
 800b684:	2f0e      	cmp	r7, #14
 800b686:	f300 815f 	bgt.w	800b948 <_dtoa_r+0x6e0>
 800b68a:	4b33      	ldr	r3, [pc, #204]	@ (800b758 <_dtoa_r+0x4f0>)
 800b68c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b690:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b694:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b698:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	da03      	bge.n	800b6a6 <_dtoa_r+0x43e>
 800b69e:	9b07      	ldr	r3, [sp, #28]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	f340 80ff 	ble.w	800b8a4 <_dtoa_r+0x63c>
 800b6a6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b6aa:	4656      	mov	r6, sl
 800b6ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6b0:	4620      	mov	r0, r4
 800b6b2:	4629      	mov	r1, r5
 800b6b4:	f7f5 f83a 	bl	800072c <__aeabi_ddiv>
 800b6b8:	f7f5 f9be 	bl	8000a38 <__aeabi_d2iz>
 800b6bc:	4680      	mov	r8, r0
 800b6be:	f7f4 fea1 	bl	8000404 <__aeabi_i2d>
 800b6c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6c6:	f7f4 ff07 	bl	80004d8 <__aeabi_dmul>
 800b6ca:	4602      	mov	r2, r0
 800b6cc:	460b      	mov	r3, r1
 800b6ce:	4620      	mov	r0, r4
 800b6d0:	4629      	mov	r1, r5
 800b6d2:	f7f4 fd49 	bl	8000168 <__aeabi_dsub>
 800b6d6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b6da:	9d07      	ldr	r5, [sp, #28]
 800b6dc:	f806 4b01 	strb.w	r4, [r6], #1
 800b6e0:	eba6 040a 	sub.w	r4, r6, sl
 800b6e4:	42a5      	cmp	r5, r4
 800b6e6:	4602      	mov	r2, r0
 800b6e8:	460b      	mov	r3, r1
 800b6ea:	f040 8115 	bne.w	800b918 <_dtoa_r+0x6b0>
 800b6ee:	f7f4 fd3d 	bl	800016c <__adddf3>
 800b6f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6f6:	4604      	mov	r4, r0
 800b6f8:	460d      	mov	r5, r1
 800b6fa:	f7f5 f97d 	bl	80009f8 <__aeabi_dcmpgt>
 800b6fe:	2800      	cmp	r0, #0
 800b700:	f040 80f7 	bne.w	800b8f2 <_dtoa_r+0x68a>
 800b704:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b708:	4620      	mov	r0, r4
 800b70a:	4629      	mov	r1, r5
 800b70c:	f7f5 f94c 	bl	80009a8 <__aeabi_dcmpeq>
 800b710:	b118      	cbz	r0, 800b71a <_dtoa_r+0x4b2>
 800b712:	f018 0f01 	tst.w	r8, #1
 800b716:	f040 80ec 	bne.w	800b8f2 <_dtoa_r+0x68a>
 800b71a:	4649      	mov	r1, r9
 800b71c:	4658      	mov	r0, fp
 800b71e:	f000 fb86 	bl	800be2e <_Bfree>
 800b722:	2300      	movs	r3, #0
 800b724:	7033      	strb	r3, [r6, #0]
 800b726:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b728:	3701      	adds	r7, #1
 800b72a:	601f      	str	r7, [r3, #0]
 800b72c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b72e:	2b00      	cmp	r3, #0
 800b730:	f43f add1 	beq.w	800b2d6 <_dtoa_r+0x6e>
 800b734:	601e      	str	r6, [r3, #0]
 800b736:	e5ce      	b.n	800b2d6 <_dtoa_r+0x6e>
 800b738:	07e2      	lsls	r2, r4, #31
 800b73a:	d505      	bpl.n	800b748 <_dtoa_r+0x4e0>
 800b73c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b740:	f7f4 feca 	bl	80004d8 <__aeabi_dmul>
 800b744:	2301      	movs	r3, #1
 800b746:	3601      	adds	r6, #1
 800b748:	1064      	asrs	r4, r4, #1
 800b74a:	3508      	adds	r5, #8
 800b74c:	e73f      	b.n	800b5ce <_dtoa_r+0x366>
 800b74e:	2602      	movs	r6, #2
 800b750:	e742      	b.n	800b5d8 <_dtoa_r+0x370>
 800b752:	9c07      	ldr	r4, [sp, #28]
 800b754:	9704      	str	r7, [sp, #16]
 800b756:	e761      	b.n	800b61c <_dtoa_r+0x3b4>
 800b758:	0800d430 	.word	0x0800d430
 800b75c:	0800d408 	.word	0x0800d408
 800b760:	3ff00000 	.word	0x3ff00000
 800b764:	40240000 	.word	0x40240000
 800b768:	401c0000 	.word	0x401c0000
 800b76c:	40140000 	.word	0x40140000
 800b770:	4b70      	ldr	r3, [pc, #448]	@ (800b934 <_dtoa_r+0x6cc>)
 800b772:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b774:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b778:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b77c:	4454      	add	r4, sl
 800b77e:	2900      	cmp	r1, #0
 800b780:	d045      	beq.n	800b80e <_dtoa_r+0x5a6>
 800b782:	2000      	movs	r0, #0
 800b784:	496c      	ldr	r1, [pc, #432]	@ (800b938 <_dtoa_r+0x6d0>)
 800b786:	f7f4 ffd1 	bl	800072c <__aeabi_ddiv>
 800b78a:	4633      	mov	r3, r6
 800b78c:	462a      	mov	r2, r5
 800b78e:	f7f4 fceb 	bl	8000168 <__aeabi_dsub>
 800b792:	4656      	mov	r6, sl
 800b794:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b798:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b79c:	f7f5 f94c 	bl	8000a38 <__aeabi_d2iz>
 800b7a0:	4605      	mov	r5, r0
 800b7a2:	f7f4 fe2f 	bl	8000404 <__aeabi_i2d>
 800b7a6:	4602      	mov	r2, r0
 800b7a8:	460b      	mov	r3, r1
 800b7aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7ae:	f7f4 fcdb 	bl	8000168 <__aeabi_dsub>
 800b7b2:	4602      	mov	r2, r0
 800b7b4:	460b      	mov	r3, r1
 800b7b6:	3530      	adds	r5, #48	@ 0x30
 800b7b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b7bc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b7c0:	f806 5b01 	strb.w	r5, [r6], #1
 800b7c4:	f7f5 f8fa 	bl	80009bc <__aeabi_dcmplt>
 800b7c8:	2800      	cmp	r0, #0
 800b7ca:	d163      	bne.n	800b894 <_dtoa_r+0x62c>
 800b7cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b7d0:	2000      	movs	r0, #0
 800b7d2:	495a      	ldr	r1, [pc, #360]	@ (800b93c <_dtoa_r+0x6d4>)
 800b7d4:	f7f4 fcc8 	bl	8000168 <__aeabi_dsub>
 800b7d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b7dc:	f7f5 f8ee 	bl	80009bc <__aeabi_dcmplt>
 800b7e0:	2800      	cmp	r0, #0
 800b7e2:	f040 8087 	bne.w	800b8f4 <_dtoa_r+0x68c>
 800b7e6:	42a6      	cmp	r6, r4
 800b7e8:	f43f af44 	beq.w	800b674 <_dtoa_r+0x40c>
 800b7ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	4b53      	ldr	r3, [pc, #332]	@ (800b940 <_dtoa_r+0x6d8>)
 800b7f4:	f7f4 fe70 	bl	80004d8 <__aeabi_dmul>
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b7fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b802:	4b4f      	ldr	r3, [pc, #316]	@ (800b940 <_dtoa_r+0x6d8>)
 800b804:	f7f4 fe68 	bl	80004d8 <__aeabi_dmul>
 800b808:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b80c:	e7c4      	b.n	800b798 <_dtoa_r+0x530>
 800b80e:	4631      	mov	r1, r6
 800b810:	4628      	mov	r0, r5
 800b812:	f7f4 fe61 	bl	80004d8 <__aeabi_dmul>
 800b816:	4656      	mov	r6, sl
 800b818:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b81c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b81e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b822:	f7f5 f909 	bl	8000a38 <__aeabi_d2iz>
 800b826:	4605      	mov	r5, r0
 800b828:	f7f4 fdec 	bl	8000404 <__aeabi_i2d>
 800b82c:	4602      	mov	r2, r0
 800b82e:	460b      	mov	r3, r1
 800b830:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b834:	f7f4 fc98 	bl	8000168 <__aeabi_dsub>
 800b838:	4602      	mov	r2, r0
 800b83a:	460b      	mov	r3, r1
 800b83c:	3530      	adds	r5, #48	@ 0x30
 800b83e:	f806 5b01 	strb.w	r5, [r6], #1
 800b842:	42a6      	cmp	r6, r4
 800b844:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b848:	f04f 0200 	mov.w	r2, #0
 800b84c:	d124      	bne.n	800b898 <_dtoa_r+0x630>
 800b84e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b852:	4b39      	ldr	r3, [pc, #228]	@ (800b938 <_dtoa_r+0x6d0>)
 800b854:	f7f4 fc8a 	bl	800016c <__adddf3>
 800b858:	4602      	mov	r2, r0
 800b85a:	460b      	mov	r3, r1
 800b85c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b860:	f7f5 f8ca 	bl	80009f8 <__aeabi_dcmpgt>
 800b864:	2800      	cmp	r0, #0
 800b866:	d145      	bne.n	800b8f4 <_dtoa_r+0x68c>
 800b868:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b86c:	2000      	movs	r0, #0
 800b86e:	4932      	ldr	r1, [pc, #200]	@ (800b938 <_dtoa_r+0x6d0>)
 800b870:	f7f4 fc7a 	bl	8000168 <__aeabi_dsub>
 800b874:	4602      	mov	r2, r0
 800b876:	460b      	mov	r3, r1
 800b878:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b87c:	f7f5 f89e 	bl	80009bc <__aeabi_dcmplt>
 800b880:	2800      	cmp	r0, #0
 800b882:	f43f aef7 	beq.w	800b674 <_dtoa_r+0x40c>
 800b886:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b888:	1e73      	subs	r3, r6, #1
 800b88a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b88c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b890:	2b30      	cmp	r3, #48	@ 0x30
 800b892:	d0f8      	beq.n	800b886 <_dtoa_r+0x61e>
 800b894:	9f04      	ldr	r7, [sp, #16]
 800b896:	e740      	b.n	800b71a <_dtoa_r+0x4b2>
 800b898:	4b29      	ldr	r3, [pc, #164]	@ (800b940 <_dtoa_r+0x6d8>)
 800b89a:	f7f4 fe1d 	bl	80004d8 <__aeabi_dmul>
 800b89e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b8a2:	e7bc      	b.n	800b81e <_dtoa_r+0x5b6>
 800b8a4:	d10c      	bne.n	800b8c0 <_dtoa_r+0x658>
 800b8a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	4b25      	ldr	r3, [pc, #148]	@ (800b944 <_dtoa_r+0x6dc>)
 800b8ae:	f7f4 fe13 	bl	80004d8 <__aeabi_dmul>
 800b8b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b8b6:	f7f5 f895 	bl	80009e4 <__aeabi_dcmpge>
 800b8ba:	2800      	cmp	r0, #0
 800b8bc:	f000 815b 	beq.w	800bb76 <_dtoa_r+0x90e>
 800b8c0:	2400      	movs	r4, #0
 800b8c2:	4625      	mov	r5, r4
 800b8c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b8c6:	4656      	mov	r6, sl
 800b8c8:	43db      	mvns	r3, r3
 800b8ca:	9304      	str	r3, [sp, #16]
 800b8cc:	2700      	movs	r7, #0
 800b8ce:	4621      	mov	r1, r4
 800b8d0:	4658      	mov	r0, fp
 800b8d2:	f000 faac 	bl	800be2e <_Bfree>
 800b8d6:	2d00      	cmp	r5, #0
 800b8d8:	d0dc      	beq.n	800b894 <_dtoa_r+0x62c>
 800b8da:	b12f      	cbz	r7, 800b8e8 <_dtoa_r+0x680>
 800b8dc:	42af      	cmp	r7, r5
 800b8de:	d003      	beq.n	800b8e8 <_dtoa_r+0x680>
 800b8e0:	4639      	mov	r1, r7
 800b8e2:	4658      	mov	r0, fp
 800b8e4:	f000 faa3 	bl	800be2e <_Bfree>
 800b8e8:	4629      	mov	r1, r5
 800b8ea:	4658      	mov	r0, fp
 800b8ec:	f000 fa9f 	bl	800be2e <_Bfree>
 800b8f0:	e7d0      	b.n	800b894 <_dtoa_r+0x62c>
 800b8f2:	9704      	str	r7, [sp, #16]
 800b8f4:	4633      	mov	r3, r6
 800b8f6:	461e      	mov	r6, r3
 800b8f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b8fc:	2a39      	cmp	r2, #57	@ 0x39
 800b8fe:	d107      	bne.n	800b910 <_dtoa_r+0x6a8>
 800b900:	459a      	cmp	sl, r3
 800b902:	d1f8      	bne.n	800b8f6 <_dtoa_r+0x68e>
 800b904:	9a04      	ldr	r2, [sp, #16]
 800b906:	3201      	adds	r2, #1
 800b908:	9204      	str	r2, [sp, #16]
 800b90a:	2230      	movs	r2, #48	@ 0x30
 800b90c:	f88a 2000 	strb.w	r2, [sl]
 800b910:	781a      	ldrb	r2, [r3, #0]
 800b912:	3201      	adds	r2, #1
 800b914:	701a      	strb	r2, [r3, #0]
 800b916:	e7bd      	b.n	800b894 <_dtoa_r+0x62c>
 800b918:	2200      	movs	r2, #0
 800b91a:	4b09      	ldr	r3, [pc, #36]	@ (800b940 <_dtoa_r+0x6d8>)
 800b91c:	f7f4 fddc 	bl	80004d8 <__aeabi_dmul>
 800b920:	2200      	movs	r2, #0
 800b922:	2300      	movs	r3, #0
 800b924:	4604      	mov	r4, r0
 800b926:	460d      	mov	r5, r1
 800b928:	f7f5 f83e 	bl	80009a8 <__aeabi_dcmpeq>
 800b92c:	2800      	cmp	r0, #0
 800b92e:	f43f aebd 	beq.w	800b6ac <_dtoa_r+0x444>
 800b932:	e6f2      	b.n	800b71a <_dtoa_r+0x4b2>
 800b934:	0800d430 	.word	0x0800d430
 800b938:	3fe00000 	.word	0x3fe00000
 800b93c:	3ff00000 	.word	0x3ff00000
 800b940:	40240000 	.word	0x40240000
 800b944:	40140000 	.word	0x40140000
 800b948:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b94a:	2a00      	cmp	r2, #0
 800b94c:	f000 80db 	beq.w	800bb06 <_dtoa_r+0x89e>
 800b950:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b952:	2a01      	cmp	r2, #1
 800b954:	f300 80bf 	bgt.w	800bad6 <_dtoa_r+0x86e>
 800b958:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b95a:	2a00      	cmp	r2, #0
 800b95c:	f000 80b7 	beq.w	800bace <_dtoa_r+0x866>
 800b960:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b964:	4646      	mov	r6, r8
 800b966:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b968:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b96a:	2101      	movs	r1, #1
 800b96c:	441a      	add	r2, r3
 800b96e:	4658      	mov	r0, fp
 800b970:	4498      	add	r8, r3
 800b972:	9209      	str	r2, [sp, #36]	@ 0x24
 800b974:	f000 faf6 	bl	800bf64 <__i2b>
 800b978:	4605      	mov	r5, r0
 800b97a:	b15e      	cbz	r6, 800b994 <_dtoa_r+0x72c>
 800b97c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b97e:	2b00      	cmp	r3, #0
 800b980:	dd08      	ble.n	800b994 <_dtoa_r+0x72c>
 800b982:	42b3      	cmp	r3, r6
 800b984:	bfa8      	it	ge
 800b986:	4633      	movge	r3, r6
 800b988:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b98a:	eba8 0803 	sub.w	r8, r8, r3
 800b98e:	1af6      	subs	r6, r6, r3
 800b990:	1ad3      	subs	r3, r2, r3
 800b992:	9309      	str	r3, [sp, #36]	@ 0x24
 800b994:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b996:	b1f3      	cbz	r3, 800b9d6 <_dtoa_r+0x76e>
 800b998:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	f000 80b7 	beq.w	800bb0e <_dtoa_r+0x8a6>
 800b9a0:	b18c      	cbz	r4, 800b9c6 <_dtoa_r+0x75e>
 800b9a2:	4629      	mov	r1, r5
 800b9a4:	4622      	mov	r2, r4
 800b9a6:	4658      	mov	r0, fp
 800b9a8:	f000 fb9a 	bl	800c0e0 <__pow5mult>
 800b9ac:	464a      	mov	r2, r9
 800b9ae:	4601      	mov	r1, r0
 800b9b0:	4605      	mov	r5, r0
 800b9b2:	4658      	mov	r0, fp
 800b9b4:	f000 faec 	bl	800bf90 <__multiply>
 800b9b8:	4649      	mov	r1, r9
 800b9ba:	9004      	str	r0, [sp, #16]
 800b9bc:	4658      	mov	r0, fp
 800b9be:	f000 fa36 	bl	800be2e <_Bfree>
 800b9c2:	9b04      	ldr	r3, [sp, #16]
 800b9c4:	4699      	mov	r9, r3
 800b9c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b9c8:	1b1a      	subs	r2, r3, r4
 800b9ca:	d004      	beq.n	800b9d6 <_dtoa_r+0x76e>
 800b9cc:	4649      	mov	r1, r9
 800b9ce:	4658      	mov	r0, fp
 800b9d0:	f000 fb86 	bl	800c0e0 <__pow5mult>
 800b9d4:	4681      	mov	r9, r0
 800b9d6:	2101      	movs	r1, #1
 800b9d8:	4658      	mov	r0, fp
 800b9da:	f000 fac3 	bl	800bf64 <__i2b>
 800b9de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b9e0:	4604      	mov	r4, r0
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	f000 81c6 	beq.w	800bd74 <_dtoa_r+0xb0c>
 800b9e8:	461a      	mov	r2, r3
 800b9ea:	4601      	mov	r1, r0
 800b9ec:	4658      	mov	r0, fp
 800b9ee:	f000 fb77 	bl	800c0e0 <__pow5mult>
 800b9f2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b9f4:	4604      	mov	r4, r0
 800b9f6:	2b01      	cmp	r3, #1
 800b9f8:	f300 808f 	bgt.w	800bb1a <_dtoa_r+0x8b2>
 800b9fc:	9b02      	ldr	r3, [sp, #8]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	f040 8087 	bne.w	800bb12 <_dtoa_r+0x8aa>
 800ba04:	9b03      	ldr	r3, [sp, #12]
 800ba06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	f040 8083 	bne.w	800bb16 <_dtoa_r+0x8ae>
 800ba10:	9b03      	ldr	r3, [sp, #12]
 800ba12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ba16:	0d1b      	lsrs	r3, r3, #20
 800ba18:	051b      	lsls	r3, r3, #20
 800ba1a:	b12b      	cbz	r3, 800ba28 <_dtoa_r+0x7c0>
 800ba1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba1e:	f108 0801 	add.w	r8, r8, #1
 800ba22:	3301      	adds	r3, #1
 800ba24:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba26:	2301      	movs	r3, #1
 800ba28:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	f000 81a7 	beq.w	800bd80 <_dtoa_r+0xb18>
 800ba32:	6923      	ldr	r3, [r4, #16]
 800ba34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ba38:	6918      	ldr	r0, [r3, #16]
 800ba3a:	f000 fa47 	bl	800becc <__hi0bits>
 800ba3e:	f1c0 0020 	rsb	r0, r0, #32
 800ba42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba44:	4418      	add	r0, r3
 800ba46:	f010 001f 	ands.w	r0, r0, #31
 800ba4a:	d071      	beq.n	800bb30 <_dtoa_r+0x8c8>
 800ba4c:	f1c0 0320 	rsb	r3, r0, #32
 800ba50:	2b04      	cmp	r3, #4
 800ba52:	dd65      	ble.n	800bb20 <_dtoa_r+0x8b8>
 800ba54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba56:	f1c0 001c 	rsb	r0, r0, #28
 800ba5a:	4403      	add	r3, r0
 800ba5c:	4480      	add	r8, r0
 800ba5e:	4406      	add	r6, r0
 800ba60:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba62:	f1b8 0f00 	cmp.w	r8, #0
 800ba66:	dd05      	ble.n	800ba74 <_dtoa_r+0x80c>
 800ba68:	4649      	mov	r1, r9
 800ba6a:	4642      	mov	r2, r8
 800ba6c:	4658      	mov	r0, fp
 800ba6e:	f000 fb77 	bl	800c160 <__lshift>
 800ba72:	4681      	mov	r9, r0
 800ba74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	dd05      	ble.n	800ba86 <_dtoa_r+0x81e>
 800ba7a:	4621      	mov	r1, r4
 800ba7c:	461a      	mov	r2, r3
 800ba7e:	4658      	mov	r0, fp
 800ba80:	f000 fb6e 	bl	800c160 <__lshift>
 800ba84:	4604      	mov	r4, r0
 800ba86:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d053      	beq.n	800bb34 <_dtoa_r+0x8cc>
 800ba8c:	4621      	mov	r1, r4
 800ba8e:	4648      	mov	r0, r9
 800ba90:	f000 fbd2 	bl	800c238 <__mcmp>
 800ba94:	2800      	cmp	r0, #0
 800ba96:	da4d      	bge.n	800bb34 <_dtoa_r+0x8cc>
 800ba98:	1e7b      	subs	r3, r7, #1
 800ba9a:	4649      	mov	r1, r9
 800ba9c:	9304      	str	r3, [sp, #16]
 800ba9e:	220a      	movs	r2, #10
 800baa0:	2300      	movs	r3, #0
 800baa2:	4658      	mov	r0, fp
 800baa4:	f000 f9cc 	bl	800be40 <__multadd>
 800baa8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800baaa:	4681      	mov	r9, r0
 800baac:	2b00      	cmp	r3, #0
 800baae:	f000 8169 	beq.w	800bd84 <_dtoa_r+0xb1c>
 800bab2:	2300      	movs	r3, #0
 800bab4:	4629      	mov	r1, r5
 800bab6:	220a      	movs	r2, #10
 800bab8:	4658      	mov	r0, fp
 800baba:	f000 f9c1 	bl	800be40 <__multadd>
 800babe:	9b08      	ldr	r3, [sp, #32]
 800bac0:	4605      	mov	r5, r0
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	dc61      	bgt.n	800bb8a <_dtoa_r+0x922>
 800bac6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bac8:	2b02      	cmp	r3, #2
 800baca:	dc3b      	bgt.n	800bb44 <_dtoa_r+0x8dc>
 800bacc:	e05d      	b.n	800bb8a <_dtoa_r+0x922>
 800bace:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bad0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bad4:	e746      	b.n	800b964 <_dtoa_r+0x6fc>
 800bad6:	9b07      	ldr	r3, [sp, #28]
 800bad8:	1e5c      	subs	r4, r3, #1
 800bada:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800badc:	42a3      	cmp	r3, r4
 800bade:	bfbf      	itttt	lt
 800bae0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800bae2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800bae4:	1ae3      	sublt	r3, r4, r3
 800bae6:	18d2      	addlt	r2, r2, r3
 800bae8:	bfa8      	it	ge
 800baea:	1b1c      	subge	r4, r3, r4
 800baec:	9b07      	ldr	r3, [sp, #28]
 800baee:	bfbe      	ittt	lt
 800baf0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800baf2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800baf4:	2400      	movlt	r4, #0
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	bfb5      	itete	lt
 800bafa:	eba8 0603 	sublt.w	r6, r8, r3
 800bafe:	4646      	movge	r6, r8
 800bb00:	2300      	movlt	r3, #0
 800bb02:	9b07      	ldrge	r3, [sp, #28]
 800bb04:	e730      	b.n	800b968 <_dtoa_r+0x700>
 800bb06:	4646      	mov	r6, r8
 800bb08:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bb0a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800bb0c:	e735      	b.n	800b97a <_dtoa_r+0x712>
 800bb0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bb10:	e75c      	b.n	800b9cc <_dtoa_r+0x764>
 800bb12:	2300      	movs	r3, #0
 800bb14:	e788      	b.n	800ba28 <_dtoa_r+0x7c0>
 800bb16:	9b02      	ldr	r3, [sp, #8]
 800bb18:	e786      	b.n	800ba28 <_dtoa_r+0x7c0>
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	930a      	str	r3, [sp, #40]	@ 0x28
 800bb1e:	e788      	b.n	800ba32 <_dtoa_r+0x7ca>
 800bb20:	d09f      	beq.n	800ba62 <_dtoa_r+0x7fa>
 800bb22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb24:	331c      	adds	r3, #28
 800bb26:	441a      	add	r2, r3
 800bb28:	4498      	add	r8, r3
 800bb2a:	441e      	add	r6, r3
 800bb2c:	9209      	str	r2, [sp, #36]	@ 0x24
 800bb2e:	e798      	b.n	800ba62 <_dtoa_r+0x7fa>
 800bb30:	4603      	mov	r3, r0
 800bb32:	e7f6      	b.n	800bb22 <_dtoa_r+0x8ba>
 800bb34:	9b07      	ldr	r3, [sp, #28]
 800bb36:	9704      	str	r7, [sp, #16]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	dc20      	bgt.n	800bb7e <_dtoa_r+0x916>
 800bb3c:	9308      	str	r3, [sp, #32]
 800bb3e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bb40:	2b02      	cmp	r3, #2
 800bb42:	dd1e      	ble.n	800bb82 <_dtoa_r+0x91a>
 800bb44:	9b08      	ldr	r3, [sp, #32]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	f47f aebc 	bne.w	800b8c4 <_dtoa_r+0x65c>
 800bb4c:	4621      	mov	r1, r4
 800bb4e:	2205      	movs	r2, #5
 800bb50:	4658      	mov	r0, fp
 800bb52:	f000 f975 	bl	800be40 <__multadd>
 800bb56:	4601      	mov	r1, r0
 800bb58:	4604      	mov	r4, r0
 800bb5a:	4648      	mov	r0, r9
 800bb5c:	f000 fb6c 	bl	800c238 <__mcmp>
 800bb60:	2800      	cmp	r0, #0
 800bb62:	f77f aeaf 	ble.w	800b8c4 <_dtoa_r+0x65c>
 800bb66:	2331      	movs	r3, #49	@ 0x31
 800bb68:	4656      	mov	r6, sl
 800bb6a:	f806 3b01 	strb.w	r3, [r6], #1
 800bb6e:	9b04      	ldr	r3, [sp, #16]
 800bb70:	3301      	adds	r3, #1
 800bb72:	9304      	str	r3, [sp, #16]
 800bb74:	e6aa      	b.n	800b8cc <_dtoa_r+0x664>
 800bb76:	9c07      	ldr	r4, [sp, #28]
 800bb78:	9704      	str	r7, [sp, #16]
 800bb7a:	4625      	mov	r5, r4
 800bb7c:	e7f3      	b.n	800bb66 <_dtoa_r+0x8fe>
 800bb7e:	9b07      	ldr	r3, [sp, #28]
 800bb80:	9308      	str	r3, [sp, #32]
 800bb82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	f000 8101 	beq.w	800bd8c <_dtoa_r+0xb24>
 800bb8a:	2e00      	cmp	r6, #0
 800bb8c:	dd05      	ble.n	800bb9a <_dtoa_r+0x932>
 800bb8e:	4629      	mov	r1, r5
 800bb90:	4632      	mov	r2, r6
 800bb92:	4658      	mov	r0, fp
 800bb94:	f000 fae4 	bl	800c160 <__lshift>
 800bb98:	4605      	mov	r5, r0
 800bb9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d059      	beq.n	800bc54 <_dtoa_r+0x9ec>
 800bba0:	4658      	mov	r0, fp
 800bba2:	6869      	ldr	r1, [r5, #4]
 800bba4:	f000 f91e 	bl	800bde4 <_Balloc>
 800bba8:	4606      	mov	r6, r0
 800bbaa:	b920      	cbnz	r0, 800bbb6 <_dtoa_r+0x94e>
 800bbac:	4602      	mov	r2, r0
 800bbae:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bbb2:	4b81      	ldr	r3, [pc, #516]	@ (800bdb8 <_dtoa_r+0xb50>)
 800bbb4:	e482      	b.n	800b4bc <_dtoa_r+0x254>
 800bbb6:	692a      	ldr	r2, [r5, #16]
 800bbb8:	f105 010c 	add.w	r1, r5, #12
 800bbbc:	3202      	adds	r2, #2
 800bbbe:	0092      	lsls	r2, r2, #2
 800bbc0:	300c      	adds	r0, #12
 800bbc2:	f7ff fa47 	bl	800b054 <memcpy>
 800bbc6:	2201      	movs	r2, #1
 800bbc8:	4631      	mov	r1, r6
 800bbca:	4658      	mov	r0, fp
 800bbcc:	f000 fac8 	bl	800c160 <__lshift>
 800bbd0:	462f      	mov	r7, r5
 800bbd2:	4605      	mov	r5, r0
 800bbd4:	f10a 0301 	add.w	r3, sl, #1
 800bbd8:	9307      	str	r3, [sp, #28]
 800bbda:	9b08      	ldr	r3, [sp, #32]
 800bbdc:	4453      	add	r3, sl
 800bbde:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bbe0:	9b02      	ldr	r3, [sp, #8]
 800bbe2:	f003 0301 	and.w	r3, r3, #1
 800bbe6:	930a      	str	r3, [sp, #40]	@ 0x28
 800bbe8:	9b07      	ldr	r3, [sp, #28]
 800bbea:	4621      	mov	r1, r4
 800bbec:	3b01      	subs	r3, #1
 800bbee:	4648      	mov	r0, r9
 800bbf0:	9302      	str	r3, [sp, #8]
 800bbf2:	f7ff fab1 	bl	800b158 <quorem>
 800bbf6:	4639      	mov	r1, r7
 800bbf8:	9008      	str	r0, [sp, #32]
 800bbfa:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bbfe:	4648      	mov	r0, r9
 800bc00:	f000 fb1a 	bl	800c238 <__mcmp>
 800bc04:	462a      	mov	r2, r5
 800bc06:	9009      	str	r0, [sp, #36]	@ 0x24
 800bc08:	4621      	mov	r1, r4
 800bc0a:	4658      	mov	r0, fp
 800bc0c:	f000 fb30 	bl	800c270 <__mdiff>
 800bc10:	68c2      	ldr	r2, [r0, #12]
 800bc12:	4606      	mov	r6, r0
 800bc14:	bb02      	cbnz	r2, 800bc58 <_dtoa_r+0x9f0>
 800bc16:	4601      	mov	r1, r0
 800bc18:	4648      	mov	r0, r9
 800bc1a:	f000 fb0d 	bl	800c238 <__mcmp>
 800bc1e:	4602      	mov	r2, r0
 800bc20:	4631      	mov	r1, r6
 800bc22:	4658      	mov	r0, fp
 800bc24:	920c      	str	r2, [sp, #48]	@ 0x30
 800bc26:	f000 f902 	bl	800be2e <_Bfree>
 800bc2a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bc2c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bc2e:	9e07      	ldr	r6, [sp, #28]
 800bc30:	ea43 0102 	orr.w	r1, r3, r2
 800bc34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc36:	4319      	orrs	r1, r3
 800bc38:	d110      	bne.n	800bc5c <_dtoa_r+0x9f4>
 800bc3a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bc3e:	d029      	beq.n	800bc94 <_dtoa_r+0xa2c>
 800bc40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	dd02      	ble.n	800bc4c <_dtoa_r+0x9e4>
 800bc46:	9b08      	ldr	r3, [sp, #32]
 800bc48:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800bc4c:	9b02      	ldr	r3, [sp, #8]
 800bc4e:	f883 8000 	strb.w	r8, [r3]
 800bc52:	e63c      	b.n	800b8ce <_dtoa_r+0x666>
 800bc54:	4628      	mov	r0, r5
 800bc56:	e7bb      	b.n	800bbd0 <_dtoa_r+0x968>
 800bc58:	2201      	movs	r2, #1
 800bc5a:	e7e1      	b.n	800bc20 <_dtoa_r+0x9b8>
 800bc5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	db04      	blt.n	800bc6c <_dtoa_r+0xa04>
 800bc62:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800bc64:	430b      	orrs	r3, r1
 800bc66:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bc68:	430b      	orrs	r3, r1
 800bc6a:	d120      	bne.n	800bcae <_dtoa_r+0xa46>
 800bc6c:	2a00      	cmp	r2, #0
 800bc6e:	dded      	ble.n	800bc4c <_dtoa_r+0x9e4>
 800bc70:	4649      	mov	r1, r9
 800bc72:	2201      	movs	r2, #1
 800bc74:	4658      	mov	r0, fp
 800bc76:	f000 fa73 	bl	800c160 <__lshift>
 800bc7a:	4621      	mov	r1, r4
 800bc7c:	4681      	mov	r9, r0
 800bc7e:	f000 fadb 	bl	800c238 <__mcmp>
 800bc82:	2800      	cmp	r0, #0
 800bc84:	dc03      	bgt.n	800bc8e <_dtoa_r+0xa26>
 800bc86:	d1e1      	bne.n	800bc4c <_dtoa_r+0x9e4>
 800bc88:	f018 0f01 	tst.w	r8, #1
 800bc8c:	d0de      	beq.n	800bc4c <_dtoa_r+0x9e4>
 800bc8e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bc92:	d1d8      	bne.n	800bc46 <_dtoa_r+0x9de>
 800bc94:	2339      	movs	r3, #57	@ 0x39
 800bc96:	9a02      	ldr	r2, [sp, #8]
 800bc98:	7013      	strb	r3, [r2, #0]
 800bc9a:	4633      	mov	r3, r6
 800bc9c:	461e      	mov	r6, r3
 800bc9e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bca2:	3b01      	subs	r3, #1
 800bca4:	2a39      	cmp	r2, #57	@ 0x39
 800bca6:	d052      	beq.n	800bd4e <_dtoa_r+0xae6>
 800bca8:	3201      	adds	r2, #1
 800bcaa:	701a      	strb	r2, [r3, #0]
 800bcac:	e60f      	b.n	800b8ce <_dtoa_r+0x666>
 800bcae:	2a00      	cmp	r2, #0
 800bcb0:	dd07      	ble.n	800bcc2 <_dtoa_r+0xa5a>
 800bcb2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bcb6:	d0ed      	beq.n	800bc94 <_dtoa_r+0xa2c>
 800bcb8:	9a02      	ldr	r2, [sp, #8]
 800bcba:	f108 0301 	add.w	r3, r8, #1
 800bcbe:	7013      	strb	r3, [r2, #0]
 800bcc0:	e605      	b.n	800b8ce <_dtoa_r+0x666>
 800bcc2:	9b07      	ldr	r3, [sp, #28]
 800bcc4:	9a07      	ldr	r2, [sp, #28]
 800bcc6:	f803 8c01 	strb.w	r8, [r3, #-1]
 800bcca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bccc:	4293      	cmp	r3, r2
 800bcce:	d028      	beq.n	800bd22 <_dtoa_r+0xaba>
 800bcd0:	4649      	mov	r1, r9
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	220a      	movs	r2, #10
 800bcd6:	4658      	mov	r0, fp
 800bcd8:	f000 f8b2 	bl	800be40 <__multadd>
 800bcdc:	42af      	cmp	r7, r5
 800bcde:	4681      	mov	r9, r0
 800bce0:	f04f 0300 	mov.w	r3, #0
 800bce4:	f04f 020a 	mov.w	r2, #10
 800bce8:	4639      	mov	r1, r7
 800bcea:	4658      	mov	r0, fp
 800bcec:	d107      	bne.n	800bcfe <_dtoa_r+0xa96>
 800bcee:	f000 f8a7 	bl	800be40 <__multadd>
 800bcf2:	4607      	mov	r7, r0
 800bcf4:	4605      	mov	r5, r0
 800bcf6:	9b07      	ldr	r3, [sp, #28]
 800bcf8:	3301      	adds	r3, #1
 800bcfa:	9307      	str	r3, [sp, #28]
 800bcfc:	e774      	b.n	800bbe8 <_dtoa_r+0x980>
 800bcfe:	f000 f89f 	bl	800be40 <__multadd>
 800bd02:	4629      	mov	r1, r5
 800bd04:	4607      	mov	r7, r0
 800bd06:	2300      	movs	r3, #0
 800bd08:	220a      	movs	r2, #10
 800bd0a:	4658      	mov	r0, fp
 800bd0c:	f000 f898 	bl	800be40 <__multadd>
 800bd10:	4605      	mov	r5, r0
 800bd12:	e7f0      	b.n	800bcf6 <_dtoa_r+0xa8e>
 800bd14:	9b08      	ldr	r3, [sp, #32]
 800bd16:	2700      	movs	r7, #0
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	bfcc      	ite	gt
 800bd1c:	461e      	movgt	r6, r3
 800bd1e:	2601      	movle	r6, #1
 800bd20:	4456      	add	r6, sl
 800bd22:	4649      	mov	r1, r9
 800bd24:	2201      	movs	r2, #1
 800bd26:	4658      	mov	r0, fp
 800bd28:	f000 fa1a 	bl	800c160 <__lshift>
 800bd2c:	4621      	mov	r1, r4
 800bd2e:	4681      	mov	r9, r0
 800bd30:	f000 fa82 	bl	800c238 <__mcmp>
 800bd34:	2800      	cmp	r0, #0
 800bd36:	dcb0      	bgt.n	800bc9a <_dtoa_r+0xa32>
 800bd38:	d102      	bne.n	800bd40 <_dtoa_r+0xad8>
 800bd3a:	f018 0f01 	tst.w	r8, #1
 800bd3e:	d1ac      	bne.n	800bc9a <_dtoa_r+0xa32>
 800bd40:	4633      	mov	r3, r6
 800bd42:	461e      	mov	r6, r3
 800bd44:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bd48:	2a30      	cmp	r2, #48	@ 0x30
 800bd4a:	d0fa      	beq.n	800bd42 <_dtoa_r+0xada>
 800bd4c:	e5bf      	b.n	800b8ce <_dtoa_r+0x666>
 800bd4e:	459a      	cmp	sl, r3
 800bd50:	d1a4      	bne.n	800bc9c <_dtoa_r+0xa34>
 800bd52:	9b04      	ldr	r3, [sp, #16]
 800bd54:	3301      	adds	r3, #1
 800bd56:	9304      	str	r3, [sp, #16]
 800bd58:	2331      	movs	r3, #49	@ 0x31
 800bd5a:	f88a 3000 	strb.w	r3, [sl]
 800bd5e:	e5b6      	b.n	800b8ce <_dtoa_r+0x666>
 800bd60:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800bd62:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bdbc <_dtoa_r+0xb54>
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	f43f aab5 	beq.w	800b2d6 <_dtoa_r+0x6e>
 800bd6c:	f10a 0308 	add.w	r3, sl, #8
 800bd70:	f7ff baaf 	b.w	800b2d2 <_dtoa_r+0x6a>
 800bd74:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bd76:	2b01      	cmp	r3, #1
 800bd78:	f77f ae40 	ble.w	800b9fc <_dtoa_r+0x794>
 800bd7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd7e:	930a      	str	r3, [sp, #40]	@ 0x28
 800bd80:	2001      	movs	r0, #1
 800bd82:	e65e      	b.n	800ba42 <_dtoa_r+0x7da>
 800bd84:	9b08      	ldr	r3, [sp, #32]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	f77f aed9 	ble.w	800bb3e <_dtoa_r+0x8d6>
 800bd8c:	4656      	mov	r6, sl
 800bd8e:	4621      	mov	r1, r4
 800bd90:	4648      	mov	r0, r9
 800bd92:	f7ff f9e1 	bl	800b158 <quorem>
 800bd96:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bd9a:	9b08      	ldr	r3, [sp, #32]
 800bd9c:	f806 8b01 	strb.w	r8, [r6], #1
 800bda0:	eba6 020a 	sub.w	r2, r6, sl
 800bda4:	4293      	cmp	r3, r2
 800bda6:	ddb5      	ble.n	800bd14 <_dtoa_r+0xaac>
 800bda8:	4649      	mov	r1, r9
 800bdaa:	2300      	movs	r3, #0
 800bdac:	220a      	movs	r2, #10
 800bdae:	4658      	mov	r0, fp
 800bdb0:	f000 f846 	bl	800be40 <__multadd>
 800bdb4:	4681      	mov	r9, r0
 800bdb6:	e7ea      	b.n	800bd8e <_dtoa_r+0xb26>
 800bdb8:	0800d333 	.word	0x0800d333
 800bdbc:	0800d326 	.word	0x0800d326

0800bdc0 <__ascii_mbtowc>:
 800bdc0:	b082      	sub	sp, #8
 800bdc2:	b901      	cbnz	r1, 800bdc6 <__ascii_mbtowc+0x6>
 800bdc4:	a901      	add	r1, sp, #4
 800bdc6:	b142      	cbz	r2, 800bdda <__ascii_mbtowc+0x1a>
 800bdc8:	b14b      	cbz	r3, 800bdde <__ascii_mbtowc+0x1e>
 800bdca:	7813      	ldrb	r3, [r2, #0]
 800bdcc:	600b      	str	r3, [r1, #0]
 800bdce:	7812      	ldrb	r2, [r2, #0]
 800bdd0:	1e10      	subs	r0, r2, #0
 800bdd2:	bf18      	it	ne
 800bdd4:	2001      	movne	r0, #1
 800bdd6:	b002      	add	sp, #8
 800bdd8:	4770      	bx	lr
 800bdda:	4610      	mov	r0, r2
 800bddc:	e7fb      	b.n	800bdd6 <__ascii_mbtowc+0x16>
 800bdde:	f06f 0001 	mvn.w	r0, #1
 800bde2:	e7f8      	b.n	800bdd6 <__ascii_mbtowc+0x16>

0800bde4 <_Balloc>:
 800bde4:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800bde6:	b570      	push	{r4, r5, r6, lr}
 800bde8:	4605      	mov	r5, r0
 800bdea:	460c      	mov	r4, r1
 800bdec:	b17b      	cbz	r3, 800be0e <_Balloc+0x2a>
 800bdee:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800bdf0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800bdf4:	b9a0      	cbnz	r0, 800be20 <_Balloc+0x3c>
 800bdf6:	2101      	movs	r1, #1
 800bdf8:	fa01 f604 	lsl.w	r6, r1, r4
 800bdfc:	1d72      	adds	r2, r6, #5
 800bdfe:	4628      	mov	r0, r5
 800be00:	0092      	lsls	r2, r2, #2
 800be02:	f000 fd8d 	bl	800c920 <_calloc_r>
 800be06:	b148      	cbz	r0, 800be1c <_Balloc+0x38>
 800be08:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800be0c:	e00b      	b.n	800be26 <_Balloc+0x42>
 800be0e:	2221      	movs	r2, #33	@ 0x21
 800be10:	2104      	movs	r1, #4
 800be12:	f000 fd85 	bl	800c920 <_calloc_r>
 800be16:	6468      	str	r0, [r5, #68]	@ 0x44
 800be18:	2800      	cmp	r0, #0
 800be1a:	d1e8      	bne.n	800bdee <_Balloc+0xa>
 800be1c:	2000      	movs	r0, #0
 800be1e:	bd70      	pop	{r4, r5, r6, pc}
 800be20:	6802      	ldr	r2, [r0, #0]
 800be22:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800be26:	2300      	movs	r3, #0
 800be28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800be2c:	e7f7      	b.n	800be1e <_Balloc+0x3a>

0800be2e <_Bfree>:
 800be2e:	b131      	cbz	r1, 800be3e <_Bfree+0x10>
 800be30:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800be32:	684a      	ldr	r2, [r1, #4]
 800be34:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800be38:	6008      	str	r0, [r1, #0]
 800be3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800be3e:	4770      	bx	lr

0800be40 <__multadd>:
 800be40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be44:	4607      	mov	r7, r0
 800be46:	460c      	mov	r4, r1
 800be48:	461e      	mov	r6, r3
 800be4a:	2000      	movs	r0, #0
 800be4c:	690d      	ldr	r5, [r1, #16]
 800be4e:	f101 0c14 	add.w	ip, r1, #20
 800be52:	f8dc 3000 	ldr.w	r3, [ip]
 800be56:	3001      	adds	r0, #1
 800be58:	b299      	uxth	r1, r3
 800be5a:	fb02 6101 	mla	r1, r2, r1, r6
 800be5e:	0c1e      	lsrs	r6, r3, #16
 800be60:	0c0b      	lsrs	r3, r1, #16
 800be62:	fb02 3306 	mla	r3, r2, r6, r3
 800be66:	b289      	uxth	r1, r1
 800be68:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800be6c:	4285      	cmp	r5, r0
 800be6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800be72:	f84c 1b04 	str.w	r1, [ip], #4
 800be76:	dcec      	bgt.n	800be52 <__multadd+0x12>
 800be78:	b30e      	cbz	r6, 800bebe <__multadd+0x7e>
 800be7a:	68a3      	ldr	r3, [r4, #8]
 800be7c:	42ab      	cmp	r3, r5
 800be7e:	dc19      	bgt.n	800beb4 <__multadd+0x74>
 800be80:	6861      	ldr	r1, [r4, #4]
 800be82:	4638      	mov	r0, r7
 800be84:	3101      	adds	r1, #1
 800be86:	f7ff ffad 	bl	800bde4 <_Balloc>
 800be8a:	4680      	mov	r8, r0
 800be8c:	b928      	cbnz	r0, 800be9a <__multadd+0x5a>
 800be8e:	4602      	mov	r2, r0
 800be90:	21ba      	movs	r1, #186	@ 0xba
 800be92:	4b0c      	ldr	r3, [pc, #48]	@ (800bec4 <__multadd+0x84>)
 800be94:	480c      	ldr	r0, [pc, #48]	@ (800bec8 <__multadd+0x88>)
 800be96:	f000 fd25 	bl	800c8e4 <__assert_func>
 800be9a:	6922      	ldr	r2, [r4, #16]
 800be9c:	f104 010c 	add.w	r1, r4, #12
 800bea0:	3202      	adds	r2, #2
 800bea2:	0092      	lsls	r2, r2, #2
 800bea4:	300c      	adds	r0, #12
 800bea6:	f7ff f8d5 	bl	800b054 <memcpy>
 800beaa:	4621      	mov	r1, r4
 800beac:	4638      	mov	r0, r7
 800beae:	f7ff ffbe 	bl	800be2e <_Bfree>
 800beb2:	4644      	mov	r4, r8
 800beb4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800beb8:	3501      	adds	r5, #1
 800beba:	615e      	str	r6, [r3, #20]
 800bebc:	6125      	str	r5, [r4, #16]
 800bebe:	4620      	mov	r0, r4
 800bec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bec4:	0800d333 	.word	0x0800d333
 800bec8:	0800d39c 	.word	0x0800d39c

0800becc <__hi0bits>:
 800becc:	4603      	mov	r3, r0
 800bece:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bed2:	bf3a      	itte	cc
 800bed4:	0403      	lslcc	r3, r0, #16
 800bed6:	2010      	movcc	r0, #16
 800bed8:	2000      	movcs	r0, #0
 800beda:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bede:	bf3c      	itt	cc
 800bee0:	021b      	lslcc	r3, r3, #8
 800bee2:	3008      	addcc	r0, #8
 800bee4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bee8:	bf3c      	itt	cc
 800beea:	011b      	lslcc	r3, r3, #4
 800beec:	3004      	addcc	r0, #4
 800beee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bef2:	bf3c      	itt	cc
 800bef4:	009b      	lslcc	r3, r3, #2
 800bef6:	3002      	addcc	r0, #2
 800bef8:	2b00      	cmp	r3, #0
 800befa:	db05      	blt.n	800bf08 <__hi0bits+0x3c>
 800befc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bf00:	f100 0001 	add.w	r0, r0, #1
 800bf04:	bf08      	it	eq
 800bf06:	2020      	moveq	r0, #32
 800bf08:	4770      	bx	lr

0800bf0a <__lo0bits>:
 800bf0a:	6803      	ldr	r3, [r0, #0]
 800bf0c:	4602      	mov	r2, r0
 800bf0e:	f013 0007 	ands.w	r0, r3, #7
 800bf12:	d00b      	beq.n	800bf2c <__lo0bits+0x22>
 800bf14:	07d9      	lsls	r1, r3, #31
 800bf16:	d421      	bmi.n	800bf5c <__lo0bits+0x52>
 800bf18:	0798      	lsls	r0, r3, #30
 800bf1a:	bf49      	itett	mi
 800bf1c:	085b      	lsrmi	r3, r3, #1
 800bf1e:	089b      	lsrpl	r3, r3, #2
 800bf20:	2001      	movmi	r0, #1
 800bf22:	6013      	strmi	r3, [r2, #0]
 800bf24:	bf5c      	itt	pl
 800bf26:	2002      	movpl	r0, #2
 800bf28:	6013      	strpl	r3, [r2, #0]
 800bf2a:	4770      	bx	lr
 800bf2c:	b299      	uxth	r1, r3
 800bf2e:	b909      	cbnz	r1, 800bf34 <__lo0bits+0x2a>
 800bf30:	2010      	movs	r0, #16
 800bf32:	0c1b      	lsrs	r3, r3, #16
 800bf34:	b2d9      	uxtb	r1, r3
 800bf36:	b909      	cbnz	r1, 800bf3c <__lo0bits+0x32>
 800bf38:	3008      	adds	r0, #8
 800bf3a:	0a1b      	lsrs	r3, r3, #8
 800bf3c:	0719      	lsls	r1, r3, #28
 800bf3e:	bf04      	itt	eq
 800bf40:	091b      	lsreq	r3, r3, #4
 800bf42:	3004      	addeq	r0, #4
 800bf44:	0799      	lsls	r1, r3, #30
 800bf46:	bf04      	itt	eq
 800bf48:	089b      	lsreq	r3, r3, #2
 800bf4a:	3002      	addeq	r0, #2
 800bf4c:	07d9      	lsls	r1, r3, #31
 800bf4e:	d403      	bmi.n	800bf58 <__lo0bits+0x4e>
 800bf50:	085b      	lsrs	r3, r3, #1
 800bf52:	f100 0001 	add.w	r0, r0, #1
 800bf56:	d003      	beq.n	800bf60 <__lo0bits+0x56>
 800bf58:	6013      	str	r3, [r2, #0]
 800bf5a:	4770      	bx	lr
 800bf5c:	2000      	movs	r0, #0
 800bf5e:	4770      	bx	lr
 800bf60:	2020      	movs	r0, #32
 800bf62:	4770      	bx	lr

0800bf64 <__i2b>:
 800bf64:	b510      	push	{r4, lr}
 800bf66:	460c      	mov	r4, r1
 800bf68:	2101      	movs	r1, #1
 800bf6a:	f7ff ff3b 	bl	800bde4 <_Balloc>
 800bf6e:	4602      	mov	r2, r0
 800bf70:	b928      	cbnz	r0, 800bf7e <__i2b+0x1a>
 800bf72:	f240 1145 	movw	r1, #325	@ 0x145
 800bf76:	4b04      	ldr	r3, [pc, #16]	@ (800bf88 <__i2b+0x24>)
 800bf78:	4804      	ldr	r0, [pc, #16]	@ (800bf8c <__i2b+0x28>)
 800bf7a:	f000 fcb3 	bl	800c8e4 <__assert_func>
 800bf7e:	2301      	movs	r3, #1
 800bf80:	6144      	str	r4, [r0, #20]
 800bf82:	6103      	str	r3, [r0, #16]
 800bf84:	bd10      	pop	{r4, pc}
 800bf86:	bf00      	nop
 800bf88:	0800d333 	.word	0x0800d333
 800bf8c:	0800d39c 	.word	0x0800d39c

0800bf90 <__multiply>:
 800bf90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf94:	4614      	mov	r4, r2
 800bf96:	690a      	ldr	r2, [r1, #16]
 800bf98:	6923      	ldr	r3, [r4, #16]
 800bf9a:	460f      	mov	r7, r1
 800bf9c:	429a      	cmp	r2, r3
 800bf9e:	bfa2      	ittt	ge
 800bfa0:	4623      	movge	r3, r4
 800bfa2:	460c      	movge	r4, r1
 800bfa4:	461f      	movge	r7, r3
 800bfa6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800bfaa:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800bfae:	68a3      	ldr	r3, [r4, #8]
 800bfb0:	6861      	ldr	r1, [r4, #4]
 800bfb2:	eb0a 0609 	add.w	r6, sl, r9
 800bfb6:	42b3      	cmp	r3, r6
 800bfb8:	b085      	sub	sp, #20
 800bfba:	bfb8      	it	lt
 800bfbc:	3101      	addlt	r1, #1
 800bfbe:	f7ff ff11 	bl	800bde4 <_Balloc>
 800bfc2:	b930      	cbnz	r0, 800bfd2 <__multiply+0x42>
 800bfc4:	4602      	mov	r2, r0
 800bfc6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bfca:	4b43      	ldr	r3, [pc, #268]	@ (800c0d8 <__multiply+0x148>)
 800bfcc:	4843      	ldr	r0, [pc, #268]	@ (800c0dc <__multiply+0x14c>)
 800bfce:	f000 fc89 	bl	800c8e4 <__assert_func>
 800bfd2:	f100 0514 	add.w	r5, r0, #20
 800bfd6:	462b      	mov	r3, r5
 800bfd8:	2200      	movs	r2, #0
 800bfda:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bfde:	4543      	cmp	r3, r8
 800bfe0:	d321      	bcc.n	800c026 <__multiply+0x96>
 800bfe2:	f107 0114 	add.w	r1, r7, #20
 800bfe6:	f104 0214 	add.w	r2, r4, #20
 800bfea:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800bfee:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800bff2:	9302      	str	r3, [sp, #8]
 800bff4:	1b13      	subs	r3, r2, r4
 800bff6:	3b15      	subs	r3, #21
 800bff8:	f023 0303 	bic.w	r3, r3, #3
 800bffc:	3304      	adds	r3, #4
 800bffe:	f104 0715 	add.w	r7, r4, #21
 800c002:	42ba      	cmp	r2, r7
 800c004:	bf38      	it	cc
 800c006:	2304      	movcc	r3, #4
 800c008:	9301      	str	r3, [sp, #4]
 800c00a:	9b02      	ldr	r3, [sp, #8]
 800c00c:	9103      	str	r1, [sp, #12]
 800c00e:	428b      	cmp	r3, r1
 800c010:	d80c      	bhi.n	800c02c <__multiply+0x9c>
 800c012:	2e00      	cmp	r6, #0
 800c014:	dd03      	ble.n	800c01e <__multiply+0x8e>
 800c016:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d05a      	beq.n	800c0d4 <__multiply+0x144>
 800c01e:	6106      	str	r6, [r0, #16]
 800c020:	b005      	add	sp, #20
 800c022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c026:	f843 2b04 	str.w	r2, [r3], #4
 800c02a:	e7d8      	b.n	800bfde <__multiply+0x4e>
 800c02c:	f8b1 a000 	ldrh.w	sl, [r1]
 800c030:	f1ba 0f00 	cmp.w	sl, #0
 800c034:	d023      	beq.n	800c07e <__multiply+0xee>
 800c036:	46a9      	mov	r9, r5
 800c038:	f04f 0c00 	mov.w	ip, #0
 800c03c:	f104 0e14 	add.w	lr, r4, #20
 800c040:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c044:	f8d9 3000 	ldr.w	r3, [r9]
 800c048:	fa1f fb87 	uxth.w	fp, r7
 800c04c:	b29b      	uxth	r3, r3
 800c04e:	fb0a 330b 	mla	r3, sl, fp, r3
 800c052:	4463      	add	r3, ip
 800c054:	f8d9 c000 	ldr.w	ip, [r9]
 800c058:	0c3f      	lsrs	r7, r7, #16
 800c05a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800c05e:	fb0a c707 	mla	r7, sl, r7, ip
 800c062:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c066:	b29b      	uxth	r3, r3
 800c068:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c06c:	4572      	cmp	r2, lr
 800c06e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c072:	f849 3b04 	str.w	r3, [r9], #4
 800c076:	d8e3      	bhi.n	800c040 <__multiply+0xb0>
 800c078:	9b01      	ldr	r3, [sp, #4]
 800c07a:	f845 c003 	str.w	ip, [r5, r3]
 800c07e:	9b03      	ldr	r3, [sp, #12]
 800c080:	3104      	adds	r1, #4
 800c082:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c086:	f1b9 0f00 	cmp.w	r9, #0
 800c08a:	d021      	beq.n	800c0d0 <__multiply+0x140>
 800c08c:	46ae      	mov	lr, r5
 800c08e:	f04f 0a00 	mov.w	sl, #0
 800c092:	682b      	ldr	r3, [r5, #0]
 800c094:	f104 0c14 	add.w	ip, r4, #20
 800c098:	f8bc b000 	ldrh.w	fp, [ip]
 800c09c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c0a0:	b29b      	uxth	r3, r3
 800c0a2:	fb09 770b 	mla	r7, r9, fp, r7
 800c0a6:	4457      	add	r7, sl
 800c0a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c0ac:	f84e 3b04 	str.w	r3, [lr], #4
 800c0b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c0b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c0b8:	f8be 3000 	ldrh.w	r3, [lr]
 800c0bc:	4562      	cmp	r2, ip
 800c0be:	fb09 330a 	mla	r3, r9, sl, r3
 800c0c2:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c0c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c0ca:	d8e5      	bhi.n	800c098 <__multiply+0x108>
 800c0cc:	9f01      	ldr	r7, [sp, #4]
 800c0ce:	51eb      	str	r3, [r5, r7]
 800c0d0:	3504      	adds	r5, #4
 800c0d2:	e79a      	b.n	800c00a <__multiply+0x7a>
 800c0d4:	3e01      	subs	r6, #1
 800c0d6:	e79c      	b.n	800c012 <__multiply+0x82>
 800c0d8:	0800d333 	.word	0x0800d333
 800c0dc:	0800d39c 	.word	0x0800d39c

0800c0e0 <__pow5mult>:
 800c0e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0e4:	4615      	mov	r5, r2
 800c0e6:	f012 0203 	ands.w	r2, r2, #3
 800c0ea:	4607      	mov	r7, r0
 800c0ec:	460e      	mov	r6, r1
 800c0ee:	d007      	beq.n	800c100 <__pow5mult+0x20>
 800c0f0:	4c1a      	ldr	r4, [pc, #104]	@ (800c15c <__pow5mult+0x7c>)
 800c0f2:	3a01      	subs	r2, #1
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c0fa:	f7ff fea1 	bl	800be40 <__multadd>
 800c0fe:	4606      	mov	r6, r0
 800c100:	10ad      	asrs	r5, r5, #2
 800c102:	d027      	beq.n	800c154 <__pow5mult+0x74>
 800c104:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 800c106:	b944      	cbnz	r4, 800c11a <__pow5mult+0x3a>
 800c108:	f240 2171 	movw	r1, #625	@ 0x271
 800c10c:	4638      	mov	r0, r7
 800c10e:	f7ff ff29 	bl	800bf64 <__i2b>
 800c112:	2300      	movs	r3, #0
 800c114:	4604      	mov	r4, r0
 800c116:	6438      	str	r0, [r7, #64]	@ 0x40
 800c118:	6003      	str	r3, [r0, #0]
 800c11a:	f04f 0900 	mov.w	r9, #0
 800c11e:	07eb      	lsls	r3, r5, #31
 800c120:	d50a      	bpl.n	800c138 <__pow5mult+0x58>
 800c122:	4631      	mov	r1, r6
 800c124:	4622      	mov	r2, r4
 800c126:	4638      	mov	r0, r7
 800c128:	f7ff ff32 	bl	800bf90 <__multiply>
 800c12c:	4680      	mov	r8, r0
 800c12e:	4631      	mov	r1, r6
 800c130:	4638      	mov	r0, r7
 800c132:	f7ff fe7c 	bl	800be2e <_Bfree>
 800c136:	4646      	mov	r6, r8
 800c138:	106d      	asrs	r5, r5, #1
 800c13a:	d00b      	beq.n	800c154 <__pow5mult+0x74>
 800c13c:	6820      	ldr	r0, [r4, #0]
 800c13e:	b938      	cbnz	r0, 800c150 <__pow5mult+0x70>
 800c140:	4622      	mov	r2, r4
 800c142:	4621      	mov	r1, r4
 800c144:	4638      	mov	r0, r7
 800c146:	f7ff ff23 	bl	800bf90 <__multiply>
 800c14a:	6020      	str	r0, [r4, #0]
 800c14c:	f8c0 9000 	str.w	r9, [r0]
 800c150:	4604      	mov	r4, r0
 800c152:	e7e4      	b.n	800c11e <__pow5mult+0x3e>
 800c154:	4630      	mov	r0, r6
 800c156:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c15a:	bf00      	nop
 800c15c:	0800d3f8 	.word	0x0800d3f8

0800c160 <__lshift>:
 800c160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c164:	460c      	mov	r4, r1
 800c166:	4607      	mov	r7, r0
 800c168:	4691      	mov	r9, r2
 800c16a:	6923      	ldr	r3, [r4, #16]
 800c16c:	6849      	ldr	r1, [r1, #4]
 800c16e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c172:	68a3      	ldr	r3, [r4, #8]
 800c174:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c178:	f108 0601 	add.w	r6, r8, #1
 800c17c:	42b3      	cmp	r3, r6
 800c17e:	db0b      	blt.n	800c198 <__lshift+0x38>
 800c180:	4638      	mov	r0, r7
 800c182:	f7ff fe2f 	bl	800bde4 <_Balloc>
 800c186:	4605      	mov	r5, r0
 800c188:	b948      	cbnz	r0, 800c19e <__lshift+0x3e>
 800c18a:	4602      	mov	r2, r0
 800c18c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c190:	4b27      	ldr	r3, [pc, #156]	@ (800c230 <__lshift+0xd0>)
 800c192:	4828      	ldr	r0, [pc, #160]	@ (800c234 <__lshift+0xd4>)
 800c194:	f000 fba6 	bl	800c8e4 <__assert_func>
 800c198:	3101      	adds	r1, #1
 800c19a:	005b      	lsls	r3, r3, #1
 800c19c:	e7ee      	b.n	800c17c <__lshift+0x1c>
 800c19e:	2300      	movs	r3, #0
 800c1a0:	f100 0114 	add.w	r1, r0, #20
 800c1a4:	f100 0210 	add.w	r2, r0, #16
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	4553      	cmp	r3, sl
 800c1ac:	db33      	blt.n	800c216 <__lshift+0xb6>
 800c1ae:	6920      	ldr	r0, [r4, #16]
 800c1b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c1b4:	f104 0314 	add.w	r3, r4, #20
 800c1b8:	f019 091f 	ands.w	r9, r9, #31
 800c1bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c1c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c1c4:	d02b      	beq.n	800c21e <__lshift+0xbe>
 800c1c6:	468a      	mov	sl, r1
 800c1c8:	2200      	movs	r2, #0
 800c1ca:	f1c9 0e20 	rsb	lr, r9, #32
 800c1ce:	6818      	ldr	r0, [r3, #0]
 800c1d0:	fa00 f009 	lsl.w	r0, r0, r9
 800c1d4:	4310      	orrs	r0, r2
 800c1d6:	f84a 0b04 	str.w	r0, [sl], #4
 800c1da:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1de:	459c      	cmp	ip, r3
 800c1e0:	fa22 f20e 	lsr.w	r2, r2, lr
 800c1e4:	d8f3      	bhi.n	800c1ce <__lshift+0x6e>
 800c1e6:	ebac 0304 	sub.w	r3, ip, r4
 800c1ea:	3b15      	subs	r3, #21
 800c1ec:	f023 0303 	bic.w	r3, r3, #3
 800c1f0:	3304      	adds	r3, #4
 800c1f2:	f104 0015 	add.w	r0, r4, #21
 800c1f6:	4584      	cmp	ip, r0
 800c1f8:	bf38      	it	cc
 800c1fa:	2304      	movcc	r3, #4
 800c1fc:	50ca      	str	r2, [r1, r3]
 800c1fe:	b10a      	cbz	r2, 800c204 <__lshift+0xa4>
 800c200:	f108 0602 	add.w	r6, r8, #2
 800c204:	3e01      	subs	r6, #1
 800c206:	4638      	mov	r0, r7
 800c208:	4621      	mov	r1, r4
 800c20a:	612e      	str	r6, [r5, #16]
 800c20c:	f7ff fe0f 	bl	800be2e <_Bfree>
 800c210:	4628      	mov	r0, r5
 800c212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c216:	f842 0f04 	str.w	r0, [r2, #4]!
 800c21a:	3301      	adds	r3, #1
 800c21c:	e7c5      	b.n	800c1aa <__lshift+0x4a>
 800c21e:	3904      	subs	r1, #4
 800c220:	f853 2b04 	ldr.w	r2, [r3], #4
 800c224:	459c      	cmp	ip, r3
 800c226:	f841 2f04 	str.w	r2, [r1, #4]!
 800c22a:	d8f9      	bhi.n	800c220 <__lshift+0xc0>
 800c22c:	e7ea      	b.n	800c204 <__lshift+0xa4>
 800c22e:	bf00      	nop
 800c230:	0800d333 	.word	0x0800d333
 800c234:	0800d39c 	.word	0x0800d39c

0800c238 <__mcmp>:
 800c238:	4603      	mov	r3, r0
 800c23a:	690a      	ldr	r2, [r1, #16]
 800c23c:	6900      	ldr	r0, [r0, #16]
 800c23e:	b530      	push	{r4, r5, lr}
 800c240:	1a80      	subs	r0, r0, r2
 800c242:	d10e      	bne.n	800c262 <__mcmp+0x2a>
 800c244:	3314      	adds	r3, #20
 800c246:	3114      	adds	r1, #20
 800c248:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c24c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c250:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c254:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c258:	4295      	cmp	r5, r2
 800c25a:	d003      	beq.n	800c264 <__mcmp+0x2c>
 800c25c:	d205      	bcs.n	800c26a <__mcmp+0x32>
 800c25e:	f04f 30ff 	mov.w	r0, #4294967295
 800c262:	bd30      	pop	{r4, r5, pc}
 800c264:	42a3      	cmp	r3, r4
 800c266:	d3f3      	bcc.n	800c250 <__mcmp+0x18>
 800c268:	e7fb      	b.n	800c262 <__mcmp+0x2a>
 800c26a:	2001      	movs	r0, #1
 800c26c:	e7f9      	b.n	800c262 <__mcmp+0x2a>
	...

0800c270 <__mdiff>:
 800c270:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c274:	4689      	mov	r9, r1
 800c276:	4606      	mov	r6, r0
 800c278:	4611      	mov	r1, r2
 800c27a:	4648      	mov	r0, r9
 800c27c:	4614      	mov	r4, r2
 800c27e:	f7ff ffdb 	bl	800c238 <__mcmp>
 800c282:	1e05      	subs	r5, r0, #0
 800c284:	d112      	bne.n	800c2ac <__mdiff+0x3c>
 800c286:	4629      	mov	r1, r5
 800c288:	4630      	mov	r0, r6
 800c28a:	f7ff fdab 	bl	800bde4 <_Balloc>
 800c28e:	4602      	mov	r2, r0
 800c290:	b928      	cbnz	r0, 800c29e <__mdiff+0x2e>
 800c292:	f240 2137 	movw	r1, #567	@ 0x237
 800c296:	4b3e      	ldr	r3, [pc, #248]	@ (800c390 <__mdiff+0x120>)
 800c298:	483e      	ldr	r0, [pc, #248]	@ (800c394 <__mdiff+0x124>)
 800c29a:	f000 fb23 	bl	800c8e4 <__assert_func>
 800c29e:	2301      	movs	r3, #1
 800c2a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c2a4:	4610      	mov	r0, r2
 800c2a6:	b003      	add	sp, #12
 800c2a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2ac:	bfbc      	itt	lt
 800c2ae:	464b      	movlt	r3, r9
 800c2b0:	46a1      	movlt	r9, r4
 800c2b2:	4630      	mov	r0, r6
 800c2b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c2b8:	bfba      	itte	lt
 800c2ba:	461c      	movlt	r4, r3
 800c2bc:	2501      	movlt	r5, #1
 800c2be:	2500      	movge	r5, #0
 800c2c0:	f7ff fd90 	bl	800bde4 <_Balloc>
 800c2c4:	4602      	mov	r2, r0
 800c2c6:	b918      	cbnz	r0, 800c2d0 <__mdiff+0x60>
 800c2c8:	f240 2145 	movw	r1, #581	@ 0x245
 800c2cc:	4b30      	ldr	r3, [pc, #192]	@ (800c390 <__mdiff+0x120>)
 800c2ce:	e7e3      	b.n	800c298 <__mdiff+0x28>
 800c2d0:	f100 0b14 	add.w	fp, r0, #20
 800c2d4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c2d8:	f109 0310 	add.w	r3, r9, #16
 800c2dc:	60c5      	str	r5, [r0, #12]
 800c2de:	f04f 0c00 	mov.w	ip, #0
 800c2e2:	f109 0514 	add.w	r5, r9, #20
 800c2e6:	46d9      	mov	r9, fp
 800c2e8:	6926      	ldr	r6, [r4, #16]
 800c2ea:	f104 0e14 	add.w	lr, r4, #20
 800c2ee:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c2f2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c2f6:	9301      	str	r3, [sp, #4]
 800c2f8:	9b01      	ldr	r3, [sp, #4]
 800c2fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c2fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c302:	b281      	uxth	r1, r0
 800c304:	9301      	str	r3, [sp, #4]
 800c306:	fa1f f38a 	uxth.w	r3, sl
 800c30a:	1a5b      	subs	r3, r3, r1
 800c30c:	0c00      	lsrs	r0, r0, #16
 800c30e:	4463      	add	r3, ip
 800c310:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c314:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c318:	b29b      	uxth	r3, r3
 800c31a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c31e:	4576      	cmp	r6, lr
 800c320:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c324:	f849 3b04 	str.w	r3, [r9], #4
 800c328:	d8e6      	bhi.n	800c2f8 <__mdiff+0x88>
 800c32a:	1b33      	subs	r3, r6, r4
 800c32c:	3b15      	subs	r3, #21
 800c32e:	f023 0303 	bic.w	r3, r3, #3
 800c332:	3415      	adds	r4, #21
 800c334:	3304      	adds	r3, #4
 800c336:	42a6      	cmp	r6, r4
 800c338:	bf38      	it	cc
 800c33a:	2304      	movcc	r3, #4
 800c33c:	441d      	add	r5, r3
 800c33e:	445b      	add	r3, fp
 800c340:	461e      	mov	r6, r3
 800c342:	462c      	mov	r4, r5
 800c344:	4544      	cmp	r4, r8
 800c346:	d30e      	bcc.n	800c366 <__mdiff+0xf6>
 800c348:	f108 0103 	add.w	r1, r8, #3
 800c34c:	1b49      	subs	r1, r1, r5
 800c34e:	f021 0103 	bic.w	r1, r1, #3
 800c352:	3d03      	subs	r5, #3
 800c354:	45a8      	cmp	r8, r5
 800c356:	bf38      	it	cc
 800c358:	2100      	movcc	r1, #0
 800c35a:	440b      	add	r3, r1
 800c35c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c360:	b199      	cbz	r1, 800c38a <__mdiff+0x11a>
 800c362:	6117      	str	r7, [r2, #16]
 800c364:	e79e      	b.n	800c2a4 <__mdiff+0x34>
 800c366:	46e6      	mov	lr, ip
 800c368:	f854 1b04 	ldr.w	r1, [r4], #4
 800c36c:	fa1f fc81 	uxth.w	ip, r1
 800c370:	44f4      	add	ip, lr
 800c372:	0c08      	lsrs	r0, r1, #16
 800c374:	4471      	add	r1, lr
 800c376:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c37a:	b289      	uxth	r1, r1
 800c37c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c380:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c384:	f846 1b04 	str.w	r1, [r6], #4
 800c388:	e7dc      	b.n	800c344 <__mdiff+0xd4>
 800c38a:	3f01      	subs	r7, #1
 800c38c:	e7e6      	b.n	800c35c <__mdiff+0xec>
 800c38e:	bf00      	nop
 800c390:	0800d333 	.word	0x0800d333
 800c394:	0800d39c 	.word	0x0800d39c

0800c398 <__d2b>:
 800c398:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800c39c:	2101      	movs	r1, #1
 800c39e:	4690      	mov	r8, r2
 800c3a0:	4699      	mov	r9, r3
 800c3a2:	9e08      	ldr	r6, [sp, #32]
 800c3a4:	f7ff fd1e 	bl	800bde4 <_Balloc>
 800c3a8:	4604      	mov	r4, r0
 800c3aa:	b930      	cbnz	r0, 800c3ba <__d2b+0x22>
 800c3ac:	4602      	mov	r2, r0
 800c3ae:	f240 310f 	movw	r1, #783	@ 0x30f
 800c3b2:	4b23      	ldr	r3, [pc, #140]	@ (800c440 <__d2b+0xa8>)
 800c3b4:	4823      	ldr	r0, [pc, #140]	@ (800c444 <__d2b+0xac>)
 800c3b6:	f000 fa95 	bl	800c8e4 <__assert_func>
 800c3ba:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c3be:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c3c2:	b10d      	cbz	r5, 800c3c8 <__d2b+0x30>
 800c3c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c3c8:	9301      	str	r3, [sp, #4]
 800c3ca:	f1b8 0300 	subs.w	r3, r8, #0
 800c3ce:	d024      	beq.n	800c41a <__d2b+0x82>
 800c3d0:	4668      	mov	r0, sp
 800c3d2:	9300      	str	r3, [sp, #0]
 800c3d4:	f7ff fd99 	bl	800bf0a <__lo0bits>
 800c3d8:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c3dc:	b1d8      	cbz	r0, 800c416 <__d2b+0x7e>
 800c3de:	f1c0 0320 	rsb	r3, r0, #32
 800c3e2:	fa02 f303 	lsl.w	r3, r2, r3
 800c3e6:	430b      	orrs	r3, r1
 800c3e8:	40c2      	lsrs	r2, r0
 800c3ea:	6163      	str	r3, [r4, #20]
 800c3ec:	9201      	str	r2, [sp, #4]
 800c3ee:	9b01      	ldr	r3, [sp, #4]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	bf0c      	ite	eq
 800c3f4:	2201      	moveq	r2, #1
 800c3f6:	2202      	movne	r2, #2
 800c3f8:	61a3      	str	r3, [r4, #24]
 800c3fa:	6122      	str	r2, [r4, #16]
 800c3fc:	b1ad      	cbz	r5, 800c42a <__d2b+0x92>
 800c3fe:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c402:	4405      	add	r5, r0
 800c404:	6035      	str	r5, [r6, #0]
 800c406:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c40a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c40c:	6018      	str	r0, [r3, #0]
 800c40e:	4620      	mov	r0, r4
 800c410:	b002      	add	sp, #8
 800c412:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800c416:	6161      	str	r1, [r4, #20]
 800c418:	e7e9      	b.n	800c3ee <__d2b+0x56>
 800c41a:	a801      	add	r0, sp, #4
 800c41c:	f7ff fd75 	bl	800bf0a <__lo0bits>
 800c420:	9b01      	ldr	r3, [sp, #4]
 800c422:	2201      	movs	r2, #1
 800c424:	6163      	str	r3, [r4, #20]
 800c426:	3020      	adds	r0, #32
 800c428:	e7e7      	b.n	800c3fa <__d2b+0x62>
 800c42a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c42e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c432:	6030      	str	r0, [r6, #0]
 800c434:	6918      	ldr	r0, [r3, #16]
 800c436:	f7ff fd49 	bl	800becc <__hi0bits>
 800c43a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c43e:	e7e4      	b.n	800c40a <__d2b+0x72>
 800c440:	0800d333 	.word	0x0800d333
 800c444:	0800d39c 	.word	0x0800d39c

0800c448 <_realloc_r>:
 800c448:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c44c:	4682      	mov	sl, r0
 800c44e:	4693      	mov	fp, r2
 800c450:	460c      	mov	r4, r1
 800c452:	b929      	cbnz	r1, 800c460 <_realloc_r+0x18>
 800c454:	4611      	mov	r1, r2
 800c456:	b003      	add	sp, #12
 800c458:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c45c:	f7fa ba72 	b.w	8006944 <_malloc_r>
 800c460:	f7fa fcaa 	bl	8006db8 <__malloc_lock>
 800c464:	f10b 080b 	add.w	r8, fp, #11
 800c468:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800c46c:	f1b8 0f16 	cmp.w	r8, #22
 800c470:	f1a4 0908 	sub.w	r9, r4, #8
 800c474:	f025 0603 	bic.w	r6, r5, #3
 800c478:	d908      	bls.n	800c48c <_realloc_r+0x44>
 800c47a:	f038 0807 	bics.w	r8, r8, #7
 800c47e:	d507      	bpl.n	800c490 <_realloc_r+0x48>
 800c480:	230c      	movs	r3, #12
 800c482:	f8ca 3000 	str.w	r3, [sl]
 800c486:	f04f 0b00 	mov.w	fp, #0
 800c48a:	e032      	b.n	800c4f2 <_realloc_r+0xaa>
 800c48c:	f04f 0810 	mov.w	r8, #16
 800c490:	45c3      	cmp	fp, r8
 800c492:	d8f5      	bhi.n	800c480 <_realloc_r+0x38>
 800c494:	4546      	cmp	r6, r8
 800c496:	f280 8179 	bge.w	800c78c <_realloc_r+0x344>
 800c49a:	4ba0      	ldr	r3, [pc, #640]	@ (800c71c <_realloc_r+0x2d4>)
 800c49c:	eb09 0106 	add.w	r1, r9, r6
 800c4a0:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800c4a4:	6848      	ldr	r0, [r1, #4]
 800c4a6:	458c      	cmp	ip, r1
 800c4a8:	d005      	beq.n	800c4b6 <_realloc_r+0x6e>
 800c4aa:	f020 0201 	bic.w	r2, r0, #1
 800c4ae:	440a      	add	r2, r1
 800c4b0:	6852      	ldr	r2, [r2, #4]
 800c4b2:	07d7      	lsls	r7, r2, #31
 800c4b4:	d449      	bmi.n	800c54a <_realloc_r+0x102>
 800c4b6:	f020 0003 	bic.w	r0, r0, #3
 800c4ba:	458c      	cmp	ip, r1
 800c4bc:	eb06 0700 	add.w	r7, r6, r0
 800c4c0:	d11b      	bne.n	800c4fa <_realloc_r+0xb2>
 800c4c2:	f108 0210 	add.w	r2, r8, #16
 800c4c6:	42ba      	cmp	r2, r7
 800c4c8:	dc41      	bgt.n	800c54e <_realloc_r+0x106>
 800c4ca:	eba7 0708 	sub.w	r7, r7, r8
 800c4ce:	eb09 0208 	add.w	r2, r9, r8
 800c4d2:	f047 0701 	orr.w	r7, r7, #1
 800c4d6:	609a      	str	r2, [r3, #8]
 800c4d8:	6057      	str	r7, [r2, #4]
 800c4da:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c4de:	4650      	mov	r0, sl
 800c4e0:	f003 0301 	and.w	r3, r3, #1
 800c4e4:	ea43 0308 	orr.w	r3, r3, r8
 800c4e8:	f844 3c04 	str.w	r3, [r4, #-4]
 800c4ec:	f7fa fc6a 	bl	8006dc4 <__malloc_unlock>
 800c4f0:	46a3      	mov	fp, r4
 800c4f2:	4658      	mov	r0, fp
 800c4f4:	b003      	add	sp, #12
 800c4f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4fa:	45b8      	cmp	r8, r7
 800c4fc:	dc27      	bgt.n	800c54e <_realloc_r+0x106>
 800c4fe:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800c502:	60d3      	str	r3, [r2, #12]
 800c504:	609a      	str	r2, [r3, #8]
 800c506:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c50a:	eba7 0008 	sub.w	r0, r7, r8
 800c50e:	280f      	cmp	r0, #15
 800c510:	f003 0301 	and.w	r3, r3, #1
 800c514:	eb09 0207 	add.w	r2, r9, r7
 800c518:	f240 813a 	bls.w	800c790 <_realloc_r+0x348>
 800c51c:	eb09 0108 	add.w	r1, r9, r8
 800c520:	ea48 0303 	orr.w	r3, r8, r3
 800c524:	f040 0001 	orr.w	r0, r0, #1
 800c528:	f8c9 3004 	str.w	r3, [r9, #4]
 800c52c:	6048      	str	r0, [r1, #4]
 800c52e:	6853      	ldr	r3, [r2, #4]
 800c530:	4650      	mov	r0, sl
 800c532:	f043 0301 	orr.w	r3, r3, #1
 800c536:	6053      	str	r3, [r2, #4]
 800c538:	3108      	adds	r1, #8
 800c53a:	f7fa ff91 	bl	8007460 <_free_r>
 800c53e:	4650      	mov	r0, sl
 800c540:	f7fa fc40 	bl	8006dc4 <__malloc_unlock>
 800c544:	f109 0b08 	add.w	fp, r9, #8
 800c548:	e7d3      	b.n	800c4f2 <_realloc_r+0xaa>
 800c54a:	2000      	movs	r0, #0
 800c54c:	4601      	mov	r1, r0
 800c54e:	07ea      	lsls	r2, r5, #31
 800c550:	f100 80ca 	bmi.w	800c6e8 <_realloc_r+0x2a0>
 800c554:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800c558:	eba9 0505 	sub.w	r5, r9, r5
 800c55c:	686a      	ldr	r2, [r5, #4]
 800c55e:	f022 0203 	bic.w	r2, r2, #3
 800c562:	4432      	add	r2, r6
 800c564:	9201      	str	r2, [sp, #4]
 800c566:	2900      	cmp	r1, #0
 800c568:	f000 8088 	beq.w	800c67c <_realloc_r+0x234>
 800c56c:	458c      	cmp	ip, r1
 800c56e:	eb00 0702 	add.w	r7, r0, r2
 800c572:	d14a      	bne.n	800c60a <_realloc_r+0x1c2>
 800c574:	f108 0210 	add.w	r2, r8, #16
 800c578:	42ba      	cmp	r2, r7
 800c57a:	dc7f      	bgt.n	800c67c <_realloc_r+0x234>
 800c57c:	46ab      	mov	fp, r5
 800c57e:	68ea      	ldr	r2, [r5, #12]
 800c580:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 800c584:	60ca      	str	r2, [r1, #12]
 800c586:	6091      	str	r1, [r2, #8]
 800c588:	1f32      	subs	r2, r6, #4
 800c58a:	2a24      	cmp	r2, #36	@ 0x24
 800c58c:	d837      	bhi.n	800c5fe <_realloc_r+0x1b6>
 800c58e:	2a13      	cmp	r2, #19
 800c590:	d933      	bls.n	800c5fa <_realloc_r+0x1b2>
 800c592:	6821      	ldr	r1, [r4, #0]
 800c594:	2a1b      	cmp	r2, #27
 800c596:	60a9      	str	r1, [r5, #8]
 800c598:	6861      	ldr	r1, [r4, #4]
 800c59a:	60e9      	str	r1, [r5, #12]
 800c59c:	d81a      	bhi.n	800c5d4 <_realloc_r+0x18c>
 800c59e:	3408      	adds	r4, #8
 800c5a0:	f105 0210 	add.w	r2, r5, #16
 800c5a4:	6821      	ldr	r1, [r4, #0]
 800c5a6:	6011      	str	r1, [r2, #0]
 800c5a8:	6861      	ldr	r1, [r4, #4]
 800c5aa:	6051      	str	r1, [r2, #4]
 800c5ac:	68a1      	ldr	r1, [r4, #8]
 800c5ae:	6091      	str	r1, [r2, #8]
 800c5b0:	eba7 0708 	sub.w	r7, r7, r8
 800c5b4:	eb05 0208 	add.w	r2, r5, r8
 800c5b8:	f047 0701 	orr.w	r7, r7, #1
 800c5bc:	609a      	str	r2, [r3, #8]
 800c5be:	6057      	str	r7, [r2, #4]
 800c5c0:	686b      	ldr	r3, [r5, #4]
 800c5c2:	f003 0301 	and.w	r3, r3, #1
 800c5c6:	ea43 0308 	orr.w	r3, r3, r8
 800c5ca:	606b      	str	r3, [r5, #4]
 800c5cc:	4650      	mov	r0, sl
 800c5ce:	f7fa fbf9 	bl	8006dc4 <__malloc_unlock>
 800c5d2:	e78e      	b.n	800c4f2 <_realloc_r+0xaa>
 800c5d4:	68a1      	ldr	r1, [r4, #8]
 800c5d6:	2a24      	cmp	r2, #36	@ 0x24
 800c5d8:	6129      	str	r1, [r5, #16]
 800c5da:	68e1      	ldr	r1, [r4, #12]
 800c5dc:	bf18      	it	ne
 800c5de:	f105 0218 	addne.w	r2, r5, #24
 800c5e2:	6169      	str	r1, [r5, #20]
 800c5e4:	bf09      	itett	eq
 800c5e6:	6922      	ldreq	r2, [r4, #16]
 800c5e8:	3410      	addne	r4, #16
 800c5ea:	61aa      	streq	r2, [r5, #24]
 800c5ec:	6961      	ldreq	r1, [r4, #20]
 800c5ee:	bf02      	ittt	eq
 800c5f0:	f105 0220 	addeq.w	r2, r5, #32
 800c5f4:	61e9      	streq	r1, [r5, #28]
 800c5f6:	3418      	addeq	r4, #24
 800c5f8:	e7d4      	b.n	800c5a4 <_realloc_r+0x15c>
 800c5fa:	465a      	mov	r2, fp
 800c5fc:	e7d2      	b.n	800c5a4 <_realloc_r+0x15c>
 800c5fe:	4621      	mov	r1, r4
 800c600:	4658      	mov	r0, fp
 800c602:	f7fe fcab 	bl	800af5c <memmove>
 800c606:	4b45      	ldr	r3, [pc, #276]	@ (800c71c <_realloc_r+0x2d4>)
 800c608:	e7d2      	b.n	800c5b0 <_realloc_r+0x168>
 800c60a:	45b8      	cmp	r8, r7
 800c60c:	dc36      	bgt.n	800c67c <_realloc_r+0x234>
 800c60e:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800c612:	4628      	mov	r0, r5
 800c614:	60d3      	str	r3, [r2, #12]
 800c616:	609a      	str	r2, [r3, #8]
 800c618:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c61c:	68eb      	ldr	r3, [r5, #12]
 800c61e:	60d3      	str	r3, [r2, #12]
 800c620:	609a      	str	r2, [r3, #8]
 800c622:	1f32      	subs	r2, r6, #4
 800c624:	2a24      	cmp	r2, #36	@ 0x24
 800c626:	d825      	bhi.n	800c674 <_realloc_r+0x22c>
 800c628:	2a13      	cmp	r2, #19
 800c62a:	d908      	bls.n	800c63e <_realloc_r+0x1f6>
 800c62c:	6823      	ldr	r3, [r4, #0]
 800c62e:	2a1b      	cmp	r2, #27
 800c630:	60ab      	str	r3, [r5, #8]
 800c632:	6863      	ldr	r3, [r4, #4]
 800c634:	60eb      	str	r3, [r5, #12]
 800c636:	d80a      	bhi.n	800c64e <_realloc_r+0x206>
 800c638:	3408      	adds	r4, #8
 800c63a:	f105 0010 	add.w	r0, r5, #16
 800c63e:	6823      	ldr	r3, [r4, #0]
 800c640:	6003      	str	r3, [r0, #0]
 800c642:	6863      	ldr	r3, [r4, #4]
 800c644:	6043      	str	r3, [r0, #4]
 800c646:	68a3      	ldr	r3, [r4, #8]
 800c648:	6083      	str	r3, [r0, #8]
 800c64a:	46a9      	mov	r9, r5
 800c64c:	e75b      	b.n	800c506 <_realloc_r+0xbe>
 800c64e:	68a3      	ldr	r3, [r4, #8]
 800c650:	2a24      	cmp	r2, #36	@ 0x24
 800c652:	612b      	str	r3, [r5, #16]
 800c654:	68e3      	ldr	r3, [r4, #12]
 800c656:	bf18      	it	ne
 800c658:	f105 0018 	addne.w	r0, r5, #24
 800c65c:	616b      	str	r3, [r5, #20]
 800c65e:	bf09      	itett	eq
 800c660:	6923      	ldreq	r3, [r4, #16]
 800c662:	3410      	addne	r4, #16
 800c664:	61ab      	streq	r3, [r5, #24]
 800c666:	6963      	ldreq	r3, [r4, #20]
 800c668:	bf02      	ittt	eq
 800c66a:	f105 0020 	addeq.w	r0, r5, #32
 800c66e:	61eb      	streq	r3, [r5, #28]
 800c670:	3418      	addeq	r4, #24
 800c672:	e7e4      	b.n	800c63e <_realloc_r+0x1f6>
 800c674:	4621      	mov	r1, r4
 800c676:	f7fe fc71 	bl	800af5c <memmove>
 800c67a:	e7e6      	b.n	800c64a <_realloc_r+0x202>
 800c67c:	9b01      	ldr	r3, [sp, #4]
 800c67e:	4598      	cmp	r8, r3
 800c680:	dc32      	bgt.n	800c6e8 <_realloc_r+0x2a0>
 800c682:	4628      	mov	r0, r5
 800c684:	68eb      	ldr	r3, [r5, #12]
 800c686:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c68a:	60d3      	str	r3, [r2, #12]
 800c68c:	609a      	str	r2, [r3, #8]
 800c68e:	1f32      	subs	r2, r6, #4
 800c690:	2a24      	cmp	r2, #36	@ 0x24
 800c692:	d825      	bhi.n	800c6e0 <_realloc_r+0x298>
 800c694:	2a13      	cmp	r2, #19
 800c696:	d908      	bls.n	800c6aa <_realloc_r+0x262>
 800c698:	6823      	ldr	r3, [r4, #0]
 800c69a:	2a1b      	cmp	r2, #27
 800c69c:	60ab      	str	r3, [r5, #8]
 800c69e:	6863      	ldr	r3, [r4, #4]
 800c6a0:	60eb      	str	r3, [r5, #12]
 800c6a2:	d80a      	bhi.n	800c6ba <_realloc_r+0x272>
 800c6a4:	3408      	adds	r4, #8
 800c6a6:	f105 0010 	add.w	r0, r5, #16
 800c6aa:	6823      	ldr	r3, [r4, #0]
 800c6ac:	6003      	str	r3, [r0, #0]
 800c6ae:	6863      	ldr	r3, [r4, #4]
 800c6b0:	6043      	str	r3, [r0, #4]
 800c6b2:	68a3      	ldr	r3, [r4, #8]
 800c6b4:	6083      	str	r3, [r0, #8]
 800c6b6:	9f01      	ldr	r7, [sp, #4]
 800c6b8:	e7c7      	b.n	800c64a <_realloc_r+0x202>
 800c6ba:	68a3      	ldr	r3, [r4, #8]
 800c6bc:	2a24      	cmp	r2, #36	@ 0x24
 800c6be:	612b      	str	r3, [r5, #16]
 800c6c0:	68e3      	ldr	r3, [r4, #12]
 800c6c2:	bf18      	it	ne
 800c6c4:	f105 0018 	addne.w	r0, r5, #24
 800c6c8:	616b      	str	r3, [r5, #20]
 800c6ca:	bf09      	itett	eq
 800c6cc:	6923      	ldreq	r3, [r4, #16]
 800c6ce:	3410      	addne	r4, #16
 800c6d0:	61ab      	streq	r3, [r5, #24]
 800c6d2:	6963      	ldreq	r3, [r4, #20]
 800c6d4:	bf02      	ittt	eq
 800c6d6:	f105 0020 	addeq.w	r0, r5, #32
 800c6da:	61eb      	streq	r3, [r5, #28]
 800c6dc:	3418      	addeq	r4, #24
 800c6de:	e7e4      	b.n	800c6aa <_realloc_r+0x262>
 800c6e0:	4621      	mov	r1, r4
 800c6e2:	f7fe fc3b 	bl	800af5c <memmove>
 800c6e6:	e7e6      	b.n	800c6b6 <_realloc_r+0x26e>
 800c6e8:	4659      	mov	r1, fp
 800c6ea:	4650      	mov	r0, sl
 800c6ec:	f7fa f92a 	bl	8006944 <_malloc_r>
 800c6f0:	4683      	mov	fp, r0
 800c6f2:	b918      	cbnz	r0, 800c6fc <_realloc_r+0x2b4>
 800c6f4:	4650      	mov	r0, sl
 800c6f6:	f7fa fb65 	bl	8006dc4 <__malloc_unlock>
 800c6fa:	e6c4      	b.n	800c486 <_realloc_r+0x3e>
 800c6fc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c700:	f1a0 0208 	sub.w	r2, r0, #8
 800c704:	f023 0301 	bic.w	r3, r3, #1
 800c708:	444b      	add	r3, r9
 800c70a:	4293      	cmp	r3, r2
 800c70c:	d108      	bne.n	800c720 <_realloc_r+0x2d8>
 800c70e:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800c712:	f027 0703 	bic.w	r7, r7, #3
 800c716:	4437      	add	r7, r6
 800c718:	e6f5      	b.n	800c506 <_realloc_r+0xbe>
 800c71a:	bf00      	nop
 800c71c:	20000034 	.word	0x20000034
 800c720:	1f32      	subs	r2, r6, #4
 800c722:	2a24      	cmp	r2, #36	@ 0x24
 800c724:	d82e      	bhi.n	800c784 <_realloc_r+0x33c>
 800c726:	2a13      	cmp	r2, #19
 800c728:	d929      	bls.n	800c77e <_realloc_r+0x336>
 800c72a:	6823      	ldr	r3, [r4, #0]
 800c72c:	2a1b      	cmp	r2, #27
 800c72e:	6003      	str	r3, [r0, #0]
 800c730:	6863      	ldr	r3, [r4, #4]
 800c732:	6043      	str	r3, [r0, #4]
 800c734:	d80e      	bhi.n	800c754 <_realloc_r+0x30c>
 800c736:	f104 0208 	add.w	r2, r4, #8
 800c73a:	f100 0308 	add.w	r3, r0, #8
 800c73e:	6811      	ldr	r1, [r2, #0]
 800c740:	6019      	str	r1, [r3, #0]
 800c742:	6851      	ldr	r1, [r2, #4]
 800c744:	6059      	str	r1, [r3, #4]
 800c746:	6892      	ldr	r2, [r2, #8]
 800c748:	609a      	str	r2, [r3, #8]
 800c74a:	4621      	mov	r1, r4
 800c74c:	4650      	mov	r0, sl
 800c74e:	f7fa fe87 	bl	8007460 <_free_r>
 800c752:	e73b      	b.n	800c5cc <_realloc_r+0x184>
 800c754:	68a3      	ldr	r3, [r4, #8]
 800c756:	2a24      	cmp	r2, #36	@ 0x24
 800c758:	6083      	str	r3, [r0, #8]
 800c75a:	68e3      	ldr	r3, [r4, #12]
 800c75c:	bf18      	it	ne
 800c75e:	f104 0210 	addne.w	r2, r4, #16
 800c762:	60c3      	str	r3, [r0, #12]
 800c764:	bf09      	itett	eq
 800c766:	6923      	ldreq	r3, [r4, #16]
 800c768:	f100 0310 	addne.w	r3, r0, #16
 800c76c:	6103      	streq	r3, [r0, #16]
 800c76e:	6961      	ldreq	r1, [r4, #20]
 800c770:	bf02      	ittt	eq
 800c772:	f104 0218 	addeq.w	r2, r4, #24
 800c776:	f100 0318 	addeq.w	r3, r0, #24
 800c77a:	6141      	streq	r1, [r0, #20]
 800c77c:	e7df      	b.n	800c73e <_realloc_r+0x2f6>
 800c77e:	4603      	mov	r3, r0
 800c780:	4622      	mov	r2, r4
 800c782:	e7dc      	b.n	800c73e <_realloc_r+0x2f6>
 800c784:	4621      	mov	r1, r4
 800c786:	f7fe fbe9 	bl	800af5c <memmove>
 800c78a:	e7de      	b.n	800c74a <_realloc_r+0x302>
 800c78c:	4637      	mov	r7, r6
 800c78e:	e6ba      	b.n	800c506 <_realloc_r+0xbe>
 800c790:	431f      	orrs	r7, r3
 800c792:	f8c9 7004 	str.w	r7, [r9, #4]
 800c796:	6853      	ldr	r3, [r2, #4]
 800c798:	f043 0301 	orr.w	r3, r3, #1
 800c79c:	6053      	str	r3, [r2, #4]
 800c79e:	e6ce      	b.n	800c53e <_realloc_r+0xf6>

0800c7a0 <__ascii_wctomb>:
 800c7a0:	4603      	mov	r3, r0
 800c7a2:	4608      	mov	r0, r1
 800c7a4:	b141      	cbz	r1, 800c7b8 <__ascii_wctomb+0x18>
 800c7a6:	2aff      	cmp	r2, #255	@ 0xff
 800c7a8:	d904      	bls.n	800c7b4 <__ascii_wctomb+0x14>
 800c7aa:	228a      	movs	r2, #138	@ 0x8a
 800c7ac:	f04f 30ff 	mov.w	r0, #4294967295
 800c7b0:	601a      	str	r2, [r3, #0]
 800c7b2:	4770      	bx	lr
 800c7b4:	2001      	movs	r0, #1
 800c7b6:	700a      	strb	r2, [r1, #0]
 800c7b8:	4770      	bx	lr
	...

0800c7bc <_wcrtomb_r>:
 800c7bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7be:	4c09      	ldr	r4, [pc, #36]	@ (800c7e4 <_wcrtomb_r+0x28>)
 800c7c0:	4605      	mov	r5, r0
 800c7c2:	461e      	mov	r6, r3
 800c7c4:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 800c7c8:	b085      	sub	sp, #20
 800c7ca:	b909      	cbnz	r1, 800c7d0 <_wcrtomb_r+0x14>
 800c7cc:	460a      	mov	r2, r1
 800c7ce:	a901      	add	r1, sp, #4
 800c7d0:	47b8      	blx	r7
 800c7d2:	1c43      	adds	r3, r0, #1
 800c7d4:	bf01      	itttt	eq
 800c7d6:	2300      	moveq	r3, #0
 800c7d8:	6033      	streq	r3, [r6, #0]
 800c7da:	238a      	moveq	r3, #138	@ 0x8a
 800c7dc:	602b      	streq	r3, [r5, #0]
 800c7de:	b005      	add	sp, #20
 800c7e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7e2:	bf00      	nop
 800c7e4:	20000574 	.word	0x20000574

0800c7e8 <__ssprint_r>:
 800c7e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7ec:	6893      	ldr	r3, [r2, #8]
 800c7ee:	460c      	mov	r4, r1
 800c7f0:	4617      	mov	r7, r2
 800c7f2:	f8d2 b000 	ldr.w	fp, [r2]
 800c7f6:	9001      	str	r0, [sp, #4]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d157      	bne.n	800c8ac <__ssprint_r+0xc4>
 800c7fc:	2000      	movs	r0, #0
 800c7fe:	2300      	movs	r3, #0
 800c800:	607b      	str	r3, [r7, #4]
 800c802:	b003      	add	sp, #12
 800c804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c808:	e9db a800 	ldrd	sl, r8, [fp]
 800c80c:	f10b 0b08 	add.w	fp, fp, #8
 800c810:	68a6      	ldr	r6, [r4, #8]
 800c812:	6820      	ldr	r0, [r4, #0]
 800c814:	f1b8 0f00 	cmp.w	r8, #0
 800c818:	d0f6      	beq.n	800c808 <__ssprint_r+0x20>
 800c81a:	45b0      	cmp	r8, r6
 800c81c:	d32e      	bcc.n	800c87c <__ssprint_r+0x94>
 800c81e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c822:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c826:	d029      	beq.n	800c87c <__ssprint_r+0x94>
 800c828:	6921      	ldr	r1, [r4, #16]
 800c82a:	6965      	ldr	r5, [r4, #20]
 800c82c:	eba0 0901 	sub.w	r9, r0, r1
 800c830:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c834:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c838:	f109 0001 	add.w	r0, r9, #1
 800c83c:	106d      	asrs	r5, r5, #1
 800c83e:	4440      	add	r0, r8
 800c840:	4285      	cmp	r5, r0
 800c842:	bf38      	it	cc
 800c844:	4605      	movcc	r5, r0
 800c846:	0553      	lsls	r3, r2, #21
 800c848:	d534      	bpl.n	800c8b4 <__ssprint_r+0xcc>
 800c84a:	4629      	mov	r1, r5
 800c84c:	9801      	ldr	r0, [sp, #4]
 800c84e:	f7fa f879 	bl	8006944 <_malloc_r>
 800c852:	4606      	mov	r6, r0
 800c854:	2800      	cmp	r0, #0
 800c856:	d038      	beq.n	800c8ca <__ssprint_r+0xe2>
 800c858:	464a      	mov	r2, r9
 800c85a:	6921      	ldr	r1, [r4, #16]
 800c85c:	f7fe fbfa 	bl	800b054 <memcpy>
 800c860:	89a2      	ldrh	r2, [r4, #12]
 800c862:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800c866:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c86a:	81a2      	strh	r2, [r4, #12]
 800c86c:	6126      	str	r6, [r4, #16]
 800c86e:	444e      	add	r6, r9
 800c870:	6026      	str	r6, [r4, #0]
 800c872:	4646      	mov	r6, r8
 800c874:	6165      	str	r5, [r4, #20]
 800c876:	eba5 0509 	sub.w	r5, r5, r9
 800c87a:	60a5      	str	r5, [r4, #8]
 800c87c:	4546      	cmp	r6, r8
 800c87e:	bf28      	it	cs
 800c880:	4646      	movcs	r6, r8
 800c882:	4651      	mov	r1, sl
 800c884:	4632      	mov	r2, r6
 800c886:	6820      	ldr	r0, [r4, #0]
 800c888:	f7fe fb68 	bl	800af5c <memmove>
 800c88c:	68a2      	ldr	r2, [r4, #8]
 800c88e:	44c2      	add	sl, r8
 800c890:	1b92      	subs	r2, r2, r6
 800c892:	60a2      	str	r2, [r4, #8]
 800c894:	6822      	ldr	r2, [r4, #0]
 800c896:	4432      	add	r2, r6
 800c898:	6022      	str	r2, [r4, #0]
 800c89a:	68ba      	ldr	r2, [r7, #8]
 800c89c:	eba2 0308 	sub.w	r3, r2, r8
 800c8a0:	60bb      	str	r3, [r7, #8]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d0aa      	beq.n	800c7fc <__ssprint_r+0x14>
 800c8a6:	f04f 0800 	mov.w	r8, #0
 800c8aa:	e7b1      	b.n	800c810 <__ssprint_r+0x28>
 800c8ac:	f04f 0a00 	mov.w	sl, #0
 800c8b0:	46d0      	mov	r8, sl
 800c8b2:	e7ad      	b.n	800c810 <__ssprint_r+0x28>
 800c8b4:	462a      	mov	r2, r5
 800c8b6:	9801      	ldr	r0, [sp, #4]
 800c8b8:	f7ff fdc6 	bl	800c448 <_realloc_r>
 800c8bc:	4606      	mov	r6, r0
 800c8be:	2800      	cmp	r0, #0
 800c8c0:	d1d4      	bne.n	800c86c <__ssprint_r+0x84>
 800c8c2:	6921      	ldr	r1, [r4, #16]
 800c8c4:	9801      	ldr	r0, [sp, #4]
 800c8c6:	f7fa fdcb 	bl	8007460 <_free_r>
 800c8ca:	230c      	movs	r3, #12
 800c8cc:	9a01      	ldr	r2, [sp, #4]
 800c8ce:	f04f 30ff 	mov.w	r0, #4294967295
 800c8d2:	6013      	str	r3, [r2, #0]
 800c8d4:	89a3      	ldrh	r3, [r4, #12]
 800c8d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c8da:	81a3      	strh	r3, [r4, #12]
 800c8dc:	2300      	movs	r3, #0
 800c8de:	60bb      	str	r3, [r7, #8]
 800c8e0:	e78d      	b.n	800c7fe <__ssprint_r+0x16>
	...

0800c8e4 <__assert_func>:
 800c8e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c8e6:	4614      	mov	r4, r2
 800c8e8:	461a      	mov	r2, r3
 800c8ea:	4b09      	ldr	r3, [pc, #36]	@ (800c910 <__assert_func+0x2c>)
 800c8ec:	4605      	mov	r5, r0
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	68d8      	ldr	r0, [r3, #12]
 800c8f2:	b954      	cbnz	r4, 800c90a <__assert_func+0x26>
 800c8f4:	4b07      	ldr	r3, [pc, #28]	@ (800c914 <__assert_func+0x30>)
 800c8f6:	461c      	mov	r4, r3
 800c8f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c8fc:	9100      	str	r1, [sp, #0]
 800c8fe:	462b      	mov	r3, r5
 800c900:	4905      	ldr	r1, [pc, #20]	@ (800c918 <__assert_func+0x34>)
 800c902:	f000 f843 	bl	800c98c <fiprintf>
 800c906:	f000 f853 	bl	800c9b0 <abort>
 800c90a:	4b04      	ldr	r3, [pc, #16]	@ (800c91c <__assert_func+0x38>)
 800c90c:	e7f4      	b.n	800c8f8 <__assert_func+0x14>
 800c90e:	bf00      	nop
 800c910:	20000448 	.word	0x20000448
 800c914:	0800d634 	.word	0x0800d634
 800c918:	0800d606 	.word	0x0800d606
 800c91c:	0800d5f9 	.word	0x0800d5f9

0800c920 <_calloc_r>:
 800c920:	b538      	push	{r3, r4, r5, lr}
 800c922:	fba1 1502 	umull	r1, r5, r1, r2
 800c926:	b935      	cbnz	r5, 800c936 <_calloc_r+0x16>
 800c928:	f7fa f80c 	bl	8006944 <_malloc_r>
 800c92c:	4604      	mov	r4, r0
 800c92e:	b938      	cbnz	r0, 800c940 <_calloc_r+0x20>
 800c930:	2400      	movs	r4, #0
 800c932:	4620      	mov	r0, r4
 800c934:	bd38      	pop	{r3, r4, r5, pc}
 800c936:	f7fa fcf3 	bl	8007320 <__errno>
 800c93a:	230c      	movs	r3, #12
 800c93c:	6003      	str	r3, [r0, #0]
 800c93e:	e7f7      	b.n	800c930 <_calloc_r+0x10>
 800c940:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800c944:	f022 0203 	bic.w	r2, r2, #3
 800c948:	3a04      	subs	r2, #4
 800c94a:	2a24      	cmp	r2, #36	@ 0x24
 800c94c:	d819      	bhi.n	800c982 <_calloc_r+0x62>
 800c94e:	2a13      	cmp	r2, #19
 800c950:	d915      	bls.n	800c97e <_calloc_r+0x5e>
 800c952:	2a1b      	cmp	r2, #27
 800c954:	e9c0 5500 	strd	r5, r5, [r0]
 800c958:	d806      	bhi.n	800c968 <_calloc_r+0x48>
 800c95a:	f100 0308 	add.w	r3, r0, #8
 800c95e:	2200      	movs	r2, #0
 800c960:	e9c3 2200 	strd	r2, r2, [r3]
 800c964:	609a      	str	r2, [r3, #8]
 800c966:	e7e4      	b.n	800c932 <_calloc_r+0x12>
 800c968:	2a24      	cmp	r2, #36	@ 0x24
 800c96a:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800c96e:	bf11      	iteee	ne
 800c970:	f100 0310 	addne.w	r3, r0, #16
 800c974:	6105      	streq	r5, [r0, #16]
 800c976:	f100 0318 	addeq.w	r3, r0, #24
 800c97a:	6145      	streq	r5, [r0, #20]
 800c97c:	e7ef      	b.n	800c95e <_calloc_r+0x3e>
 800c97e:	4603      	mov	r3, r0
 800c980:	e7ed      	b.n	800c95e <_calloc_r+0x3e>
 800c982:	4629      	mov	r1, r5
 800c984:	f7fa fc7e 	bl	8007284 <memset>
 800c988:	e7d3      	b.n	800c932 <_calloc_r+0x12>
	...

0800c98c <fiprintf>:
 800c98c:	b40e      	push	{r1, r2, r3}
 800c98e:	b503      	push	{r0, r1, lr}
 800c990:	4601      	mov	r1, r0
 800c992:	ab03      	add	r3, sp, #12
 800c994:	4805      	ldr	r0, [pc, #20]	@ (800c9ac <fiprintf+0x20>)
 800c996:	f853 2b04 	ldr.w	r2, [r3], #4
 800c99a:	6800      	ldr	r0, [r0, #0]
 800c99c:	9301      	str	r3, [sp, #4]
 800c99e:	f7fd fa59 	bl	8009e54 <_vfiprintf_r>
 800c9a2:	b002      	add	sp, #8
 800c9a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c9a8:	b003      	add	sp, #12
 800c9aa:	4770      	bx	lr
 800c9ac:	20000448 	.word	0x20000448

0800c9b0 <abort>:
 800c9b0:	2006      	movs	r0, #6
 800c9b2:	b508      	push	{r3, lr}
 800c9b4:	f000 f82c 	bl	800ca10 <raise>
 800c9b8:	2001      	movs	r0, #1
 800c9ba:	f7f5 f96d 	bl	8001c98 <_exit>

0800c9be <_raise_r>:
 800c9be:	291f      	cmp	r1, #31
 800c9c0:	b538      	push	{r3, r4, r5, lr}
 800c9c2:	4605      	mov	r5, r0
 800c9c4:	460c      	mov	r4, r1
 800c9c6:	d904      	bls.n	800c9d2 <_raise_r+0x14>
 800c9c8:	2316      	movs	r3, #22
 800c9ca:	6003      	str	r3, [r0, #0]
 800c9cc:	f04f 30ff 	mov.w	r0, #4294967295
 800c9d0:	bd38      	pop	{r3, r4, r5, pc}
 800c9d2:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 800c9d6:	b112      	cbz	r2, 800c9de <_raise_r+0x20>
 800c9d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c9dc:	b94b      	cbnz	r3, 800c9f2 <_raise_r+0x34>
 800c9de:	4628      	mov	r0, r5
 800c9e0:	f000 f830 	bl	800ca44 <_getpid_r>
 800c9e4:	4622      	mov	r2, r4
 800c9e6:	4601      	mov	r1, r0
 800c9e8:	4628      	mov	r0, r5
 800c9ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c9ee:	f000 b817 	b.w	800ca20 <_kill_r>
 800c9f2:	2b01      	cmp	r3, #1
 800c9f4:	d00a      	beq.n	800ca0c <_raise_r+0x4e>
 800c9f6:	1c59      	adds	r1, r3, #1
 800c9f8:	d103      	bne.n	800ca02 <_raise_r+0x44>
 800c9fa:	2316      	movs	r3, #22
 800c9fc:	6003      	str	r3, [r0, #0]
 800c9fe:	2001      	movs	r0, #1
 800ca00:	e7e6      	b.n	800c9d0 <_raise_r+0x12>
 800ca02:	2100      	movs	r1, #0
 800ca04:	4620      	mov	r0, r4
 800ca06:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ca0a:	4798      	blx	r3
 800ca0c:	2000      	movs	r0, #0
 800ca0e:	e7df      	b.n	800c9d0 <_raise_r+0x12>

0800ca10 <raise>:
 800ca10:	4b02      	ldr	r3, [pc, #8]	@ (800ca1c <raise+0xc>)
 800ca12:	4601      	mov	r1, r0
 800ca14:	6818      	ldr	r0, [r3, #0]
 800ca16:	f7ff bfd2 	b.w	800c9be <_raise_r>
 800ca1a:	bf00      	nop
 800ca1c:	20000448 	.word	0x20000448

0800ca20 <_kill_r>:
 800ca20:	b538      	push	{r3, r4, r5, lr}
 800ca22:	2300      	movs	r3, #0
 800ca24:	4d06      	ldr	r5, [pc, #24]	@ (800ca40 <_kill_r+0x20>)
 800ca26:	4604      	mov	r4, r0
 800ca28:	4608      	mov	r0, r1
 800ca2a:	4611      	mov	r1, r2
 800ca2c:	602b      	str	r3, [r5, #0]
 800ca2e:	f7f5 f957 	bl	8001ce0 <_kill>
 800ca32:	1c43      	adds	r3, r0, #1
 800ca34:	d102      	bne.n	800ca3c <_kill_r+0x1c>
 800ca36:	682b      	ldr	r3, [r5, #0]
 800ca38:	b103      	cbz	r3, 800ca3c <_kill_r+0x1c>
 800ca3a:	6023      	str	r3, [r4, #0]
 800ca3c:	bd38      	pop	{r3, r4, r5, pc}
 800ca3e:	bf00      	nop
 800ca40:	20000e1c 	.word	0x20000e1c

0800ca44 <_getpid_r>:
 800ca44:	f7f5 b945 	b.w	8001cd2 <_getpid>

0800ca48 <findslot>:
 800ca48:	4b0a      	ldr	r3, [pc, #40]	@ (800ca74 <findslot+0x2c>)
 800ca4a:	b510      	push	{r4, lr}
 800ca4c:	4604      	mov	r4, r0
 800ca4e:	6818      	ldr	r0, [r3, #0]
 800ca50:	b118      	cbz	r0, 800ca5a <findslot+0x12>
 800ca52:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800ca54:	b90b      	cbnz	r3, 800ca5a <findslot+0x12>
 800ca56:	f7fa fa47 	bl	8006ee8 <__sinit>
 800ca5a:	2c13      	cmp	r4, #19
 800ca5c:	d807      	bhi.n	800ca6e <findslot+0x26>
 800ca5e:	4806      	ldr	r0, [pc, #24]	@ (800ca78 <findslot+0x30>)
 800ca60:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800ca64:	3201      	adds	r2, #1
 800ca66:	d002      	beq.n	800ca6e <findslot+0x26>
 800ca68:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800ca6c:	bd10      	pop	{r4, pc}
 800ca6e:	2000      	movs	r0, #0
 800ca70:	e7fc      	b.n	800ca6c <findslot+0x24>
 800ca72:	bf00      	nop
 800ca74:	20000448 	.word	0x20000448
 800ca78:	20000fb8 	.word	0x20000fb8

0800ca7c <error>:
 800ca7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca7e:	4604      	mov	r4, r0
 800ca80:	f7fa fc4e 	bl	8007320 <__errno>
 800ca84:	2613      	movs	r6, #19
 800ca86:	4605      	mov	r5, r0
 800ca88:	2700      	movs	r7, #0
 800ca8a:	4630      	mov	r0, r6
 800ca8c:	4639      	mov	r1, r7
 800ca8e:	beab      	bkpt	0x00ab
 800ca90:	4606      	mov	r6, r0
 800ca92:	4620      	mov	r0, r4
 800ca94:	602e      	str	r6, [r5, #0]
 800ca96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ca98 <checkerror>:
 800ca98:	1c43      	adds	r3, r0, #1
 800ca9a:	d101      	bne.n	800caa0 <checkerror+0x8>
 800ca9c:	f7ff bfee 	b.w	800ca7c <error>
 800caa0:	4770      	bx	lr

0800caa2 <_swilseek>:
 800caa2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800caa4:	460c      	mov	r4, r1
 800caa6:	4616      	mov	r6, r2
 800caa8:	f7ff ffce 	bl	800ca48 <findslot>
 800caac:	4605      	mov	r5, r0
 800caae:	b940      	cbnz	r0, 800cac2 <_swilseek+0x20>
 800cab0:	f7fa fc36 	bl	8007320 <__errno>
 800cab4:	2309      	movs	r3, #9
 800cab6:	6003      	str	r3, [r0, #0]
 800cab8:	f04f 34ff 	mov.w	r4, #4294967295
 800cabc:	4620      	mov	r0, r4
 800cabe:	b003      	add	sp, #12
 800cac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cac2:	2e02      	cmp	r6, #2
 800cac4:	d903      	bls.n	800cace <_swilseek+0x2c>
 800cac6:	f7fa fc2b 	bl	8007320 <__errno>
 800caca:	2316      	movs	r3, #22
 800cacc:	e7f3      	b.n	800cab6 <_swilseek+0x14>
 800cace:	2e01      	cmp	r6, #1
 800cad0:	d112      	bne.n	800caf8 <_swilseek+0x56>
 800cad2:	6843      	ldr	r3, [r0, #4]
 800cad4:	18e4      	adds	r4, r4, r3
 800cad6:	d4f6      	bmi.n	800cac6 <_swilseek+0x24>
 800cad8:	682b      	ldr	r3, [r5, #0]
 800cada:	260a      	movs	r6, #10
 800cadc:	466f      	mov	r7, sp
 800cade:	e9cd 3400 	strd	r3, r4, [sp]
 800cae2:	4630      	mov	r0, r6
 800cae4:	4639      	mov	r1, r7
 800cae6:	beab      	bkpt	0x00ab
 800cae8:	4606      	mov	r6, r0
 800caea:	4630      	mov	r0, r6
 800caec:	f7ff ffd4 	bl	800ca98 <checkerror>
 800caf0:	2800      	cmp	r0, #0
 800caf2:	dbe1      	blt.n	800cab8 <_swilseek+0x16>
 800caf4:	606c      	str	r4, [r5, #4]
 800caf6:	e7e1      	b.n	800cabc <_swilseek+0x1a>
 800caf8:	2e02      	cmp	r6, #2
 800cafa:	6803      	ldr	r3, [r0, #0]
 800cafc:	d1ec      	bne.n	800cad8 <_swilseek+0x36>
 800cafe:	260c      	movs	r6, #12
 800cb00:	466f      	mov	r7, sp
 800cb02:	9300      	str	r3, [sp, #0]
 800cb04:	4630      	mov	r0, r6
 800cb06:	4639      	mov	r1, r7
 800cb08:	beab      	bkpt	0x00ab
 800cb0a:	4606      	mov	r6, r0
 800cb0c:	4630      	mov	r0, r6
 800cb0e:	f7ff ffc3 	bl	800ca98 <checkerror>
 800cb12:	1c43      	adds	r3, r0, #1
 800cb14:	d0d0      	beq.n	800cab8 <_swilseek+0x16>
 800cb16:	4404      	add	r4, r0
 800cb18:	e7de      	b.n	800cad8 <_swilseek+0x36>

0800cb1a <_lseek>:
 800cb1a:	f7ff bfc2 	b.w	800caa2 <_swilseek>

0800cb1e <_swiclose>:
 800cb1e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cb20:	2402      	movs	r4, #2
 800cb22:	9001      	str	r0, [sp, #4]
 800cb24:	ad01      	add	r5, sp, #4
 800cb26:	4620      	mov	r0, r4
 800cb28:	4629      	mov	r1, r5
 800cb2a:	beab      	bkpt	0x00ab
 800cb2c:	4604      	mov	r4, r0
 800cb2e:	4620      	mov	r0, r4
 800cb30:	f7ff ffb2 	bl	800ca98 <checkerror>
 800cb34:	b003      	add	sp, #12
 800cb36:	bd30      	pop	{r4, r5, pc}

0800cb38 <_close>:
 800cb38:	b538      	push	{r3, r4, r5, lr}
 800cb3a:	4605      	mov	r5, r0
 800cb3c:	f7ff ff84 	bl	800ca48 <findslot>
 800cb40:	4604      	mov	r4, r0
 800cb42:	b930      	cbnz	r0, 800cb52 <_close+0x1a>
 800cb44:	f7fa fbec 	bl	8007320 <__errno>
 800cb48:	2309      	movs	r3, #9
 800cb4a:	6003      	str	r3, [r0, #0]
 800cb4c:	f04f 30ff 	mov.w	r0, #4294967295
 800cb50:	bd38      	pop	{r3, r4, r5, pc}
 800cb52:	3d01      	subs	r5, #1
 800cb54:	2d01      	cmp	r5, #1
 800cb56:	d809      	bhi.n	800cb6c <_close+0x34>
 800cb58:	4b07      	ldr	r3, [pc, #28]	@ (800cb78 <_close+0x40>)
 800cb5a:	689a      	ldr	r2, [r3, #8]
 800cb5c:	691b      	ldr	r3, [r3, #16]
 800cb5e:	429a      	cmp	r2, r3
 800cb60:	d104      	bne.n	800cb6c <_close+0x34>
 800cb62:	f04f 33ff 	mov.w	r3, #4294967295
 800cb66:	2000      	movs	r0, #0
 800cb68:	6023      	str	r3, [r4, #0]
 800cb6a:	e7f1      	b.n	800cb50 <_close+0x18>
 800cb6c:	6820      	ldr	r0, [r4, #0]
 800cb6e:	f7ff ffd6 	bl	800cb1e <_swiclose>
 800cb72:	2800      	cmp	r0, #0
 800cb74:	d0f5      	beq.n	800cb62 <_close+0x2a>
 800cb76:	e7eb      	b.n	800cb50 <_close+0x18>
 800cb78:	20000fb8 	.word	0x20000fb8

0800cb7c <_isatty>:
 800cb7c:	b570      	push	{r4, r5, r6, lr}
 800cb7e:	f7ff ff63 	bl	800ca48 <findslot>
 800cb82:	2409      	movs	r4, #9
 800cb84:	4605      	mov	r5, r0
 800cb86:	b920      	cbnz	r0, 800cb92 <_isatty+0x16>
 800cb88:	f7fa fbca 	bl	8007320 <__errno>
 800cb8c:	6004      	str	r4, [r0, #0]
 800cb8e:	2000      	movs	r0, #0
 800cb90:	bd70      	pop	{r4, r5, r6, pc}
 800cb92:	4620      	mov	r0, r4
 800cb94:	4629      	mov	r1, r5
 800cb96:	beab      	bkpt	0x00ab
 800cb98:	4604      	mov	r4, r0
 800cb9a:	2c01      	cmp	r4, #1
 800cb9c:	4620      	mov	r0, r4
 800cb9e:	d0f7      	beq.n	800cb90 <_isatty+0x14>
 800cba0:	f7fa fbbe 	bl	8007320 <__errno>
 800cba4:	2513      	movs	r5, #19
 800cba6:	4604      	mov	r4, r0
 800cba8:	2600      	movs	r6, #0
 800cbaa:	4628      	mov	r0, r5
 800cbac:	4631      	mov	r1, r6
 800cbae:	beab      	bkpt	0x00ab
 800cbb0:	4605      	mov	r5, r0
 800cbb2:	6025      	str	r5, [r4, #0]
 800cbb4:	e7eb      	b.n	800cb8e <_isatty+0x12>
	...

0800cbb8 <_init>:
 800cbb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbba:	bf00      	nop
 800cbbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cbbe:	bc08      	pop	{r3}
 800cbc0:	469e      	mov	lr, r3
 800cbc2:	4770      	bx	lr

0800cbc4 <_fini>:
 800cbc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbc6:	bf00      	nop
 800cbc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cbca:	bc08      	pop	{r3}
 800cbcc:	469e      	mov	lr, r3
 800cbce:	4770      	bx	lr
