#*****************************************************************************************
# Vivado (TM) v2022.2 (64-bit)
#
# CV32E40P.tcl: Tcl script for re-creating project 'CV32E40P'
#
# Generated by Vivado on Mon Jan 19 15:10:52 +0300 2026
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (CV32E40P.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_checker.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_data_decoder.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_gpio.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_instr_decoder.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_qspi_master.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_timer.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_uart.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/boot_rom.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/cv32e40p_axi_top.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/cv32e40p_pmp.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/div_sqrt_top_mvp.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/dual_port_ram_axi.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/obi_to_axi.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/periph_wrapper.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/simple_ram.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/soc_top.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/pulp_clock_gating.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/pulp_clock_cells.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/cluster_clock_gating.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/constrs_1/new/basys3.xdc"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/spiflash_model.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sim_1/new/tb_soc.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/utils_1/imports/synth_1/cb_filter.dcp"
#
# 3. The following remote source files that were added to the original project:-
#
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_dp.v"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_src_type.v"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_aligner.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/include/cv32e40p_pkg.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_alu.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_alu_div.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/include/cv32e40p_apu_core_pkg.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_apu_disp.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_compressed_decoder.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_controller.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_core.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_cs_registers.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/include/cv32e40p_fpu_pkg.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_decoder.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_ex_stage.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_ff_one.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_fifo.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_fp_wrapper.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_hwloop_regs.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_id_stage.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_if_stage.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_int_controller.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_load_store_unit.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_mult.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_obi_interface.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_popcnt.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_prefetch_buffer.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_prefetch_controller.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_register_file_ff.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_sim_clock_gate.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_sleep_unit.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_top.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_th_32.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/lzc.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/addr_decode.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/binary_to_gray.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cb_filter_pkg.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cb_filter.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cdc_2phase.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_2phase.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_gray.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/clk_div.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider_counter.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/counter.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_core_log.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/include/cv32e40p_rvfi_pkg.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/include/cv32e40p_tracer_pkg.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/pipe_freeze_trace.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/insn_trace.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_rvfi.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_instr_trace.svh"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_rvfi_trace.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/delta_counter.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/ecc_pkg.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/ecc_decode.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/ecc_encode.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/edge_detect.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/edge_propagator.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_rx.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_tx.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/exp_backoff.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/fall_through_register.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v1.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v2.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/fifo_v3.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/find_first_one.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_LFSR_8bit.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo_adv.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/gray_to_binary.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/id_queue.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/lfsr_16bit.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/lfsr_8bit.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/max_counter.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/mv_filter.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/onehot_to_bin.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/plru_tree.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/popcount.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/prioarbiter.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync_wedge.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/rrarbiter.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/rstgen.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/rstgen_bypass.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/serial_deglitch.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/shift_reg.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/spill_register.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/sram.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter_flushable.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_demux.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_fifo.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_filter.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_join.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_mux.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_omega_net.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_register.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_to_mem.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_xbar.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/sub_per_hash.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/sync.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/sync_wedge.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/unread.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_intf.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/include/common_cells/assertions.svh"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_apu_tracer.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_tracer.sv"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/component.xml"
#    "C:/Users/Bilgehann/Desktop/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sim_1/imports/CV32E40P/kaptan_axi_tb_behav.wcfg"
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_checker.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_data_decoder.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_gpio.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_instr_decoder.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_qspi_master.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_timer.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_uart.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/boot_rom.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/cv32e40p_axi_top.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/cv32e40p_pmp.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/div_sqrt_top_mvp.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/dual_port_ram_axi.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/obi_to_axi.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/periph_wrapper.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/simple_ram.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/soc_top.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/pulp_clock_gating.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/pulp_clock_cells.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/cluster_clock_gating.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/constrs_1/new/basys3.xdc"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/spiflash_model.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sim_1/new/tb_soc.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/utils_1/imports/synth_1/cb_filter.dcp"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  set files [list \
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_dp.v"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_src_type.v"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_aligner.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/include/cv32e40p_pkg.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_alu.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_alu_div.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/include/cv32e40p_apu_core_pkg.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_apu_disp.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_compressed_decoder.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_controller.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_core.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_cs_registers.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/include/cv32e40p_fpu_pkg.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_decoder.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_ex_stage.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_ff_one.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_fifo.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_fp_wrapper.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_hwloop_regs.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_id_stage.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_if_stage.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_int_controller.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_load_store_unit.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_mult.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_obi_interface.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_popcnt.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_prefetch_buffer.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_prefetch_controller.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_register_file_ff.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_sim_clock_gate.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_sleep_unit.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_top.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_th_32.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/lzc.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/addr_decode.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/binary_to_gray.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cb_filter_pkg.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cb_filter.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cdc_2phase.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_2phase.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_gray.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/clk_div.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider_counter.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/counter.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_core_log.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/include/cv32e40p_rvfi_pkg.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/include/cv32e40p_tracer_pkg.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/pipe_freeze_trace.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/insn_trace.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_rvfi.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_instr_trace.svh"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_rvfi_trace.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/delta_counter.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/ecc_pkg.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/ecc_decode.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/ecc_encode.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/edge_detect.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/edge_propagator.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_rx.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_tx.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/exp_backoff.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/fall_through_register.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v1.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v2.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/fifo_v3.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/find_first_one.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_LFSR_8bit.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo_adv.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/gray_to_binary.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/id_queue.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/lfsr_16bit.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/lfsr_8bit.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/max_counter.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/mv_filter.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/onehot_to_bin.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/plru_tree.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/popcount.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/prioarbiter.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync_wedge.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/rrarbiter.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/rstgen.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/rstgen_bypass.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/serial_deglitch.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/shift_reg.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/spill_register.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/sram.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter_flushable.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_demux.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_fifo.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_filter.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_join.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_mux.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_omega_net.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_register.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_to_mem.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_xbar.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/sub_per_hash.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/sync.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/sync_wedge.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/unread.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_intf.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/include/common_cells/assertions.svh"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_apu_tracer.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_tracer.sv"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/component.xml"]"\
 "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sim_1/imports/CV32E40P/kaptan_axi_tb_behav.wcfg"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find remote file $ifile "
      set status false
    }
  }

  set paths [list \
 "[file normalize "$origin_dir/../../../../../AppData/TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026"]"]"\
  ]
  foreach ipath $paths {
    if { ![file isdirectory $ipath] } {
      puts " Could not access $ipath "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "CV32E40P"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "CV32E40P.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7a35tcpg236-1

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "board_part" -value "digilentinc.com:basys3:part0:1.2" -objects $obj
set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/activehdl" -objects $obj
set_property -name "compxlib.funcsim" -value "1" -objects $obj
set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/modelsim" -objects $obj
set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/questa" -objects $obj
set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/riviera" -objects $obj
set_property -name "compxlib.timesim" -value "1" -objects $obj
set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/vcs" -objects $obj
set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
set_property -name "corecontainer.enable" -value "0" -objects $obj
set_property -name "customized_default_ip_location" -value "" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
set_property -name "enable_resource_estimation" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
set_property -name "ip.user_files_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_interface_inference_priority" -value "" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "legacy_ip_repo_paths" -value "" -objects $obj
set_property -name "local_ip_repo_leaf_dir_name" -value "ip_repo" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "platform.board_id" -value "basys3" -objects $obj
set_property -name "platform.default_output_type" -value "undefined" -objects $obj
set_property -name "platform.design_intent.datacenter" -value "undefined" -objects $obj
set_property -name "platform.design_intent.embedded" -value "undefined" -objects $obj
set_property -name "platform.design_intent.external_host" -value "undefined" -objects $obj
set_property -name "platform.design_intent.server_managed" -value "undefined" -objects $obj
set_property -name "platform.rom.debug_type" -value "0" -objects $obj
set_property -name "platform.rom.prom_type" -value "0" -objects $obj
set_property -name "platform.slrconstraintmode" -value "0" -objects $obj
set_property -name "preferred_sim_model" -value "rtl" -objects $obj
set_property -name "project_type" -value "Default" -objects $obj
set_property -name "pr_flow" -value "0" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "sim.ipstatic.source_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files/ipstatic" -objects $obj
set_property -name "sim.ipstatic.use_precompiled_libs" -value "0" -objects $obj
set_property -name "sim.use_ip_compiled_libs" -value "0" -objects $obj
set_property -name "simulator.activehdl_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.activehdl_install_dir" -value "" -objects $obj
set_property -name "simulator.modelsim_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.modelsim_install_dir" -value "" -objects $obj
set_property -name "simulator.questa_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.questa_install_dir" -value "" -objects $obj
set_property -name "simulator.riviera_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.riviera_install_dir" -value "" -objects $obj
set_property -name "simulator.vcs_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.vcs_install_dir" -value "" -objects $obj
set_property -name "simulator.xcelium_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.xcelium_install_dir" -value "" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "sim_compile_state" -value "1" -objects $obj
set_property -name "source_mgmt_mode" -value "All" -objects $obj
set_property -name "target_language" -value "Verilog" -objects $obj
set_property -name "target_simulator" -value "XSim" -objects $obj
set_property -name "tool_flow" -value "Vivado" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "40" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "40" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "40" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "40" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "40" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "40" -objects $obj
set_property -name "webtalk.xsim_launch_sim" -value "468" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC" -objects $obj
set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
set_property -name "xsim.radix" -value "hex" -objects $obj
set_property -name "xsim.time_unit" -value "ns" -objects $obj
set_property -name "xsim.trace_limit" -value "65536" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
if { $obj != {} } {
   set_property "ip_repo_paths" "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_dp.v"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_src_type.v"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_aligner.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/include/cv32e40p_pkg.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_alu.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_alu_div.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/include/cv32e40p_apu_core_pkg.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_apu_disp.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_compressed_decoder.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_controller.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_core.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_cs_registers.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/include/cv32e40p_fpu_pkg.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_decoder.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_ex_stage.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_ff_one.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_fifo.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_fp_wrapper.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_hwloop_regs.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_id_stage.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_if_stage.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_int_controller.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_load_store_unit.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_mult.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_obi_interface.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_popcnt.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_prefetch_buffer.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_prefetch_controller.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_register_file_ff.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_sim_clock_gate.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_sleep_unit.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_top.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_th_32.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/lzc.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/addr_decode.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/binary_to_gray.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cb_filter_pkg.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cb_filter.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cdc_2phase.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_2phase.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_gray.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/clk_div.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider_counter.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/counter.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_core_log.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/include/cv32e40p_rvfi_pkg.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/include/cv32e40p_tracer_pkg.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/pipe_freeze_trace.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/insn_trace.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_rvfi.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_instr_trace.svh"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_rvfi_trace.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/delta_counter.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/ecc_pkg.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/ecc_decode.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/ecc_encode.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/edge_detect.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/edge_propagator.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_rx.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_tx.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/exp_backoff.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/fall_through_register.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v1.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v2.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/fifo_v3.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/find_first_one.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_LFSR_8bit.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo_adv.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/gray_to_binary.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/id_queue.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/lfsr_16bit.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/lfsr_8bit.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/max_counter.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/mv_filter.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/onehot_to_bin.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/plru_tree.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/popcount.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/prioarbiter.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync_wedge.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/rrarbiter.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/rstgen.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/rstgen_bypass.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/serial_deglitch.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/shift_reg.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/spill_register.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/sram.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter_flushable.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_demux.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_fifo.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_filter.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_join.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_mux.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_omega_net.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_register.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_to_mem.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_xbar.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/sub_per_hash.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/sync.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/sync_wedge.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/unread.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_intf.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/include/common_cells/assertions.svh"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_apu_tracer.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_tracer.sv"] \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/component.xml"] \
]
add_files -norecurse -fileset $obj $files

# Add local files from the original project (-no_copy_sources specified)
set files [list \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_checker.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_data_decoder.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_gpio.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_instr_decoder.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_qspi_master.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_timer.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/axi_uart.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/boot_rom.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/cv32e40p_axi_top.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/cv32e40p_pmp.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/div_sqrt_top_mvp.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/dual_port_ram_axi.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/obi_to_axi.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/periph_wrapper.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/simple_ram.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/soc_top.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/pulp_clock_gating.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/pulp_clock_cells.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/cluster_clock_gating.sv" ]\
]
set added_files [add_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "1" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_dp.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_src_type.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_aligner.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/include/cv32e40p_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_alu.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_alu_div.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/include/cv32e40p_apu_core_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_apu_disp.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_compressed_decoder.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_controller.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_core.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_cs_registers.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/include/cv32e40p_fpu_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_decoder.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_ex_stage.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_ff_one.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_fifo.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_fp_wrapper.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_hwloop_regs.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_id_stage.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_if_stage.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_int_controller.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_load_store_unit.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_mult.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_obi_interface.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_popcnt.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_prefetch_buffer.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_prefetch_controller.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_register_file_ff.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_sim_clock_gate.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_sleep_unit.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/cv32e40p_top.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_th_32.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/lzc.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/addr_decode.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/binary_to_gray.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cb_filter_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cb_filter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cdc_2phase.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_2phase.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_gray.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/clk_div.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider_counter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/counter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_core_log.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/include/cv32e40p_rvfi_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/include/cv32e40p_tracer_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/pipe_freeze_trace.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/insn_trace.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_rvfi.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_instr_trace.svh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_rvfi_trace.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/delta_counter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/ecc_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/ecc_decode.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/ecc_encode.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/edge_detect.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/edge_propagator.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_rx.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_tx.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/exp_backoff.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/fall_through_register.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v1.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v2.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/fifo_v3.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/find_first_one.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_LFSR_8bit.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo_adv.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/gray_to_binary.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/id_queue.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/lfsr_16bit.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/lfsr_8bit.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/max_counter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/mv_filter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/onehot_to_bin.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/plru_tree.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/popcount.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/prioarbiter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync_wedge.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/rrarbiter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/rstgen.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/rstgen_bypass.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/serial_deglitch.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/shift_reg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/spill_register.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/deprecated/sram.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter_flushable.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_demux.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_fifo.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_filter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_join.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_mux.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_omega_net.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_register.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_to_mem.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_xbar.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/sub_per_hash.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/sync.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/sync_wedge.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/unread.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/src/stream_intf.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/include/common_cells/assertions.svh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_apu_tracer.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/cv32e40p-master/bhv/cv32e40p_tracer.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/imports/TEKNOFEST 2026/component.xml"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "IP-XACT" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "" -objects $file_obj


# Set 'sources_1' fileset file properties for local files
set file "new/axi_checker.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/axi_data_decoder.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/axi_gpio.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/axi_instr_decoder.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/axi_qspi_master.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/axi_timer.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/axi_uart.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/boot_rom.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/cv32e40p_axi_top.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/cv32e40p_pmp.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/div_sqrt_top_mvp.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/dual_port_ram_axi.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/obi_to_axi.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/periph_wrapper.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/simple_ram.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/soc_top.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/pulp_clock_gating.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/pulp_clock_cells.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/cluster_clock_gating.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "dataflow_viewer_settings" -value "min_width=16" -objects $obj
set_property -name "design_mode" -value "RTL" -objects $obj
set_property -name "edif_extra_search_paths" -value "" -objects $obj
set_property -name "elab_link_dcps" -value "1" -objects $obj
set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "include_dirs" -value "[file normalize "$origin_dir/../../../../TEKNOFEST"] [file normalize "$origin_dir/../../../../../AppData/Roaming/Xilinx/Vivado/2026/cv32e40p-master/rtl/include"] [file normalize "$origin_dir/../../../../TEKNOFEST"] [file normalize "$origin_dir/../../../../../AppData/Roaming/Xilinx/Vivado/2026/cv32e40p-master/rtl/vendor/pulp_platform_common_cells/include"]" -objects $obj
set_property -name "lib_map_file" -value "" -objects $obj
set_property -name "loop_count" -value "1000" -objects $obj
set_property -name "name" -value "sources_1" -objects $obj
set_property -name "top" -value "soc_top" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "verilog_version" -value "verilog_2001" -objects $obj
set_property -name "vhdl_version" -value "vhdl_2k" -objects $obj

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Add local files from the original project (-no_copy_sources specified)
set files [list \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci" ]\
]
set added_files [add_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "clk_wiz_0/clk_wiz_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/constrs_1/new/basys3.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "new/basys3.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "constrs_type" -value "XDC" -objects $obj
set_property -name "name" -value "constrs_1" -objects $obj
set_property -name "target_constrs_file" -value "" -objects $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
set files [list \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sim_1/imports/CV32E40P/kaptan_axi_tb_behav.wcfg"] \
]
add_files -norecurse -fileset $obj $files

# Add local files from the original project (-no_copy_sources specified)
set files [list \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sources_1/new/spiflash_model.sv" ]\
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sim_1/new/tb_soc.sv" ]\
]
set added_files [add_files -fileset sim_1 $files]

# Set 'sim_1' fileset file properties for remote files
set file "$origin_dir/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/sim_1/imports/CV32E40P/kaptan_axi_tb_behav.wcfg"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj


# Set 'sim_1' fileset file properties for local files
set file "new/spiflash_model.sv"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "0" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "new/tb_soc.sv"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "32bit" -value "0" -objects $obj
set_property -name "configure_for_gui_mode" -value "0" -objects $obj
set_property -name "force_compile_glbl" -value "0" -objects $obj
set_property -name "force_no_compile_glbl" -value "0" -objects $obj
set_property -name "generate_scripts_only" -value "0" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "hbs.configure_design_for_hier_access" -value "1" -objects $obj
set_property -name "hw_emu.debug_mode" -value "wdb" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "incremental" -value "1" -objects $obj
set_property -name "name" -value "sim_1" -objects $obj
set_property -name "nl.cell" -value "" -objects $obj
set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
set_property -name "nl.process_corner" -value "slow" -objects $obj
set_property -name "nl.rename_top" -value "" -objects $obj
set_property -name "nl.sdf_anno" -value "1" -objects $obj
set_property -name "nl.write_all_overrides" -value "0" -objects $obj
set_property -name "simmodel_value_check" -value "1" -objects $obj
set_property -name "simulator_launch_mode" -value "off" -objects $obj
set_property -name "source_set" -value "sources_1" -objects $obj
set_property -name "systemc_include_dirs" -value "" -objects $obj
set_property -name "top" -value "tb_soc" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
set_property -name "transport_int_delay" -value "0" -objects $obj
set_property -name "transport_path_delay" -value "0" -objects $obj
set_property -name "unifast" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "xelab.dll" -value "0" -objects $obj
set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
set_property -name "xsim.compile.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.coverage.celldefine" -value "0" -objects $obj
set_property -name "xsim.elaborate.coverage.dir" -value "" -objects $obj
set_property -name "xsim.elaborate.coverage.library" -value "0" -objects $obj
set_property -name "xsim.elaborate.coverage.name" -value "" -objects $obj
set_property -name "xsim.elaborate.coverage.type" -value "" -objects $obj
set_property -name "xsim.elaborate.debug_level" -value "all" -objects $obj
set_property -name "xsim.elaborate.link.c" -value "" -objects $obj
set_property -name "xsim.elaborate.link.sysc" -value "" -objects $obj
set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
set_property -name "xsim.elaborate.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.simulate.add_positional" -value "0" -objects $obj
set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.no_quit" -value "0" -objects $obj
set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
set_property -name "xsim.simulate.saif" -value "" -objects $obj
set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
set_property -name "xsim.simulate.wdb" -value "" -objects $obj
set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Add local files from the original project (-no_copy_sources specified)
set files [list \
 [file normalize "${origin_dir}/../../../../TEKNOFEST 2026/CV32E40P/CV32E40P.srcs/utils_1/imports/synth_1/cb_filter.dcp" ]\
]
set added_files [add_files -fileset utils_1 $files]

# Set 'utils_1' fileset file properties for remote files
# None

# Set 'utils_1' fileset file properties for local files
set file "synth_1/cb_filter.dcp"
set file_obj [get_files -of_objects [get_filesets utils_1] [list "*$file"]]
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "netlist_only" -value "0" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]
set_property -name "name" -value "utils_1" -objects $obj

set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xc7a35tcpg236-1 -flow {Vivado Synthesis 2022} -strategy "Flow_PerfOptimized_high" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2022" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Utilization - Synth Design" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs synth_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold" -objects $obj
set_property -name "flow" -value "Vivado Synthesis 2022" -objects $obj
set_property -name "name" -value "synth_1" -objects $obj
set_property -name "needs_refresh" -value "0" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "$proj_dir/CV32E40P.srcs/utils_1/imports/synth_1/cb_filter.dcp" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "auto_rqs.suggestion_run" -value "" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "write_incremental_synth_checkpoint" -value "0" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/CV32E40P.srcs/utils_1/imports/synth_1" -objects $obj
set_property -name "min_rqa_score" -value "0" -objects $obj
set_property -name "strategy" -value "Flow_PerfOptimized_high" -objects $obj
set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
set_property -name "steps.synth_design.args.directive" -value "PerformanceOptimized" -objects $obj
set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
set_property -name "steps.synth_design.args.no_retiming" -value "0" -objects $obj
set_property -name "steps.synth_design.args.fsm_extraction" -value "one_hot" -objects $obj
set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "1" -objects $obj
set_property -name "steps.synth_design.args.resource_sharing" -value "off" -objects $obj
set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.no_lc" -value "1" -objects $obj
set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
set_property -name "steps.synth_design.args.shreg_min_size" -value "5" -objects $obj
set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
set_property -name "steps.synth_design.args.incremental_mode" -value "default" -objects $obj
set_property -name "steps.synth_design.args.more options" -value "" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xc7a35tcpg236-1 -flow {Vivado Implementation 2022} -strategy "Performance_Explore" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Performance_Explore" [get_runs impl_1]
  set_property flow "Vivado Implementation 2022" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Design Initialization" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "DRC - Opt Design" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Power Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "IO - Place Design" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Utilization - Place Design" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Control Sets - Place Design" -objects $obj
set_property -name "options.verbose" -value "1" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Place Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Place Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Place Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Place Power Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Place Phys Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "DRC - Route Design" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Methodology - Route Design" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Power - Route Design" -objects $obj
set_property -name "options.advisory" -value "0" -objects $obj
set_property -name "options.xpe" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Route Status - Route Design" -objects $obj
set_property -name "options.of_objects" -value "" -objects $obj
set_property -name "options.route_type" -value "" -objects $obj
set_property -name "options.list_all_nets" -value "0" -objects $obj
set_property -name "options.show_all" -value "0" -objects $obj
set_property -name "options.has_routing" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Timing Summary - Route Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Route Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Clock Utilization - Route Design" -objects $obj
set_property -name "options.write_xdc" -value "0" -objects $obj
set_property -name "options.clock_roots_only" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Bus Skew - Route Design" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Route Phys Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Bus Skew - Post-Route Phys Opt Design" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Uses multiple algorithms for optimization, placement, and routing to get potentially better results." -objects $obj
set_property -name "flow" -value "Vivado Implementation 2022" -objects $obj
set_property -name "name" -value "impl_1" -objects $obj
set_property -name "needs_refresh" -value "0" -objects $obj
set_property -name "pr_configuration" -value "" -objects $obj
set_property -name "dfx_mode" -value "STANDARD" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "0" -objects $obj
set_property -name "incremental_checkpoint.directive" -value "" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "ml_strategy_runs" -value "" -objects $obj
set_property -name "auto_rqs" -value "0" -objects $obj
set_property -name "auto_rqs.directory" -value "$proj_dir/CV32E40P.srcs/utils_1/imports/impl_1" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/CV32E40P.srcs/utils_1/imports/impl_1" -objects $obj
set_property -name "min_rqa_score" -value "0" -objects $obj
set_property -name "strategy" -value "Performance_Explore" -objects $obj
set_property -name "steps.init_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.init_design.tcl.post" -value "" -objects $obj
set_property -name "steps.init_design.args.more options" -value "" -objects $obj
set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
set_property -name "steps.opt_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
set_property -name "steps.place_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.place_design.args.more options" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.phys_opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.phys_opt_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
set_property -name "steps.route_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.route_design.args.more options" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.bin_file" -value "1" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.clocks" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.gth" -value "1" -objects $obj
set_property -name "statistics.gtp" -value "1" -objects $obj
set_property -name "statistics.gtx" -value "1" -objects $obj
set_property -name "statistics.gtz" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.logic" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.phaser" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.pl_static" -value "1" -objects $obj
set_property -name "statistics.ps7" -value "1" -objects $obj
set_property -name "statistics.ps" -value "1" -objects $obj
set_property -name "statistics.ps_static" -value "1" -objects $obj
set_property -name "statistics.signals" -value "1" -objects $obj
set_property -name "statistics.total_power" -value "1" -objects $obj
set_property -name "statistics.transceiver" -value "1" -objects $obj
set_property -name "statistics.xadc" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.ths" -value "1" -objects $obj
set_property -name "statistics.tns" -value "1" -objects $obj
set_property -name "statistics.tpws" -value "1" -objects $obj
set_property -name "statistics.wbss" -value "1" -objects $obj
set_property -name "statistics.whs" -value "1" -objects $obj
set_property -name "statistics.wns" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Table" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj
set_property -name "run.step" -value "place_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
