`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Module Name:    ethernet_test
//////////////////////////////////////////////////////////////////////////////////
module ethernet_test(
					input  reset_n,                           
					input  fpga_gclk,                   
					output e_reset,
//               output CLK_25_ASIC,
                    output e_mdc,
					inout  e_mdio,
		
            
					input  e_rxc,                       //125Mhz ethernet gmii rx clock
					input  e_rxdv,	
					input  e_rxer,						
					input  [7:0] e_rxd,        

					input  e_txc,                     //25Mhz ethernet mii tx clock         
					output e_gtxc,                    //25Mhz ethernet gmii tx clock  
					output e_txen, 
					output e_txer, 					
					output [7:0] e_txd	 
    );

wire [31:0] ram_wr_data;
wire [31:0] ram_rd_data;
wire [8:0] ram_wr_addr;
wire [8:0] ram_rd_addr;

assign e_gtxc=e_rxc;	                //gtxcè¾“å‡º125Mhzçš„æ—¶é’?
assign e_reset = 1'b1; 

wire [31:0] datain_reg;
         
wire [3:0] tx_state;
wire [3:0] rx_state;
wire [15:0] rx_total_length;          //rx çš„IPåŒ…çš„é•¿åº¦
wire [15:0] tx_total_length;          //tx çš„IPåŒ…çš„é•¿åº¦
wire [15:0] rx_data_length;           //rx çš„UDPçš„æ•°æ®åŒ…é•¿åº¦
wire [15:0] tx_data_length;           //rx çš„UDPçš„æ•°æ®åŒ…é•¿åº¦

wire data_receive;
reg ram_wr_finish;

reg [31:0] udp_data [4:0];                        //å­˜å‚¨å‘é?å­—ç¬?
reg ram_wren_i;
reg [8:0] ram_addr_i;
reg [31:0] ram_data_i;
reg [4:0] i;

wire data_o_valid;
wire wea;
wire [8:0] addra;
wire [31:0] dina;

assign wea=ram_wr_finish?data_o_valid:ram_wren_i;
assign addra=ram_wr_finish?ram_wr_addr:ram_addr_i;
assign dina=ram_wr_finish?ram_wr_data:ram_data_i;

assign tx_data_length=data_receive?rx_data_length:16'd28;
assign tx_total_length=data_receive?rx_total_length:16'd48;

////////udpå‘é?å’Œæ¥æ”¶ç¨‹åº/////////////////// 
udp u1(
	.reset_n(reset_n),
	.e_rxc(e_rxc),
	.e_rxd(e_rxd),
   .e_rxdv(e_rxdv),
	.e_txen(e_txen),
	.e_txd(e_txd),
	.e_txer(e_txer),		
	
	.data_o_valid(data_o_valid),                    //æ•°æ®æ¥æ”¶æœ‰æ•ˆä¿¡å·,å†™å…¥RAM/
	.ram_wr_data(ram_wr_data),                      //æ¥æ”¶åˆ°çš„32bitæ•°æ®å†™å…¥RAM/	
	.rx_total_length(rx_total_length),              //æ¥æ”¶IPåŒ…çš„æ€»é•¿åº?/
	.rx_state(rx_state),                            //for chipscope test
	.rx_data_length(rx_data_length),                //æ¥æ”¶IPåŒ…çš„æ•°æ®é•¿åº¦/	
	.ram_wr_addr(ram_wr_addr),                      //ramå†™æ•°æ®åœ°å?
	.data_receive(data_receive),                    //æ¥æ”¶åˆ°ä»¥å¤ªç½‘æ•°æ®åŒ…æ ‡å¿?

	.ram_rd_data(ram_rd_data),                      //RAMè¯»å‡ºçš?32bitæ•°æ®/
	.tx_state(tx_state),                            //for chipscope test

	.tx_data_length(tx_data_length),                //å‘é?IPåŒ…çš„æ•°æ®é•¿åº¦/	
	.tx_total_length(tx_total_length),              //æ¥å‘é€IPåŒ…çš„æ€»é•¿åº?/
	.ram_rd_addr(ram_rd_addr)                       //ramè¯»æ•°æ®åœ°å?

	);

//////////ramç”¨äºå­˜å‚¨ä»¥å¤ªç½‘æ¥æ”¶åˆ°çš„æ•°æ®æˆ–æµ‹è¯•æ•°æ®///////////////////
dist_mem_gen_0 ram_inst (
    .a(addra),
    .d(dina),
    .dpra(ram_rd_addr),
    .clk(e_rxc),
    .we(wea),
    .dpo(ram_rd_data)
);

/********************************************/
//å­˜å‚¨å¾…å‘é€çš„å­—ç¬¦
/********************************************/
always @(*)
begin     //å®šä¹‰å‘é?çš„å­—ç¬¦
	udp_data[0]<={8'd72,8'd69,8'd76,8'd76};   //å­˜å‚¨å­—ç¬¦'H' 'E' 'L' 'L' 
	udp_data[1]<={8'd79,8'd32,8'd81,8'd77};   //å­˜å‚¨å­—ç¬¦'O' 'ç©ºæ ¼' 'Q' 'M' 
    udp_data[2]<={8'd84,8'd69,8'd67,8'd72};   //å­˜å‚¨å­—ç¬¦'T' 'E' 'C' 'H'
	udp_data[3]<={8'd32,8'd66,8'd79,8'd65};   //å­˜å‚¨å­—ç¬¦'ç©ºæ ¼' 'B' 'O' 'A' 	 
	udp_data[4]<={8'd82,8'd68,8'd10,8'd13};   //å­˜å‚¨å­—ç¬¦'R' 'D' 'æ¢è¡Œç¬?' 'å›è½¦ç¬?'                            
end 

//////////RAMå†™å…¥é»˜è®¤å‘é?çš„æ•°æ®//////////////////
always@(negedge e_rxc)
begin	
  if(reset_n==1'b0) begin
     ram_wr_finish<=1'b0;
	  ram_addr_i<=0;
	  ram_data_i<=0;
	  i<=0;
  end
  else begin
     if(i==5) begin
        ram_wr_finish<=1'b1;
        ram_wren_i<=1'b0;		  
     end
     else begin
        ram_wren_i<=1'b1;
		  ram_addr_i<=ram_addr_i+1'b1;
		  ram_data_i<=udp_data[i];
		  i<=i+1'b1;
	  end
  end 
end 

endmodule
