{
  "module_name": "rcar_lvds_regs.h",
  "hash_id": "491b21b44d2436109e8b90d2f9987caf872c5459c359984541a593307f4fdd31",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/renesas/rcar-du/rcar_lvds_regs.h",
  "human_readable_source": " \n \n\n#ifndef __RCAR_LVDS_REGS_H__\n#define __RCAR_LVDS_REGS_H__\n\n#define LVDCR0\t\t\t\t0x0000\n#define LVDCR0_DUSEL\t\t\t(1 << 15)\n#define LVDCR0_DMD\t\t\t(1 << 12)\t\t \n#define LVDCR0_LVMD_MASK\t\t(0xf << 8)\n#define LVDCR0_LVMD_SHIFT\t\t8\n#define LVDCR0_PLLON\t\t\t(1 << 4)\n#define LVDCR0_PWD\t\t\t(1 << 2)\t\t \n#define LVDCR0_BEN\t\t\t(1 << 2)\t\t \n#define LVDCR0_LVEN\t\t\t(1 << 1)\n#define LVDCR0_LVRES\t\t\t(1 << 0)\n\n#define LVDCR1\t\t\t\t0x0004\n#define LVDCR1_CKSEL\t\t\t(1 << 15)\t\t \n#define LVDCR1_CHSTBY(n)\t\t(3 << (2 + (n) * 2))\n#define LVDCR1_CLKSTBY\t\t\t(3 << 0)\n\n#define LVDPLLCR\t\t\t0x0008\n \n#define LVDPLLCR_CEEN\t\t\t(1 << 14)\n#define LVDPLLCR_FBEN\t\t\t(1 << 13)\n#define LVDPLLCR_COSEL\t\t\t(1 << 12)\n#define LVDPLLCR_PLLDLYCNT_150M\t\t(0x1bf << 0)\n#define LVDPLLCR_PLLDLYCNT_121M\t\t(0x22c << 0)\n#define LVDPLLCR_PLLDLYCNT_60M\t\t(0x77b << 0)\n#define LVDPLLCR_PLLDLYCNT_38M\t\t(0x69a << 0)\n#define LVDPLLCR_PLLDLYCNT_MASK\t\t(0x7ff << 0)\n \n#define LVDPLLCR_PLLDIVCNT_42M\t\t(0x014cb << 0)\n#define LVDPLLCR_PLLDIVCNT_85M\t\t(0x00a45 << 0)\n#define LVDPLLCR_PLLDIVCNT_128M\t\t(0x006c3 << 0)\n#define LVDPLLCR_PLLDIVCNT_148M\t\t(0x046c1 << 0)\n#define LVDPLLCR_PLLDIVCNT_MASK\t\t(0x7ffff << 0)\n \n#define LVDPLLCR_PLLON\t\t\t(1 << 22)\n#define LVDPLLCR_PLLSEL_PLL0\t\t(0 << 20)\n#define LVDPLLCR_PLLSEL_LVX\t\t(1 << 20)\n#define LVDPLLCR_PLLSEL_PLL1\t\t(2 << 20)\n#define LVDPLLCR_CKSEL_LVX\t\t(1 << 17)\n#define LVDPLLCR_CKSEL_EXTAL\t\t(3 << 17)\n#define LVDPLLCR_CKSEL_DU_DOTCLKIN(n)\t((5 + (n) * 2) << 17)\n#define LVDPLLCR_OCKSEL\t\t\t(1 << 16)\n#define LVDPLLCR_STP_CLKOUTE\t\t(1 << 14)\n#define LVDPLLCR_OUTCLKSEL\t\t(1 << 12)\n#define LVDPLLCR_CLKOUT\t\t\t(1 << 11)\n#define LVDPLLCR_PLLE(n)\t\t((n) << 10)\n#define LVDPLLCR_PLLN(n)\t\t((n) << 3)\n#define LVDPLLCR_PLLM(n)\t\t((n) << 0)\n\n#define LVDCTRCR\t\t\t0x000c\n#define LVDCTRCR_CTR3SEL_ZERO\t\t(0 << 12)\n#define LVDCTRCR_CTR3SEL_ODD\t\t(1 << 12)\n#define LVDCTRCR_CTR3SEL_CDE\t\t(2 << 12)\n#define LVDCTRCR_CTR3SEL_MASK\t\t(7 << 12)\n#define LVDCTRCR_CTR2SEL_DISP\t\t(0 << 8)\n#define LVDCTRCR_CTR2SEL_ODD\t\t(1 << 8)\n#define LVDCTRCR_CTR2SEL_CDE\t\t(2 << 8)\n#define LVDCTRCR_CTR2SEL_HSYNC\t\t(3 << 8)\n#define LVDCTRCR_CTR2SEL_VSYNC\t\t(4 << 8)\n#define LVDCTRCR_CTR2SEL_MASK\t\t(7 << 8)\n#define LVDCTRCR_CTR1SEL_VSYNC\t\t(0 << 4)\n#define LVDCTRCR_CTR1SEL_DISP\t\t(1 << 4)\n#define LVDCTRCR_CTR1SEL_ODD\t\t(2 << 4)\n#define LVDCTRCR_CTR1SEL_CDE\t\t(3 << 4)\n#define LVDCTRCR_CTR1SEL_HSYNC\t\t(4 << 4)\n#define LVDCTRCR_CTR1SEL_MASK\t\t(7 << 4)\n#define LVDCTRCR_CTR0SEL_HSYNC\t\t(0 << 0)\n#define LVDCTRCR_CTR0SEL_VSYNC\t\t(1 << 0)\n#define LVDCTRCR_CTR0SEL_DISP\t\t(2 << 0)\n#define LVDCTRCR_CTR0SEL_ODD\t\t(3 << 0)\n#define LVDCTRCR_CTR0SEL_CDE\t\t(4 << 0)\n#define LVDCTRCR_CTR0SEL_MASK\t\t(7 << 0)\n\n#define LVDCHCR\t\t\t\t0x0010\n#define LVDCHCR_CHSEL_CH(n, c)\t\t((((c) - (n)) & 3) << ((n) * 4))\n#define LVDCHCR_CHSEL_MASK(n)\t\t(3 << ((n) * 4))\n\n \n#define LVDSTRIPE\t\t\t0x0014\n#define LVDSTRIPE_ST_TRGSEL_DISP\t(0 << 2)\n#define LVDSTRIPE_ST_TRGSEL_HSYNC_R\t(1 << 2)\n#define LVDSTRIPE_ST_TRGSEL_HSYNC_F\t(2 << 2)\n#define LVDSTRIPE_ST_SWAP\t\t(1 << 1)\n#define LVDSTRIPE_ST_ON\t\t\t(1 << 0)\n\n#define LVDSCR\t\t\t\t0x0018\n#define LVDSCR_DEPTH(n)\t\t\t(((n) - 1) << 29)\n#define LVDSCR_BANDSET\t\t\t(1 << 28)\n#define LVDSCR_TWGCNT(n)\t\t((((n) - 256) / 16) << 24)\n#define LVDSCR_SDIV(n)\t\t\t((n) << 22)\n#define LVDSCR_MODE\t\t\t(1 << 21)\n#define LVDSCR_RSTN\t\t\t(1 << 20)\n\n#define LVDDIV\t\t\t\t0x001c\n#define LVDDIV_DIVSEL\t\t\t(1 << 8)\n#define LVDDIV_DIVRESET\t\t\t(1 << 7)\n#define LVDDIV_DIVSTP\t\t\t(1 << 6)\n#define LVDDIV_DIV(n)\t\t\t((n) << 0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}