// Seed: 3698521811
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output reg id_1;
  parameter id_3 = 1;
  always begin : LABEL_0
    id_1 <= id_3;
    $signed(42);
    ;
  end
  logic id_4 = id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  output reg id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign modCall_1.id_1 = 0;
  logic id_3 = -1'd0;
  for (id_4 = -1; 1 + id_4; id_3 = 1) always id_2 = id_4;
endmodule
module module_2 (
    input wire id_0,
    input wor id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4[-1 'b0 : -1],
    input supply1 id_5,
    input tri0 id_6,
    input wand id_7,
    input uwire id_8,
    input tri1 id_9,
    input supply0 id_10
    , id_16,
    input uwire id_11,
    input tri0 id_12,
    input supply1 id_13,
    input wor id_14
);
  assign id_16 = 1;
  assign id_16 = id_12;
endmodule
module module_3 #(
    parameter id_11 = 32'd99
) (
    output supply0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply0 id_3,
    output wor id_4,
    output wor id_5,
    input supply0 id_6,
    output supply0 id_7
    , id_24, id_25,
    input tri1 id_8,
    input supply0 id_9,
    input wor id_10,
    input tri0 _id_11[1 : id_11],
    input tri0 id_12,
    output uwire id_13,
    output supply1 id_14,
    input tri id_15,
    output wor id_16,
    input tri0 id_17,
    output uwire id_18,
    output wor void id_19,
    input uwire id_20,
    input supply0 id_21,
    output tri0 id_22
);
  tri id_26 = 1, id_27;
  assign id_27 = -1;
  module_2 modCall_1 (
      id_20,
      id_10,
      id_8,
      id_9,
      id_8,
      id_20,
      id_21,
      id_8,
      id_15,
      id_9,
      id_10,
      id_8,
      id_8,
      id_17,
      id_12
  );
  assign modCall_1.id_6 = 0;
endmodule
