vendor_name = ModelSim
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/regfile32x8.sv
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter.sv
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/instructionROM.sv
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testPC.sv
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform.vwf
source_file = 1, CS141Ldup.bdf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmoduledup.sv
source_file = 1, UNTAMPEREDCS141L.bdf
source_file = 1, UNTAMPERED2CS141L.bdf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform1.vwf
source_file = 1, aluTest.bdf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testerROM.sv
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/instructionDecode.sv
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform2.vwf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform3.vwf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform4.vwf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform5.vwf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform6.vwf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform7.vwf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform8.vwf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform9.vwf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/datamem.v
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/single_port_ram_with_init.v
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/pipeline0.sv
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/IF_ID.sv
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/ID_REG.sv
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/M_WB.sv
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/REG_ALU.sv
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/ALU_M.sv
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform10.vwf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform11.vwf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform12.vwf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform13.vwf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform14.vwf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform15.vwf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform16.vwf
source_file = 1, CS141L_bup.bdf
source_file = 1, BACKUP_CS141L.bdf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform17.vwf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/test_instructionDecode.bdf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141Lxx.bdf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform18.vwf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/Waveform19.vwf
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv
source_file = 1, c:/altera/14.1/quartus/libraries/others/maxplus2/21mux.bdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/db/mux_erc.tdf
design_name = CS141L
instance = comp, \clksignal~output , clksignal~output, CS141L, 1
instance = comp, \IFID_pcResetFlagOut~output , IFID_pcResetFlagOut~output, CS141L, 1
instance = comp, \IFID_labelPassFlagOut~output , IFID_labelPassFlagOut~output, CS141L, 1
instance = comp, \id_immediateFlag~output , id_immediateFlag~output, CS141L, 1
instance = comp, \id_signFlag~output , id_signFlag~output, CS141L, 1
instance = comp, \id_labelFlag~output , id_labelFlag~output, CS141L, 1
instance = comp, \id_branchFlag~output , id_branchFlag~output, CS141L, 1
instance = comp, \id_haltFlag~output , id_haltFlag~output, CS141L, 1
instance = comp, \id_outputPCResetFlag~output , id_outputPCResetFlag~output, CS141L, 1
instance = comp, \id_labelValue[7]~output , id_labelValue[7]~output, CS141L, 1
instance = comp, \id_labelValue[6]~output , id_labelValue[6]~output, CS141L, 1
instance = comp, \id_labelValue[5]~output , id_labelValue[5]~output, CS141L, 1
instance = comp, \id_labelValue[4]~output , id_labelValue[4]~output, CS141L, 1
instance = comp, \id_labelValue[3]~output , id_labelValue[3]~output, CS141L, 1
instance = comp, \id_labelValue[2]~output , id_labelValue[2]~output, CS141L, 1
instance = comp, \id_labelValue[1]~output , id_labelValue[1]~output, CS141L, 1
instance = comp, \id_labelValue[0]~output , id_labelValue[0]~output, CS141L, 1
instance = comp, \id_opcode[3]~output , id_opcode[3]~output, CS141L, 1
instance = comp, \id_opcode[2]~output , id_opcode[2]~output, CS141L, 1
instance = comp, \id_opcode[1]~output , id_opcode[1]~output, CS141L, 1
instance = comp, \id_opcode[0]~output , id_opcode[0]~output, CS141L, 1
instance = comp, \id_rd[3]~output , id_rd[3]~output, CS141L, 1
instance = comp, \id_rd[2]~output , id_rd[2]~output, CS141L, 1
instance = comp, \id_rd[1]~output , id_rd[1]~output, CS141L, 1
instance = comp, \id_rd[0]~output , id_rd[0]~output, CS141L, 1
instance = comp, \id_rs[3]~output , id_rs[3]~output, CS141L, 1
instance = comp, \id_rs[2]~output , id_rs[2]~output, CS141L, 1
instance = comp, \id_rs[1]~output , id_rs[1]~output, CS141L, 1
instance = comp, \id_rs[0]~output , id_rs[0]~output, CS141L, 1
instance = comp, \id_rt[3]~output , id_rt[3]~output, CS141L, 1
instance = comp, \id_rt[2]~output , id_rt[2]~output, CS141L, 1
instance = comp, \id_rt[1]~output , id_rt[1]~output, CS141L, 1
instance = comp, \id_rt[0]~output , id_rt[0]~output, CS141L, 1
instance = comp, \id_value[7]~output , id_value[7]~output, CS141L, 1
instance = comp, \id_value[6]~output , id_value[6]~output, CS141L, 1
instance = comp, \id_value[5]~output , id_value[5]~output, CS141L, 1
instance = comp, \id_value[4]~output , id_value[4]~output, CS141L, 1
instance = comp, \id_value[3]~output , id_value[3]~output, CS141L, 1
instance = comp, \id_value[2]~output , id_value[2]~output, CS141L, 1
instance = comp, \id_value[1]~output , id_value[1]~output, CS141L, 1
instance = comp, \id_value[0]~output , id_value[0]~output, CS141L, 1
instance = comp, \IFID_instructionOut[7]~output , IFID_instructionOut[7]~output, CS141L, 1
instance = comp, \IFID_instructionOut[6]~output , IFID_instructionOut[6]~output, CS141L, 1
instance = comp, \IFID_instructionOut[5]~output , IFID_instructionOut[5]~output, CS141L, 1
instance = comp, \IFID_instructionOut[4]~output , IFID_instructionOut[4]~output, CS141L, 1
instance = comp, \IFID_instructionOut[3]~output , IFID_instructionOut[3]~output, CS141L, 1
instance = comp, \IFID_instructionOut[2]~output , IFID_instructionOut[2]~output, CS141L, 1
instance = comp, \IFID_instructionOut[1]~output , IFID_instructionOut[1]~output, CS141L, 1
instance = comp, \IFID_instructionOut[0]~output , IFID_instructionOut[0]~output, CS141L, 1
instance = comp, \IFID_pcOut[7]~output , IFID_pcOut[7]~output, CS141L, 1
instance = comp, \IFID_pcOut[6]~output , IFID_pcOut[6]~output, CS141L, 1
instance = comp, \IFID_pcOut[5]~output , IFID_pcOut[5]~output, CS141L, 1
instance = comp, \IFID_pcOut[4]~output , IFID_pcOut[4]~output, CS141L, 1
instance = comp, \IFID_pcOut[3]~output , IFID_pcOut[3]~output, CS141L, 1
instance = comp, \IFID_pcOut[2]~output , IFID_pcOut[2]~output, CS141L, 1
instance = comp, \IFID_pcOut[1]~output , IFID_pcOut[1]~output, CS141L, 1
instance = comp, \IFID_pcOut[0]~output , IFID_pcOut[0]~output, CS141L, 1
instance = comp, \pcl_outPC[7]~output , pcl_outPC[7]~output, CS141L, 1
instance = comp, \pcl_outPC[6]~output , pcl_outPC[6]~output, CS141L, 1
instance = comp, \pcl_outPC[5]~output , pcl_outPC[5]~output, CS141L, 1
instance = comp, \pcl_outPC[4]~output , pcl_outPC[4]~output, CS141L, 1
instance = comp, \pcl_outPC[3]~output , pcl_outPC[3]~output, CS141L, 1
instance = comp, \pcl_outPC[2]~output , pcl_outPC[2]~output, CS141L, 1
instance = comp, \pcl_outPC[1]~output , pcl_outPC[1]~output, CS141L, 1
instance = comp, \pcl_outPC[0]~output , pcl_outPC[0]~output, CS141L, 1
instance = comp, \romQ[7]~output , romQ[7]~output, CS141L, 1
instance = comp, \romQ[6]~output , romQ[6]~output, CS141L, 1
instance = comp, \romQ[5]~output , romQ[5]~output, CS141L, 1
instance = comp, \romQ[4]~output , romQ[4]~output, CS141L, 1
instance = comp, \romQ[3]~output , romQ[3]~output, CS141L, 1
instance = comp, \romQ[2]~output , romQ[2]~output, CS141L, 1
instance = comp, \romQ[1]~output , romQ[1]~output, CS141L, 1
instance = comp, \romQ[0]~output , romQ[0]~output, CS141L, 1
instance = comp, \inst27|5~clkctrl , inst27|5~clkctrl, CS141L, 1
instance = comp, \startAddress[0]~input , startAddress[0]~input, CS141L, 1
instance = comp, \start~input , start~input, CS141L, 1
instance = comp, \pcl_name|Add0~0 , pcl_name|Add0~0, CS141L, 1
instance = comp, \pcl_name|Add0~2 , pcl_name|Add0~2, CS141L, 1
instance = comp, \startAddress[1]~input , startAddress[1]~input, CS141L, 1
instance = comp, \pcl_name|newOutputPC[1] , pcl_name|newOutputPC[1], CS141L, 1
instance = comp, \pcl_name|outputPC[1] , pcl_name|outputPC[1], CS141L, 1
instance = comp, \testerrom_name|addr_reg[1] , testerrom_name|addr_reg[1], CS141L, 1
instance = comp, \startAddress[2]~input , startAddress[2]~input, CS141L, 1
instance = comp, \pcl_name|Add0~4 , pcl_name|Add0~4, CS141L, 1
instance = comp, \pcl_name|newOutputPC[2] , pcl_name|newOutputPC[2], CS141L, 1
instance = comp, \pcl_name|outputPC[2] , pcl_name|outputPC[2], CS141L, 1
instance = comp, \testerrom_name|addr_reg[2] , testerrom_name|addr_reg[2], CS141L, 1
instance = comp, \startAddress[3]~input , startAddress[3]~input, CS141L, 1
instance = comp, \pcl_name|Add0~6 , pcl_name|Add0~6, CS141L, 1
instance = comp, \pcl_name|newOutputPC[3] , pcl_name|newOutputPC[3], CS141L, 1
instance = comp, \pcl_name|outputPC[3] , pcl_name|outputPC[3], CS141L, 1
instance = comp, \testerrom_name|addr_reg[3] , testerrom_name|addr_reg[3], CS141L, 1
instance = comp, \testerrom_name|rom~5 , testerrom_name|rom~5, CS141L, 1
instance = comp, \startAddress[4]~input , startAddress[4]~input, CS141L, 1
instance = comp, \pcl_name|Add0~8 , pcl_name|Add0~8, CS141L, 1
instance = comp, \pcl_name|newOutputPC[4] , pcl_name|newOutputPC[4], CS141L, 1
instance = comp, \pcl_name|outputPC[4] , pcl_name|outputPC[4], CS141L, 1
instance = comp, \testerrom_name|addr_reg[4]~feeder , testerrom_name|addr_reg[4]~feeder, CS141L, 1
instance = comp, \testerrom_name|addr_reg[4] , testerrom_name|addr_reg[4], CS141L, 1
instance = comp, \startAddress[7]~input , startAddress[7]~input, CS141L, 1
instance = comp, \startAddress[6]~input , startAddress[6]~input, CS141L, 1
instance = comp, \startAddress[5]~input , startAddress[5]~input, CS141L, 1
instance = comp, \pcl_name|Add0~10 , pcl_name|Add0~10, CS141L, 1
instance = comp, \pcl_name|newOutputPC[5] , pcl_name|newOutputPC[5], CS141L, 1
instance = comp, \pcl_name|outputPC[5] , pcl_name|outputPC[5], CS141L, 1
instance = comp, \pcl_name|Add0~12 , pcl_name|Add0~12, CS141L, 1
instance = comp, \pcl_name|newOutputPC[6] , pcl_name|newOutputPC[6], CS141L, 1
instance = comp, \pcl_name|outputPC[6] , pcl_name|outputPC[6], CS141L, 1
instance = comp, \pcl_name|Add0~14 , pcl_name|Add0~14, CS141L, 1
instance = comp, \pcl_name|newOutputPC[7] , pcl_name|newOutputPC[7], CS141L, 1
instance = comp, \pcl_name|outputPC[7] , pcl_name|outputPC[7], CS141L, 1
instance = comp, \testerrom_name|addr_reg[7]~feeder , testerrom_name|addr_reg[7]~feeder, CS141L, 1
instance = comp, \testerrom_name|addr_reg[7] , testerrom_name|addr_reg[7], CS141L, 1
instance = comp, \testerrom_name|addr_reg[6]~feeder , testerrom_name|addr_reg[6]~feeder, CS141L, 1
instance = comp, \testerrom_name|addr_reg[6] , testerrom_name|addr_reg[6], CS141L, 1
instance = comp, \testerrom_name|addr_reg[5]~feeder , testerrom_name|addr_reg[5]~feeder, CS141L, 1
instance = comp, \testerrom_name|addr_reg[5] , testerrom_name|addr_reg[5], CS141L, 1
instance = comp, \testerrom_name|rom~1 , testerrom_name|rom~1, CS141L, 1
instance = comp, \testerrom_name|rom~6 , testerrom_name|rom~6, CS141L, 1
instance = comp, \if_id_name|instructionOut[4]~1 , if_id_name|instructionOut[4]~1, CS141L, 1
instance = comp, \if_id_name|instructionOut[4] , if_id_name|instructionOut[4], CS141L, 1
instance = comp, \labelPassButton~input , labelPassButton~input, CS141L, 1
instance = comp, \if_id_name|labelPassFlagOut~feeder , if_id_name|labelPassFlagOut~feeder, CS141L, 1
instance = comp, \if_id_name|labelPassFlagOut , if_id_name|labelPassFlagOut, CS141L, 1
instance = comp, \testerrom_name|rom~3 , testerrom_name|rom~3, CS141L, 1
instance = comp, \testerrom_name|rom~4 , testerrom_name|rom~4, CS141L, 1
instance = comp, \if_id_name|instructionOut[5] , if_id_name|instructionOut[5], CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|n_outputPCResetFlag~0 , jhgjhgjhghjghjgjh|n_outputPCResetFlag~0, CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|outputPCResetFlag , jhgjhgjhghjghjgjh|outputPCResetFlag, CS141L, 1
instance = comp, \pcl_name|newOutputPC[0] , pcl_name|newOutputPC[0], CS141L, 1
instance = comp, \pcl_name|outputPC[0] , pcl_name|outputPC[0], CS141L, 1
instance = comp, \testerrom_name|addr_reg[0] , testerrom_name|addr_reg[0], CS141L, 1
instance = comp, \testerrom_name|rom~0 , testerrom_name|rom~0, CS141L, 1
instance = comp, \testerrom_name|rom~2 , testerrom_name|rom~2, CS141L, 1
instance = comp, \if_id_name|instructionOut[7]~0 , if_id_name|instructionOut[7]~0, CS141L, 1
instance = comp, \if_id_name|instructionOut[7] , if_id_name|instructionOut[7], CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|n_haltFlag~0 , jhgjhgjhghjghjgjh|n_haltFlag~0, CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|haltFlag , jhgjhgjhghjghjgjh|haltFlag, CS141L, 1
instance = comp, \zero~input , zero~input, CS141L, 1
instance = comp, \clk~input , clk~input, CS141L, 1
instance = comp, \inst27|5 , inst27|5, CS141L, 1
instance = comp, \if_id_name|pcResetFlagOut~feeder , if_id_name|pcResetFlagOut~feeder, CS141L, 1
instance = comp, \if_id_name|pcResetFlagOut , if_id_name|pcResetFlagOut, CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|WideOr3~0 , jhgjhgjhghjghjgjh|WideOr3~0, CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|immediateFlag , jhgjhgjhghjghjgjh|immediateFlag, CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|n_opcode[2]~0 , jhgjhgjhghjghjgjh|n_opcode[2]~0, CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|opcode[3] , jhgjhgjhghjghjgjh|opcode[3], CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|n_opcode[1]~1 , jhgjhgjhghjghjgjh|n_opcode[1]~1, CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|opcode[1] , jhgjhgjhghjghjgjh|opcode[1], CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|n_opcode[0]~2 , jhgjhgjhghjghjgjh|n_opcode[0]~2, CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|opcode[0] , jhgjhgjhghjghjgjh|opcode[0], CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|n_rd[0]~0 , jhgjhgjhghjghjgjh|n_rd[0]~0, CS141L, 1
instance = comp, \testerrom_name|rom~7 , testerrom_name|rom~7, CS141L, 1
instance = comp, \if_id_name|instructionOut[1] , if_id_name|instructionOut[1], CS141L, 1
instance = comp, \testerrom_name|rom~8 , testerrom_name|rom~8, CS141L, 1
instance = comp, \testerrom_name|rom~9 , testerrom_name|rom~9, CS141L, 1
instance = comp, \if_id_name|instructionOut[0] , if_id_name|instructionOut[0], CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|WideOr0~0 , jhgjhgjhghjghjgjh|WideOr0~0, CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|n_opcode[3]~3 , jhgjhgjhghjghjgjh|n_opcode[3]~3, CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|n_rd[0]~1 , jhgjhgjhghjghjgjh|n_rd[0]~1, CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|rd[0] , jhgjhgjhghjghjgjh|rd[0], CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|n_rs[0]~0 , jhgjhgjhghjghjgjh|n_rs[0]~0, CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|rs[0] , jhgjhgjhghjghjgjh|rs[0], CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|Selector0~0 , jhgjhgjhghjghjgjh|Selector0~0, CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|rt[0] , jhgjhgjhghjghjgjh|rt[0], CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|n_rd[0]~2 , jhgjhgjhghjghjgjh|n_rd[0]~2, CS141L, 1
instance = comp, \jhgjhgjhghjghjgjh|value[0] , jhgjhgjhghjghjgjh|value[0], CS141L, 1
