{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576824158695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576824158695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 15:42:38 2019 " "Processing started: Fri Dec 20 15:42:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576824158695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576824158695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW13_TOP -c HW13_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW13_TOP -c HW13_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576824158696 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576824159350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw13_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hw13_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW13_TOP " "Found entity 1: HW13_TOP" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576824159444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576824159444 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "aud_init.v(35) " "Verilog HDL information at aud_init.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576824159453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_init.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUD_init " "Found entity 1: AUD_init" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576824159454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576824159454 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "aud_out.v(42) " "Verilog HDL information at aud_out.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "aud_out.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_out.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576824159461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_out.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUD_out " "Found entity 1: AUD_out" {  } { { "aud_out.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576824159461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576824159461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_256fs.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_256fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_256fs " "Found entity 1: clk_256fs" {  } { { "clk_256fs.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/clk_256fs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576824159468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576824159468 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "i2c.v " "Can't analyze file -- file i2c.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1576824159478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576824159484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576824159484 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "AUD_mian.v " "Can't analyze file -- file AUD_mian.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1576824159493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUD_mem " "Found entity 1: AUD_mem" {  } { { "AUD_mem.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576824159500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576824159500 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUD_in.v(42) " "Verilog HDL information at AUD_in.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "AUD_in.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_in.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576824159506 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AUD_in.v(65) " "Verilog HDL warning at AUD_in.v(65): extended using \"x\" or \"z\"" {  } { { "AUD_in.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_in.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576824159506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_in.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUD_in " "Found entity 1: AUD_in" {  } { { "AUD_in.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576824159506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576824159506 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUD_inout.v(47) " "Verilog HDL information at AUD_inout.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576824159512 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AUD_inout.v(80) " "Verilog HDL warning at AUD_inout.v(80): extended using \"x\" or \"z\"" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 80 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576824159512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_inout.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_inout.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUD_inout " "Found entity 1: AUD_inout" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576824159513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576824159513 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW13_TOP " "Elaborating entity \"HW13_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576824159738 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "CPU_inst HW13_TOP.v(38) " "Verilog HDL warning at HW13_TOP.v(38): object CPU_inst used but never assigned" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1576824159747 "|HW13_TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CPU_inst.0010000000000000 0 HW13_TOP.v(38) " "Net \"CPU_inst.0010000000000000\" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1576824159747 "|HW13_TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CPU_inst.0010000000000001 0 HW13_TOP.v(38) " "Net \"CPU_inst.0010000000000001\" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1576824159747 "|HW13_TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CPU_inst.0010000000000010 0 HW13_TOP.v(38) " "Net \"CPU_inst.0010000000000010\" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1576824159747 "|HW13_TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CPU_inst.0010000000000011 0 HW13_TOP.v(38) " "Net \"CPU_inst.0010000000000011\" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1576824159748 "|HW13_TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CPU_inst.0010000000000100 0 HW13_TOP.v(38) " "Net \"CPU_inst.0010000000000100\" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1576824159748 "|HW13_TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CPU_inst.0010000000000101 0 HW13_TOP.v(38) " "Net \"CPU_inst.0010000000000101\" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1576824159748 "|HW13_TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CPU_inst.0010000000000110 0 HW13_TOP.v(38) " "Net \"CPU_inst.0010000000000110\" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1576824159748 "|HW13_TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CPU_inst.0010000000000111 0 HW13_TOP.v(38) " "Net \"CPU_inst.0010000000000111\" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1576824159748 "|HW13_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR HW13_TOP.v(22) " "Output port \"LEDR\" at HW13_TOP.v(22) has no driver" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576824159748 "|HW13_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] HW13_TOP.v(23) " "Output port \"LEDG\[8\]\" at HW13_TOP.v(23) has no driver" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576824159748 "|HW13_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5..2\] HW13_TOP.v(23) " "Output port \"LEDG\[5..2\]\" at HW13_TOP.v(23) has no driver" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576824159748 "|HW13_TOP"}
{ "Warning" "WSGN_SEARCH_FILE" "aud_main.v 1 1 " "Using design file aud_main.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AUD_main " "Found entity 1: AUD_main" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576824159767 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1576824159767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUD_main AUD_main:u1 " "Elaborating entity \"AUD_main\" for hierarchy \"AUD_main:u1\"" {  } { { "HW13_TOP.v" "u1" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 aud_main.v(105) " "Verilog HDL assignment warning at aud_main.v(105): truncated value with size 32 to match size of target (26)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159775 "|HW13_TOP|AUD_main:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 aud_main.v(108) " "Verilog HDL assignment warning at aud_main.v(108): truncated value with size 32 to match size of target (26)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159775 "|HW13_TOP|AUD_main:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 aud_main.v(111) " "Verilog HDL assignment warning at aud_main.v(111): truncated value with size 32 to match size of target (7)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159775 "|HW13_TOP|AUD_main:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 aud_main.v(112) " "Verilog HDL assignment warning at aud_main.v(112): truncated value with size 32 to match size of target (7)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159775 "|HW13_TOP|AUD_main:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 aud_main.v(113) " "Verilog HDL assignment warning at aud_main.v(113): truncated value with size 32 to match size of target (26)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159775 "|HW13_TOP|AUD_main:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 aud_main.v(117) " "Verilog HDL assignment warning at aud_main.v(117): truncated value with size 32 to match size of target (7)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159775 "|HW13_TOP|AUD_main:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 aud_main.v(118) " "Verilog HDL assignment warning at aud_main.v(118): truncated value with size 32 to match size of target (26)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159775 "|HW13_TOP|AUD_main:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 aud_main.v(121) " "Verilog HDL assignment warning at aud_main.v(121): truncated value with size 32 to match size of target (2)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159775 "|HW13_TOP|AUD_main:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 aud_main.v(123) " "Verilog HDL assignment warning at aud_main.v(123): truncated value with size 32 to match size of target (26)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159775 "|HW13_TOP|AUD_main:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_256fs AUD_main:u1\|clk_256fs:u1 " "Elaborating entity \"clk_256fs\" for hierarchy \"AUD_main:u1\|clk_256fs:u1\"" {  } { { "aud_main.v" "u1" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUD_init AUD_main:u1\|AUD_init:u2 " "Elaborating entity \"AUD_init\" for hierarchy \"AUD_main:u1\|AUD_init:u2\"" {  } { { "aud_main.v" "u2" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aud_init.v(41) " "Verilog HDL assignment warning at aud_init.v(41): truncated value with size 32 to match size of target (4)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159790 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aud_init.v(43) " "Verilog HDL assignment warning at aud_init.v(43): truncated value with size 32 to match size of target (4)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159790 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aud_init.v(45) " "Verilog HDL assignment warning at aud_init.v(45): truncated value with size 32 to match size of target (4)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159790 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aud_init.v(48) " "Verilog HDL assignment warning at aud_init.v(48): truncated value with size 32 to match size of target (4)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159790 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aud_init.v(50) " "Verilog HDL assignment warning at aud_init.v(50): truncated value with size 32 to match size of target (4)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159790 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aud_init.v(52) " "Verilog HDL assignment warning at aud_init.v(52): truncated value with size 32 to match size of target (4)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159790 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aud_init.v(53) " "Verilog HDL assignment warning at aud_init.v(53): truncated value with size 32 to match size of target (4)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159790 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr1 aud_init.v(35) " "Verilog HDL Always Construct warning at aud_init.v(35): inferring latch(es) for variable \"addr1\", which holds its previous value in one or more paths through the always construct" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576824159790 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 aud_init.v(63) " "Verilog HDL assignment warning at aud_init.v(63): truncated value with size 10 to match size of target (9)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159790 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[0\] aud_init.v(35) " "Inferred latch for \"addr1\[0\]\" at aud_init.v(35)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576824159790 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[1\] aud_init.v(35) " "Inferred latch for \"addr1\[1\]\" at aud_init.v(35)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576824159790 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[2\] aud_init.v(35) " "Inferred latch for \"addr1\[2\]\" at aud_init.v(35)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576824159790 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[3\] aud_init.v(35) " "Inferred latch for \"addr1\[3\]\" at aud_init.v(35)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576824159790 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[4\] aud_init.v(35) " "Inferred latch for \"addr1\[4\]\" at aud_init.v(35)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576824159790 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[5\] aud_init.v(35) " "Inferred latch for \"addr1\[5\]\" at aud_init.v(35)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576824159791 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[6\] aud_init.v(35) " "Inferred latch for \"addr1\[6\]\" at aud_init.v(35)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576824159791 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[7\] aud_init.v(35) " "Inferred latch for \"addr1\[7\]\" at aud_init.v(35)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576824159791 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "aud_i2c.v(35) " "Verilog HDL information at aud_i2c.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576824159808 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aud_i2c.v 1 1 " "Using design file aud_i2c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AUD_i2c " "Found entity 1: AUD_i2c" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576824159809 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1576824159809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUD_i2c AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1 " "Elaborating entity \"AUD_i2c\" for hierarchy \"AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\"" {  } { { "aud_init.v" "u1" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(43) " "Verilog HDL assignment warning at aud_i2c.v(43): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159817 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(48) " "Verilog HDL assignment warning at aud_i2c.v(48): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159817 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(49) " "Verilog HDL assignment warning at aud_i2c.v(49): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159817 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(53) " "Verilog HDL assignment warning at aud_i2c.v(53): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159817 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 aud_i2c.v(59) " "Verilog HDL assignment warning at aud_i2c.v(59): truncated value with size 32 to match size of target (5)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159817 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(60) " "Verilog HDL assignment warning at aud_i2c.v(60): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159817 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(64) " "Verilog HDL assignment warning at aud_i2c.v(64): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159817 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(65) " "Verilog HDL assignment warning at aud_i2c.v(65): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159818 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(69) " "Verilog HDL assignment warning at aud_i2c.v(69): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159818 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(70) " "Verilog HDL assignment warning at aud_i2c.v(70): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159818 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(73) " "Verilog HDL assignment warning at aud_i2c.v(73): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159818 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(74) " "Verilog HDL assignment warning at aud_i2c.v(74): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159818 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(77) " "Verilog HDL assignment warning at aud_i2c.v(77): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159818 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUD_inout AUD_main:u1\|AUD_inout:u3 " "Elaborating entity \"AUD_inout\" for hierarchy \"AUD_main:u1\|AUD_inout:u3\"" {  } { { "aud_main.v" "u3" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUD_inout.v(43) " "Verilog HDL assignment warning at AUD_inout.v(43): truncated value with size 32 to match size of target (8)" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159825 "|HW13_TOP|AUD_main:u1|AUD_inout:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUD_inout.v(63) " "Verilog HDL assignment warning at AUD_inout.v(63): truncated value with size 32 to match size of target (5)" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159826 "|HW13_TOP|AUD_main:u1|AUD_inout:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUD_inout.v(72) " "Verilog HDL assignment warning at AUD_inout.v(72): truncated value with size 32 to match size of target (5)" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159826 "|HW13_TOP|AUD_main:u1|AUD_inout:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 AUD_inout.v(74) " "Verilog HDL assignment warning at AUD_inout.v(74): truncated value with size 32 to match size of target (18)" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576824159826 "|HW13_TOP|AUD_main:u1|AUD_inout:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem AUD_main:u1\|mem:u5 " "Elaborating entity \"mem\" for hierarchy \"AUD_main:u1\|mem:u5\"" {  } { { "aud_main.v" "u5" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "altsyncram_component" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824159911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component " "Instantiated megafunction \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../music.mif " "Parameter \"init_file\" = \"../music.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 192000 " "Parameter \"numwords_a\" = \"192000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824159911 ""}  } { { "mem.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576824159911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vmi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vmi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vmi1 " "Found entity 1: altsyncram_vmi1" {  } { { "db/altsyncram_vmi1.tdf" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/altsyncram_vmi1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576824160066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576824160066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vmi1 AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated " "Elaborating entity \"altsyncram_vmi1\" for hierarchy \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824160068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_bua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bua " "Found entity 1: decode_bua" {  } { { "db/decode_bua.tdf" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/decode_bua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576824160147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576824160147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_bua AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|decode_bua:decode3 " "Elaborating entity \"decode_bua\" for hierarchy \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|decode_bua:decode3\"" {  } { { "db/altsyncram_vmi1.tdf" "decode3" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/altsyncram_vmi1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824160149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4aa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4aa " "Found entity 1: decode_4aa" {  } { { "db/decode_4aa.tdf" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/decode_4aa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576824160215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576824160215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4aa AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|decode_4aa:rden_decode " "Elaborating entity \"decode_4aa\" for hierarchy \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|decode_4aa:rden_decode\"" {  } { { "db/altsyncram_vmi1.tdf" "rden_decode" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/altsyncram_vmi1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824160217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aqb " "Found entity 1: mux_aqb" {  } { { "db/mux_aqb.tdf" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/mux_aqb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576824160301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576824160301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aqb AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|mux_aqb:mux2 " "Elaborating entity \"mux_aqb\" for hierarchy \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|mux_aqb:mux2\"" {  } { { "db/altsyncram_vmi1.tdf" "mux2" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/altsyncram_vmi1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576824160304 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[15\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[15\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[14\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[14\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[13\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[13\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[12\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[12\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[11\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[11\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[10\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[10\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[9\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[9\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[8\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[8\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[7\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[7\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[6\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[6\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[5\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[5\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[4\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[4\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[3\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[3\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[2\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[2\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[1\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[1\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[0\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[0\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|DATA\[18\]~1 " "Converted tri-state buffer \"AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|DATA\[18\]~1\" feeding internal logic into a wire" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|DATA\[9\]~2 " "Converted tri-state buffer \"AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|DATA\[9\]~2\" feeding internal logic into a wire" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|DATA\[0\]~0 " "Converted tri-state buffer \"AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|DATA\[0\]~0\" feeding internal logic into a wire" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576824160887 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1576824160887 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 31 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576824162602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 31 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576824162602 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1576824162602 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_ADCLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_ADCLRCK\" is moved to its source" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 31 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1576824162611 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 31 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1576824162611 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1576824162611 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 17 -1 0 } } { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 100 -1 0 } } { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 20 -1 0 } } { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1576824162621 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1576824162621 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824163094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824163094 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1576824163094 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576824163094 "|HW13_TOP|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1576824163094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576824163319 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1576824165417 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chanho/Documents/Quartus/HW13_TOP/output_files/HW13_TOP.map.smsg " "Generated suppressed messages file C:/Users/Chanho/Documents/Quartus/HW13_TOP/output_files/HW13_TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1576824165587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576824166002 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166002 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166244 "|HW13_TOP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166244 "|HW13_TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166244 "|HW13_TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166244 "|HW13_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166244 "|HW13_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166244 "|HW13_TOP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166244 "|HW13_TOP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166244 "|HW13_TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166244 "|HW13_TOP|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166244 "|HW13_TOP|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166244 "|HW13_TOP|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166244 "|HW13_TOP|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166244 "|HW13_TOP|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166244 "|HW13_TOP|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166244 "|HW13_TOP|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166244 "|HW13_TOP|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576824166244 "|HW13_TOP|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1576824166244 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1188 " "Implemented 1188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576824166246 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576824166246 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1576824166246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "746 " "Implemented 746 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576824166246 ""} { "Info" "ICUT_CUT_TM_RAMS" "384 " "Implemented 384 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1576824166246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576824166246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576824166285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 15:42:46 2019 " "Processing ended: Fri Dec 20 15:42:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576824166285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576824166285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576824166285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576824166285 ""}
