
car_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c458  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001488  0800c568  0800c568  0000d568  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d9f0  0800d9f0  0000f098  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d9f0  0800d9f0  0000e9f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d9f8  0800d9f8  0000f098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d9f8  0800d9f8  0000e9f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d9fc  0800d9fc  0000e9fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  0800da00  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000082c  20000098  0800da98  0000f098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008c4  0800da98  0000f8c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f098  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015e8b  00000000  00000000  0000f0c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039fb  00000000  00000000  00024f4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f8  00000000  00000000  00028948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001079  00000000  00000000  00029e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dcff  00000000  00000000  0002aeb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d700  00000000  00000000  00048bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000957a6  00000000  00000000  000662b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fba5e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006410  00000000  00000000  000fbaa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000042  00000000  00000000  00101eb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000098 	.word	0x20000098
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c550 	.word	0x0800c550

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000009c 	.word	0x2000009c
 800014c:	0800c550 	.word	0x0800c550

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2uiz>:
 8000a38:	004a      	lsls	r2, r1, #1
 8000a3a:	d211      	bcs.n	8000a60 <__aeabi_d2uiz+0x28>
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d211      	bcs.n	8000a66 <__aeabi_d2uiz+0x2e>
 8000a42:	d50d      	bpl.n	8000a60 <__aeabi_d2uiz+0x28>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d40e      	bmi.n	8000a6c <__aeabi_d2uiz+0x34>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d102      	bne.n	8000a72 <__aeabi_d2uiz+0x3a>
 8000a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a70:	4770      	bx	lr
 8000a72:	f04f 0000 	mov.w	r0, #0
 8000a76:	4770      	bx	lr

08000a78 <__aeabi_d2f>:
 8000a78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a7c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a80:	bf24      	itt	cs
 8000a82:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a86:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a8a:	d90d      	bls.n	8000aa8 <__aeabi_d2f+0x30>
 8000a8c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a90:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a94:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a98:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a9c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa0:	bf08      	it	eq
 8000aa2:	f020 0001 	biceq.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000aac:	d121      	bne.n	8000af2 <__aeabi_d2f+0x7a>
 8000aae:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ab2:	bfbc      	itt	lt
 8000ab4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ab8:	4770      	bxlt	lr
 8000aba:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000abe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac2:	f1c2 0218 	rsb	r2, r2, #24
 8000ac6:	f1c2 0c20 	rsb	ip, r2, #32
 8000aca:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ace:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	f040 0001 	orrne.w	r0, r0, #1
 8000ad8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000adc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae4:	ea40 000c 	orr.w	r0, r0, ip
 8000ae8:	fa23 f302 	lsr.w	r3, r3, r2
 8000aec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af0:	e7cc      	b.n	8000a8c <__aeabi_d2f+0x14>
 8000af2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af6:	d107      	bne.n	8000b08 <__aeabi_d2f+0x90>
 8000af8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000afc:	bf1e      	ittt	ne
 8000afe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b02:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b06:	4770      	bxne	lr
 8000b08:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b0c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b10:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_frsub>:
 8000b18:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b1c:	e002      	b.n	8000b24 <__addsf3>
 8000b1e:	bf00      	nop

08000b20 <__aeabi_fsub>:
 8000b20:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b24 <__addsf3>:
 8000b24:	0042      	lsls	r2, r0, #1
 8000b26:	bf1f      	itttt	ne
 8000b28:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b2c:	ea92 0f03 	teqne	r2, r3
 8000b30:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b34:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b38:	d06a      	beq.n	8000c10 <__addsf3+0xec>
 8000b3a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b3e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b42:	bfc1      	itttt	gt
 8000b44:	18d2      	addgt	r2, r2, r3
 8000b46:	4041      	eorgt	r1, r0
 8000b48:	4048      	eorgt	r0, r1
 8000b4a:	4041      	eorgt	r1, r0
 8000b4c:	bfb8      	it	lt
 8000b4e:	425b      	neglt	r3, r3
 8000b50:	2b19      	cmp	r3, #25
 8000b52:	bf88      	it	hi
 8000b54:	4770      	bxhi	lr
 8000b56:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b5e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b62:	bf18      	it	ne
 8000b64:	4240      	negne	r0, r0
 8000b66:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b6a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b6e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4249      	negne	r1, r1
 8000b76:	ea92 0f03 	teq	r2, r3
 8000b7a:	d03f      	beq.n	8000bfc <__addsf3+0xd8>
 8000b7c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b80:	fa41 fc03 	asr.w	ip, r1, r3
 8000b84:	eb10 000c 	adds.w	r0, r0, ip
 8000b88:	f1c3 0320 	rsb	r3, r3, #32
 8000b8c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b90:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b94:	d502      	bpl.n	8000b9c <__addsf3+0x78>
 8000b96:	4249      	negs	r1, r1
 8000b98:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b9c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000ba0:	d313      	bcc.n	8000bca <__addsf3+0xa6>
 8000ba2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000ba6:	d306      	bcc.n	8000bb6 <__addsf3+0x92>
 8000ba8:	0840      	lsrs	r0, r0, #1
 8000baa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bae:	f102 0201 	add.w	r2, r2, #1
 8000bb2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bb4:	d251      	bcs.n	8000c5a <__addsf3+0x136>
 8000bb6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bbe:	bf08      	it	eq
 8000bc0:	f020 0001 	biceq.w	r0, r0, #1
 8000bc4:	ea40 0003 	orr.w	r0, r0, r3
 8000bc8:	4770      	bx	lr
 8000bca:	0049      	lsls	r1, r1, #1
 8000bcc:	eb40 0000 	adc.w	r0, r0, r0
 8000bd0:	3a01      	subs	r2, #1
 8000bd2:	bf28      	it	cs
 8000bd4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000bd8:	d2ed      	bcs.n	8000bb6 <__addsf3+0x92>
 8000bda:	fab0 fc80 	clz	ip, r0
 8000bde:	f1ac 0c08 	sub.w	ip, ip, #8
 8000be2:	ebb2 020c 	subs.w	r2, r2, ip
 8000be6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bea:	bfaa      	itet	ge
 8000bec:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bf0:	4252      	neglt	r2, r2
 8000bf2:	4318      	orrge	r0, r3
 8000bf4:	bfbc      	itt	lt
 8000bf6:	40d0      	lsrlt	r0, r2
 8000bf8:	4318      	orrlt	r0, r3
 8000bfa:	4770      	bx	lr
 8000bfc:	f092 0f00 	teq	r2, #0
 8000c00:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c04:	bf06      	itte	eq
 8000c06:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c0a:	3201      	addeq	r2, #1
 8000c0c:	3b01      	subne	r3, #1
 8000c0e:	e7b5      	b.n	8000b7c <__addsf3+0x58>
 8000c10:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c18:	bf18      	it	ne
 8000c1a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c1e:	d021      	beq.n	8000c64 <__addsf3+0x140>
 8000c20:	ea92 0f03 	teq	r2, r3
 8000c24:	d004      	beq.n	8000c30 <__addsf3+0x10c>
 8000c26:	f092 0f00 	teq	r2, #0
 8000c2a:	bf08      	it	eq
 8000c2c:	4608      	moveq	r0, r1
 8000c2e:	4770      	bx	lr
 8000c30:	ea90 0f01 	teq	r0, r1
 8000c34:	bf1c      	itt	ne
 8000c36:	2000      	movne	r0, #0
 8000c38:	4770      	bxne	lr
 8000c3a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c3e:	d104      	bne.n	8000c4a <__addsf3+0x126>
 8000c40:	0040      	lsls	r0, r0, #1
 8000c42:	bf28      	it	cs
 8000c44:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c48:	4770      	bx	lr
 8000c4a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c4e:	bf3c      	itt	cc
 8000c50:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bxcc	lr
 8000c56:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c5a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c5e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c62:	4770      	bx	lr
 8000c64:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c68:	bf16      	itet	ne
 8000c6a:	4608      	movne	r0, r1
 8000c6c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c70:	4601      	movne	r1, r0
 8000c72:	0242      	lsls	r2, r0, #9
 8000c74:	bf06      	itte	eq
 8000c76:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c7a:	ea90 0f01 	teqeq	r0, r1
 8000c7e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c82:	4770      	bx	lr

08000c84 <__aeabi_ui2f>:
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e004      	b.n	8000c94 <__aeabi_i2f+0x8>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_i2f>:
 8000c8c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c90:	bf48      	it	mi
 8000c92:	4240      	negmi	r0, r0
 8000c94:	ea5f 0c00 	movs.w	ip, r0
 8000c98:	bf08      	it	eq
 8000c9a:	4770      	bxeq	lr
 8000c9c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ca0:	4601      	mov	r1, r0
 8000ca2:	f04f 0000 	mov.w	r0, #0
 8000ca6:	e01c      	b.n	8000ce2 <__aeabi_l2f+0x2a>

08000ca8 <__aeabi_ul2f>:
 8000ca8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cac:	bf08      	it	eq
 8000cae:	4770      	bxeq	lr
 8000cb0:	f04f 0300 	mov.w	r3, #0
 8000cb4:	e00a      	b.n	8000ccc <__aeabi_l2f+0x14>
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_l2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__aeabi_l2f+0x14>
 8000cc6:	4240      	negs	r0, r0
 8000cc8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ccc:	ea5f 0c01 	movs.w	ip, r1
 8000cd0:	bf02      	ittt	eq
 8000cd2:	4684      	moveq	ip, r0
 8000cd4:	4601      	moveq	r1, r0
 8000cd6:	2000      	moveq	r0, #0
 8000cd8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cdc:	bf08      	it	eq
 8000cde:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000ce2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000ce6:	fabc f28c 	clz	r2, ip
 8000cea:	3a08      	subs	r2, #8
 8000cec:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cf0:	db10      	blt.n	8000d14 <__aeabi_l2f+0x5c>
 8000cf2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf6:	4463      	add	r3, ip
 8000cf8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cfc:	f1c2 0220 	rsb	r2, r2, #32
 8000d00:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d04:	fa20 f202 	lsr.w	r2, r0, r2
 8000d08:	eb43 0002 	adc.w	r0, r3, r2
 8000d0c:	bf08      	it	eq
 8000d0e:	f020 0001 	biceq.w	r0, r0, #1
 8000d12:	4770      	bx	lr
 8000d14:	f102 0220 	add.w	r2, r2, #32
 8000d18:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1c:	f1c2 0220 	rsb	r2, r2, #32
 8000d20:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d24:	fa21 f202 	lsr.w	r2, r1, r2
 8000d28:	eb43 0002 	adc.w	r0, r3, r2
 8000d2c:	bf08      	it	eq
 8000d2e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d32:	4770      	bx	lr

08000d34 <__aeabi_fmul>:
 8000d34:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d38:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d3c:	bf1e      	ittt	ne
 8000d3e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d42:	ea92 0f0c 	teqne	r2, ip
 8000d46:	ea93 0f0c 	teqne	r3, ip
 8000d4a:	d06f      	beq.n	8000e2c <__aeabi_fmul+0xf8>
 8000d4c:	441a      	add	r2, r3
 8000d4e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d52:	0240      	lsls	r0, r0, #9
 8000d54:	bf18      	it	ne
 8000d56:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d5a:	d01e      	beq.n	8000d9a <__aeabi_fmul+0x66>
 8000d5c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d60:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d64:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d68:	fba0 3101 	umull	r3, r1, r0, r1
 8000d6c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d70:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d74:	bf3e      	ittt	cc
 8000d76:	0049      	lslcc	r1, r1, #1
 8000d78:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d7c:	005b      	lslcc	r3, r3, #1
 8000d7e:	ea40 0001 	orr.w	r0, r0, r1
 8000d82:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d86:	2afd      	cmp	r2, #253	@ 0xfd
 8000d88:	d81d      	bhi.n	8000dc6 <__aeabi_fmul+0x92>
 8000d8a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d92:	bf08      	it	eq
 8000d94:	f020 0001 	biceq.w	r0, r0, #1
 8000d98:	4770      	bx	lr
 8000d9a:	f090 0f00 	teq	r0, #0
 8000d9e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000da2:	bf08      	it	eq
 8000da4:	0249      	lsleq	r1, r1, #9
 8000da6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000daa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dae:	3a7f      	subs	r2, #127	@ 0x7f
 8000db0:	bfc2      	ittt	gt
 8000db2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000db6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dba:	4770      	bxgt	lr
 8000dbc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dc0:	f04f 0300 	mov.w	r3, #0
 8000dc4:	3a01      	subs	r2, #1
 8000dc6:	dc5d      	bgt.n	8000e84 <__aeabi_fmul+0x150>
 8000dc8:	f112 0f19 	cmn.w	r2, #25
 8000dcc:	bfdc      	itt	le
 8000dce:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000dd2:	4770      	bxle	lr
 8000dd4:	f1c2 0200 	rsb	r2, r2, #0
 8000dd8:	0041      	lsls	r1, r0, #1
 8000dda:	fa21 f102 	lsr.w	r1, r1, r2
 8000dde:	f1c2 0220 	rsb	r2, r2, #32
 8000de2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dea:	f140 0000 	adc.w	r0, r0, #0
 8000dee:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000df2:	bf08      	it	eq
 8000df4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000df8:	4770      	bx	lr
 8000dfa:	f092 0f00 	teq	r2, #0
 8000dfe:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e02:	bf02      	ittt	eq
 8000e04:	0040      	lsleq	r0, r0, #1
 8000e06:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e0a:	3a01      	subeq	r2, #1
 8000e0c:	d0f9      	beq.n	8000e02 <__aeabi_fmul+0xce>
 8000e0e:	ea40 000c 	orr.w	r0, r0, ip
 8000e12:	f093 0f00 	teq	r3, #0
 8000e16:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e1a:	bf02      	ittt	eq
 8000e1c:	0049      	lsleq	r1, r1, #1
 8000e1e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e22:	3b01      	subeq	r3, #1
 8000e24:	d0f9      	beq.n	8000e1a <__aeabi_fmul+0xe6>
 8000e26:	ea41 010c 	orr.w	r1, r1, ip
 8000e2a:	e78f      	b.n	8000d4c <__aeabi_fmul+0x18>
 8000e2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e30:	ea92 0f0c 	teq	r2, ip
 8000e34:	bf18      	it	ne
 8000e36:	ea93 0f0c 	teqne	r3, ip
 8000e3a:	d00a      	beq.n	8000e52 <__aeabi_fmul+0x11e>
 8000e3c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e40:	bf18      	it	ne
 8000e42:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e46:	d1d8      	bne.n	8000dfa <__aeabi_fmul+0xc6>
 8000e48:	ea80 0001 	eor.w	r0, r0, r1
 8000e4c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e50:	4770      	bx	lr
 8000e52:	f090 0f00 	teq	r0, #0
 8000e56:	bf17      	itett	ne
 8000e58:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e5c:	4608      	moveq	r0, r1
 8000e5e:	f091 0f00 	teqne	r1, #0
 8000e62:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e66:	d014      	beq.n	8000e92 <__aeabi_fmul+0x15e>
 8000e68:	ea92 0f0c 	teq	r2, ip
 8000e6c:	d101      	bne.n	8000e72 <__aeabi_fmul+0x13e>
 8000e6e:	0242      	lsls	r2, r0, #9
 8000e70:	d10f      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e72:	ea93 0f0c 	teq	r3, ip
 8000e76:	d103      	bne.n	8000e80 <__aeabi_fmul+0x14c>
 8000e78:	024b      	lsls	r3, r1, #9
 8000e7a:	bf18      	it	ne
 8000e7c:	4608      	movne	r0, r1
 8000e7e:	d108      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e80:	ea80 0001 	eor.w	r0, r0, r1
 8000e84:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e88:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e8c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e90:	4770      	bx	lr
 8000e92:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e96:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e9a:	4770      	bx	lr

08000e9c <__aeabi_fdiv>:
 8000e9c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ea0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ea4:	bf1e      	ittt	ne
 8000ea6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eaa:	ea92 0f0c 	teqne	r2, ip
 8000eae:	ea93 0f0c 	teqne	r3, ip
 8000eb2:	d069      	beq.n	8000f88 <__aeabi_fdiv+0xec>
 8000eb4:	eba2 0203 	sub.w	r2, r2, r3
 8000eb8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ebc:	0249      	lsls	r1, r1, #9
 8000ebe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ec2:	d037      	beq.n	8000f34 <__aeabi_fdiv+0x98>
 8000ec4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ec8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ecc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ed0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	bf38      	it	cc
 8000ed8:	005b      	lslcc	r3, r3, #1
 8000eda:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000ede:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	bf24      	itt	cs
 8000ee6:	1a5b      	subcs	r3, r3, r1
 8000ee8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000eec:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ef0:	bf24      	itt	cs
 8000ef2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ef6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000efa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000efe:	bf24      	itt	cs
 8000f00:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f04:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f08:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f0c:	bf24      	itt	cs
 8000f0e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f12:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f16:	011b      	lsls	r3, r3, #4
 8000f18:	bf18      	it	ne
 8000f1a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f1e:	d1e0      	bne.n	8000ee2 <__aeabi_fdiv+0x46>
 8000f20:	2afd      	cmp	r2, #253	@ 0xfd
 8000f22:	f63f af50 	bhi.w	8000dc6 <__aeabi_fmul+0x92>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f2c:	bf08      	it	eq
 8000f2e:	f020 0001 	biceq.w	r0, r0, #1
 8000f32:	4770      	bx	lr
 8000f34:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f38:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f3c:	327f      	adds	r2, #127	@ 0x7f
 8000f3e:	bfc2      	ittt	gt
 8000f40:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f44:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f48:	4770      	bxgt	lr
 8000f4a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f4e:	f04f 0300 	mov.w	r3, #0
 8000f52:	3a01      	subs	r2, #1
 8000f54:	e737      	b.n	8000dc6 <__aeabi_fmul+0x92>
 8000f56:	f092 0f00 	teq	r2, #0
 8000f5a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f5e:	bf02      	ittt	eq
 8000f60:	0040      	lsleq	r0, r0, #1
 8000f62:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f66:	3a01      	subeq	r2, #1
 8000f68:	d0f9      	beq.n	8000f5e <__aeabi_fdiv+0xc2>
 8000f6a:	ea40 000c 	orr.w	r0, r0, ip
 8000f6e:	f093 0f00 	teq	r3, #0
 8000f72:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f76:	bf02      	ittt	eq
 8000f78:	0049      	lsleq	r1, r1, #1
 8000f7a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f7e:	3b01      	subeq	r3, #1
 8000f80:	d0f9      	beq.n	8000f76 <__aeabi_fdiv+0xda>
 8000f82:	ea41 010c 	orr.w	r1, r1, ip
 8000f86:	e795      	b.n	8000eb4 <__aeabi_fdiv+0x18>
 8000f88:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f8c:	ea92 0f0c 	teq	r2, ip
 8000f90:	d108      	bne.n	8000fa4 <__aeabi_fdiv+0x108>
 8000f92:	0242      	lsls	r2, r0, #9
 8000f94:	f47f af7d 	bne.w	8000e92 <__aeabi_fmul+0x15e>
 8000f98:	ea93 0f0c 	teq	r3, ip
 8000f9c:	f47f af70 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fa0:	4608      	mov	r0, r1
 8000fa2:	e776      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fa4:	ea93 0f0c 	teq	r3, ip
 8000fa8:	d104      	bne.n	8000fb4 <__aeabi_fdiv+0x118>
 8000faa:	024b      	lsls	r3, r1, #9
 8000fac:	f43f af4c 	beq.w	8000e48 <__aeabi_fmul+0x114>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e76e      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fb4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fb8:	bf18      	it	ne
 8000fba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fbe:	d1ca      	bne.n	8000f56 <__aeabi_fdiv+0xba>
 8000fc0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fc4:	f47f af5c 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fc8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fcc:	f47f af3c 	bne.w	8000e48 <__aeabi_fmul+0x114>
 8000fd0:	e75f      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fd2:	bf00      	nop

08000fd4 <__gesf2>:
 8000fd4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fd8:	e006      	b.n	8000fe8 <__cmpsf2+0x4>
 8000fda:	bf00      	nop

08000fdc <__lesf2>:
 8000fdc:	f04f 0c01 	mov.w	ip, #1
 8000fe0:	e002      	b.n	8000fe8 <__cmpsf2+0x4>
 8000fe2:	bf00      	nop

08000fe4 <__cmpsf2>:
 8000fe4:	f04f 0c01 	mov.w	ip, #1
 8000fe8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ff0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ff4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ff8:	bf18      	it	ne
 8000ffa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ffe:	d011      	beq.n	8001024 <__cmpsf2+0x40>
 8001000:	b001      	add	sp, #4
 8001002:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001006:	bf18      	it	ne
 8001008:	ea90 0f01 	teqne	r0, r1
 800100c:	bf58      	it	pl
 800100e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001012:	bf88      	it	hi
 8001014:	17c8      	asrhi	r0, r1, #31
 8001016:	bf38      	it	cc
 8001018:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800101c:	bf18      	it	ne
 800101e:	f040 0001 	orrne.w	r0, r0, #1
 8001022:	4770      	bx	lr
 8001024:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001028:	d102      	bne.n	8001030 <__cmpsf2+0x4c>
 800102a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800102e:	d105      	bne.n	800103c <__cmpsf2+0x58>
 8001030:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001034:	d1e4      	bne.n	8001000 <__cmpsf2+0x1c>
 8001036:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800103a:	d0e1      	beq.n	8001000 <__cmpsf2+0x1c>
 800103c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop

08001044 <__aeabi_cfrcmple>:
 8001044:	4684      	mov	ip, r0
 8001046:	4608      	mov	r0, r1
 8001048:	4661      	mov	r1, ip
 800104a:	e7ff      	b.n	800104c <__aeabi_cfcmpeq>

0800104c <__aeabi_cfcmpeq>:
 800104c:	b50f      	push	{r0, r1, r2, r3, lr}
 800104e:	f7ff ffc9 	bl	8000fe4 <__cmpsf2>
 8001052:	2800      	cmp	r0, #0
 8001054:	bf48      	it	mi
 8001056:	f110 0f00 	cmnmi.w	r0, #0
 800105a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800105c <__aeabi_fcmpeq>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff fff4 	bl	800104c <__aeabi_cfcmpeq>
 8001064:	bf0c      	ite	eq
 8001066:	2001      	moveq	r0, #1
 8001068:	2000      	movne	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_fcmplt>:
 8001070:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001074:	f7ff ffea 	bl	800104c <__aeabi_cfcmpeq>
 8001078:	bf34      	ite	cc
 800107a:	2001      	movcc	r0, #1
 800107c:	2000      	movcs	r0, #0
 800107e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001082:	bf00      	nop

08001084 <__aeabi_fcmple>:
 8001084:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001088:	f7ff ffe0 	bl	800104c <__aeabi_cfcmpeq>
 800108c:	bf94      	ite	ls
 800108e:	2001      	movls	r0, #1
 8001090:	2000      	movhi	r0, #0
 8001092:	f85d fb08 	ldr.w	pc, [sp], #8
 8001096:	bf00      	nop

08001098 <__aeabi_fcmpge>:
 8001098:	f84d ed08 	str.w	lr, [sp, #-8]!
 800109c:	f7ff ffd2 	bl	8001044 <__aeabi_cfrcmple>
 80010a0:	bf94      	ite	ls
 80010a2:	2001      	movls	r0, #1
 80010a4:	2000      	movhi	r0, #0
 80010a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010aa:	bf00      	nop

080010ac <__aeabi_fcmpgt>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff ffc8 	bl	8001044 <__aeabi_cfrcmple>
 80010b4:	bf34      	ite	cc
 80010b6:	2001      	movcc	r0, #1
 80010b8:	2000      	movcs	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_f2iz>:
 80010c0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010c4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010c8:	d30f      	bcc.n	80010ea <__aeabi_f2iz+0x2a>
 80010ca:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010ce:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010d2:	d90d      	bls.n	80010f0 <__aeabi_f2iz+0x30>
 80010d4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010dc:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80010e0:	fa23 f002 	lsr.w	r0, r3, r2
 80010e4:	bf18      	it	ne
 80010e6:	4240      	negne	r0, r0
 80010e8:	4770      	bx	lr
 80010ea:	f04f 0000 	mov.w	r0, #0
 80010ee:	4770      	bx	lr
 80010f0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010f4:	d101      	bne.n	80010fa <__aeabi_f2iz+0x3a>
 80010f6:	0242      	lsls	r2, r0, #9
 80010f8:	d105      	bne.n	8001106 <__aeabi_f2iz+0x46>
 80010fa:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80010fe:	bf08      	it	eq
 8001100:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001104:	4770      	bx	lr
 8001106:	f04f 0000 	mov.w	r0, #0
 800110a:	4770      	bx	lr

0800110c <__aeabi_f2uiz>:
 800110c:	0042      	lsls	r2, r0, #1
 800110e:	d20e      	bcs.n	800112e <__aeabi_f2uiz+0x22>
 8001110:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001114:	d30b      	bcc.n	800112e <__aeabi_f2uiz+0x22>
 8001116:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800111a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800111e:	d409      	bmi.n	8001134 <__aeabi_f2uiz+0x28>
 8001120:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001124:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001128:	fa23 f002 	lsr.w	r0, r3, r2
 800112c:	4770      	bx	lr
 800112e:	f04f 0000 	mov.w	r0, #0
 8001132:	4770      	bx	lr
 8001134:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001138:	d101      	bne.n	800113e <__aeabi_f2uiz+0x32>
 800113a:	0242      	lsls	r2, r0, #9
 800113c:	d102      	bne.n	8001144 <__aeabi_f2uiz+0x38>
 800113e:	f04f 30ff 	mov.w	r0, #4294967295
 8001142:	4770      	bx	lr
 8001144:	f04f 0000 	mov.w	r0, #0
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop

0800114c <__aeabi_ldivmod>:
 800114c:	b97b      	cbnz	r3, 800116e <__aeabi_ldivmod+0x22>
 800114e:	b972      	cbnz	r2, 800116e <__aeabi_ldivmod+0x22>
 8001150:	2900      	cmp	r1, #0
 8001152:	bfbe      	ittt	lt
 8001154:	2000      	movlt	r0, #0
 8001156:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800115a:	e006      	blt.n	800116a <__aeabi_ldivmod+0x1e>
 800115c:	bf08      	it	eq
 800115e:	2800      	cmpeq	r0, #0
 8001160:	bf1c      	itt	ne
 8001162:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8001166:	f04f 30ff 	movne.w	r0, #4294967295
 800116a:	f000 b9f3 	b.w	8001554 <__aeabi_idiv0>
 800116e:	f1ad 0c08 	sub.w	ip, sp, #8
 8001172:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001176:	2900      	cmp	r1, #0
 8001178:	db09      	blt.n	800118e <__aeabi_ldivmod+0x42>
 800117a:	2b00      	cmp	r3, #0
 800117c:	db1a      	blt.n	80011b4 <__aeabi_ldivmod+0x68>
 800117e:	f000 f869 	bl	8001254 <__udivmoddi4>
 8001182:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001186:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800118a:	b004      	add	sp, #16
 800118c:	4770      	bx	lr
 800118e:	4240      	negs	r0, r0
 8001190:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001194:	2b00      	cmp	r3, #0
 8001196:	db1b      	blt.n	80011d0 <__aeabi_ldivmod+0x84>
 8001198:	f000 f85c 	bl	8001254 <__udivmoddi4>
 800119c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011a4:	b004      	add	sp, #16
 80011a6:	4240      	negs	r0, r0
 80011a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011ac:	4252      	negs	r2, r2
 80011ae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011b2:	4770      	bx	lr
 80011b4:	4252      	negs	r2, r2
 80011b6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011ba:	f000 f84b 	bl	8001254 <__udivmoddi4>
 80011be:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011c6:	b004      	add	sp, #16
 80011c8:	4240      	negs	r0, r0
 80011ca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011ce:	4770      	bx	lr
 80011d0:	4252      	negs	r2, r2
 80011d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011d6:	f000 f83d 	bl	8001254 <__udivmoddi4>
 80011da:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011e2:	b004      	add	sp, #16
 80011e4:	4252      	negs	r2, r2
 80011e6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011ea:	4770      	bx	lr

080011ec <__aeabi_f2lz>:
 80011ec:	b510      	push	{r4, lr}
 80011ee:	2100      	movs	r1, #0
 80011f0:	4604      	mov	r4, r0
 80011f2:	f7ff ff3d 	bl	8001070 <__aeabi_fcmplt>
 80011f6:	b920      	cbnz	r0, 8001202 <__aeabi_f2lz+0x16>
 80011f8:	4620      	mov	r0, r4
 80011fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80011fe:	f000 b809 	b.w	8001214 <__aeabi_f2ulz>
 8001202:	f104 4000 	add.w	r0, r4, #2147483648	@ 0x80000000
 8001206:	f000 f805 	bl	8001214 <__aeabi_f2ulz>
 800120a:	4240      	negs	r0, r0
 800120c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001210:	bd10      	pop	{r4, pc}
 8001212:	bf00      	nop

08001214 <__aeabi_f2ulz>:
 8001214:	b5d0      	push	{r4, r6, r7, lr}
 8001216:	f7ff f907 	bl	8000428 <__aeabi_f2d>
 800121a:	2200      	movs	r2, #0
 800121c:	4b0b      	ldr	r3, [pc, #44]	@ (800124c <__aeabi_f2ulz+0x38>)
 800121e:	4606      	mov	r6, r0
 8001220:	460f      	mov	r7, r1
 8001222:	f7ff f959 	bl	80004d8 <__aeabi_dmul>
 8001226:	f7ff fc07 	bl	8000a38 <__aeabi_d2uiz>
 800122a:	4604      	mov	r4, r0
 800122c:	f7ff f8da 	bl	80003e4 <__aeabi_ui2d>
 8001230:	2200      	movs	r2, #0
 8001232:	4b07      	ldr	r3, [pc, #28]	@ (8001250 <__aeabi_f2ulz+0x3c>)
 8001234:	f7ff f950 	bl	80004d8 <__aeabi_dmul>
 8001238:	4602      	mov	r2, r0
 800123a:	460b      	mov	r3, r1
 800123c:	4630      	mov	r0, r6
 800123e:	4639      	mov	r1, r7
 8001240:	f7fe ff92 	bl	8000168 <__aeabi_dsub>
 8001244:	f7ff fbf8 	bl	8000a38 <__aeabi_d2uiz>
 8001248:	4621      	mov	r1, r4
 800124a:	bdd0      	pop	{r4, r6, r7, pc}
 800124c:	3df00000 	.word	0x3df00000
 8001250:	41f00000 	.word	0x41f00000

08001254 <__udivmoddi4>:
 8001254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001258:	9d08      	ldr	r5, [sp, #32]
 800125a:	468e      	mov	lr, r1
 800125c:	4604      	mov	r4, r0
 800125e:	4688      	mov	r8, r1
 8001260:	2b00      	cmp	r3, #0
 8001262:	d14a      	bne.n	80012fa <__udivmoddi4+0xa6>
 8001264:	428a      	cmp	r2, r1
 8001266:	4617      	mov	r7, r2
 8001268:	d962      	bls.n	8001330 <__udivmoddi4+0xdc>
 800126a:	fab2 f682 	clz	r6, r2
 800126e:	b14e      	cbz	r6, 8001284 <__udivmoddi4+0x30>
 8001270:	f1c6 0320 	rsb	r3, r6, #32
 8001274:	fa01 f806 	lsl.w	r8, r1, r6
 8001278:	fa20 f303 	lsr.w	r3, r0, r3
 800127c:	40b7      	lsls	r7, r6
 800127e:	ea43 0808 	orr.w	r8, r3, r8
 8001282:	40b4      	lsls	r4, r6
 8001284:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001288:	fbb8 f1fe 	udiv	r1, r8, lr
 800128c:	fa1f fc87 	uxth.w	ip, r7
 8001290:	fb0e 8811 	mls	r8, lr, r1, r8
 8001294:	fb01 f20c 	mul.w	r2, r1, ip
 8001298:	0c23      	lsrs	r3, r4, #16
 800129a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800129e:	429a      	cmp	r2, r3
 80012a0:	d909      	bls.n	80012b6 <__udivmoddi4+0x62>
 80012a2:	18fb      	adds	r3, r7, r3
 80012a4:	f101 30ff 	add.w	r0, r1, #4294967295
 80012a8:	f080 80eb 	bcs.w	8001482 <__udivmoddi4+0x22e>
 80012ac:	429a      	cmp	r2, r3
 80012ae:	f240 80e8 	bls.w	8001482 <__udivmoddi4+0x22e>
 80012b2:	3902      	subs	r1, #2
 80012b4:	443b      	add	r3, r7
 80012b6:	1a9a      	subs	r2, r3, r2
 80012b8:	fbb2 f0fe 	udiv	r0, r2, lr
 80012bc:	fb0e 2210 	mls	r2, lr, r0, r2
 80012c0:	fb00 fc0c 	mul.w	ip, r0, ip
 80012c4:	b2a3      	uxth	r3, r4
 80012c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80012ca:	459c      	cmp	ip, r3
 80012cc:	d909      	bls.n	80012e2 <__udivmoddi4+0x8e>
 80012ce:	18fb      	adds	r3, r7, r3
 80012d0:	f100 32ff 	add.w	r2, r0, #4294967295
 80012d4:	f080 80d7 	bcs.w	8001486 <__udivmoddi4+0x232>
 80012d8:	459c      	cmp	ip, r3
 80012da:	f240 80d4 	bls.w	8001486 <__udivmoddi4+0x232>
 80012de:	443b      	add	r3, r7
 80012e0:	3802      	subs	r0, #2
 80012e2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80012e6:	2100      	movs	r1, #0
 80012e8:	eba3 030c 	sub.w	r3, r3, ip
 80012ec:	b11d      	cbz	r5, 80012f6 <__udivmoddi4+0xa2>
 80012ee:	2200      	movs	r2, #0
 80012f0:	40f3      	lsrs	r3, r6
 80012f2:	e9c5 3200 	strd	r3, r2, [r5]
 80012f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012fa:	428b      	cmp	r3, r1
 80012fc:	d905      	bls.n	800130a <__udivmoddi4+0xb6>
 80012fe:	b10d      	cbz	r5, 8001304 <__udivmoddi4+0xb0>
 8001300:	e9c5 0100 	strd	r0, r1, [r5]
 8001304:	2100      	movs	r1, #0
 8001306:	4608      	mov	r0, r1
 8001308:	e7f5      	b.n	80012f6 <__udivmoddi4+0xa2>
 800130a:	fab3 f183 	clz	r1, r3
 800130e:	2900      	cmp	r1, #0
 8001310:	d146      	bne.n	80013a0 <__udivmoddi4+0x14c>
 8001312:	4573      	cmp	r3, lr
 8001314:	d302      	bcc.n	800131c <__udivmoddi4+0xc8>
 8001316:	4282      	cmp	r2, r0
 8001318:	f200 8108 	bhi.w	800152c <__udivmoddi4+0x2d8>
 800131c:	1a84      	subs	r4, r0, r2
 800131e:	eb6e 0203 	sbc.w	r2, lr, r3
 8001322:	2001      	movs	r0, #1
 8001324:	4690      	mov	r8, r2
 8001326:	2d00      	cmp	r5, #0
 8001328:	d0e5      	beq.n	80012f6 <__udivmoddi4+0xa2>
 800132a:	e9c5 4800 	strd	r4, r8, [r5]
 800132e:	e7e2      	b.n	80012f6 <__udivmoddi4+0xa2>
 8001330:	2a00      	cmp	r2, #0
 8001332:	f000 8091 	beq.w	8001458 <__udivmoddi4+0x204>
 8001336:	fab2 f682 	clz	r6, r2
 800133a:	2e00      	cmp	r6, #0
 800133c:	f040 80a5 	bne.w	800148a <__udivmoddi4+0x236>
 8001340:	1a8a      	subs	r2, r1, r2
 8001342:	2101      	movs	r1, #1
 8001344:	0c03      	lsrs	r3, r0, #16
 8001346:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800134a:	b280      	uxth	r0, r0
 800134c:	b2bc      	uxth	r4, r7
 800134e:	fbb2 fcfe 	udiv	ip, r2, lr
 8001352:	fb0e 221c 	mls	r2, lr, ip, r2
 8001356:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800135a:	fb04 f20c 	mul.w	r2, r4, ip
 800135e:	429a      	cmp	r2, r3
 8001360:	d907      	bls.n	8001372 <__udivmoddi4+0x11e>
 8001362:	18fb      	adds	r3, r7, r3
 8001364:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001368:	d202      	bcs.n	8001370 <__udivmoddi4+0x11c>
 800136a:	429a      	cmp	r2, r3
 800136c:	f200 80e3 	bhi.w	8001536 <__udivmoddi4+0x2e2>
 8001370:	46c4      	mov	ip, r8
 8001372:	1a9b      	subs	r3, r3, r2
 8001374:	fbb3 f2fe 	udiv	r2, r3, lr
 8001378:	fb0e 3312 	mls	r3, lr, r2, r3
 800137c:	fb02 f404 	mul.w	r4, r2, r4
 8001380:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8001384:	429c      	cmp	r4, r3
 8001386:	d907      	bls.n	8001398 <__udivmoddi4+0x144>
 8001388:	18fb      	adds	r3, r7, r3
 800138a:	f102 30ff 	add.w	r0, r2, #4294967295
 800138e:	d202      	bcs.n	8001396 <__udivmoddi4+0x142>
 8001390:	429c      	cmp	r4, r3
 8001392:	f200 80cd 	bhi.w	8001530 <__udivmoddi4+0x2dc>
 8001396:	4602      	mov	r2, r0
 8001398:	1b1b      	subs	r3, r3, r4
 800139a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800139e:	e7a5      	b.n	80012ec <__udivmoddi4+0x98>
 80013a0:	f1c1 0620 	rsb	r6, r1, #32
 80013a4:	408b      	lsls	r3, r1
 80013a6:	fa22 f706 	lsr.w	r7, r2, r6
 80013aa:	431f      	orrs	r7, r3
 80013ac:	fa2e fa06 	lsr.w	sl, lr, r6
 80013b0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80013b4:	fbba f8f9 	udiv	r8, sl, r9
 80013b8:	fa0e fe01 	lsl.w	lr, lr, r1
 80013bc:	fa20 f306 	lsr.w	r3, r0, r6
 80013c0:	fb09 aa18 	mls	sl, r9, r8, sl
 80013c4:	fa1f fc87 	uxth.w	ip, r7
 80013c8:	ea43 030e 	orr.w	r3, r3, lr
 80013cc:	fa00 fe01 	lsl.w	lr, r0, r1
 80013d0:	fb08 f00c 	mul.w	r0, r8, ip
 80013d4:	0c1c      	lsrs	r4, r3, #16
 80013d6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80013da:	42a0      	cmp	r0, r4
 80013dc:	fa02 f201 	lsl.w	r2, r2, r1
 80013e0:	d90a      	bls.n	80013f8 <__udivmoddi4+0x1a4>
 80013e2:	193c      	adds	r4, r7, r4
 80013e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80013e8:	f080 809e 	bcs.w	8001528 <__udivmoddi4+0x2d4>
 80013ec:	42a0      	cmp	r0, r4
 80013ee:	f240 809b 	bls.w	8001528 <__udivmoddi4+0x2d4>
 80013f2:	f1a8 0802 	sub.w	r8, r8, #2
 80013f6:	443c      	add	r4, r7
 80013f8:	1a24      	subs	r4, r4, r0
 80013fa:	b298      	uxth	r0, r3
 80013fc:	fbb4 f3f9 	udiv	r3, r4, r9
 8001400:	fb09 4413 	mls	r4, r9, r3, r4
 8001404:	fb03 fc0c 	mul.w	ip, r3, ip
 8001408:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800140c:	45a4      	cmp	ip, r4
 800140e:	d909      	bls.n	8001424 <__udivmoddi4+0x1d0>
 8001410:	193c      	adds	r4, r7, r4
 8001412:	f103 30ff 	add.w	r0, r3, #4294967295
 8001416:	f080 8085 	bcs.w	8001524 <__udivmoddi4+0x2d0>
 800141a:	45a4      	cmp	ip, r4
 800141c:	f240 8082 	bls.w	8001524 <__udivmoddi4+0x2d0>
 8001420:	3b02      	subs	r3, #2
 8001422:	443c      	add	r4, r7
 8001424:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001428:	eba4 040c 	sub.w	r4, r4, ip
 800142c:	fba0 8c02 	umull	r8, ip, r0, r2
 8001430:	4564      	cmp	r4, ip
 8001432:	4643      	mov	r3, r8
 8001434:	46e1      	mov	r9, ip
 8001436:	d364      	bcc.n	8001502 <__udivmoddi4+0x2ae>
 8001438:	d061      	beq.n	80014fe <__udivmoddi4+0x2aa>
 800143a:	b15d      	cbz	r5, 8001454 <__udivmoddi4+0x200>
 800143c:	ebbe 0203 	subs.w	r2, lr, r3
 8001440:	eb64 0409 	sbc.w	r4, r4, r9
 8001444:	fa04 f606 	lsl.w	r6, r4, r6
 8001448:	fa22 f301 	lsr.w	r3, r2, r1
 800144c:	431e      	orrs	r6, r3
 800144e:	40cc      	lsrs	r4, r1
 8001450:	e9c5 6400 	strd	r6, r4, [r5]
 8001454:	2100      	movs	r1, #0
 8001456:	e74e      	b.n	80012f6 <__udivmoddi4+0xa2>
 8001458:	fbb1 fcf2 	udiv	ip, r1, r2
 800145c:	0c01      	lsrs	r1, r0, #16
 800145e:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001462:	b280      	uxth	r0, r0
 8001464:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001468:	463b      	mov	r3, r7
 800146a:	fbb1 f1f7 	udiv	r1, r1, r7
 800146e:	4638      	mov	r0, r7
 8001470:	463c      	mov	r4, r7
 8001472:	46b8      	mov	r8, r7
 8001474:	46be      	mov	lr, r7
 8001476:	2620      	movs	r6, #32
 8001478:	eba2 0208 	sub.w	r2, r2, r8
 800147c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001480:	e765      	b.n	800134e <__udivmoddi4+0xfa>
 8001482:	4601      	mov	r1, r0
 8001484:	e717      	b.n	80012b6 <__udivmoddi4+0x62>
 8001486:	4610      	mov	r0, r2
 8001488:	e72b      	b.n	80012e2 <__udivmoddi4+0x8e>
 800148a:	f1c6 0120 	rsb	r1, r6, #32
 800148e:	fa2e fc01 	lsr.w	ip, lr, r1
 8001492:	40b7      	lsls	r7, r6
 8001494:	fa0e fe06 	lsl.w	lr, lr, r6
 8001498:	fa20 f101 	lsr.w	r1, r0, r1
 800149c:	ea41 010e 	orr.w	r1, r1, lr
 80014a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80014a4:	fbbc f8fe 	udiv	r8, ip, lr
 80014a8:	b2bc      	uxth	r4, r7
 80014aa:	fb0e cc18 	mls	ip, lr, r8, ip
 80014ae:	fb08 f904 	mul.w	r9, r8, r4
 80014b2:	0c0a      	lsrs	r2, r1, #16
 80014b4:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80014b8:	40b0      	lsls	r0, r6
 80014ba:	4591      	cmp	r9, r2
 80014bc:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80014c0:	b280      	uxth	r0, r0
 80014c2:	d93e      	bls.n	8001542 <__udivmoddi4+0x2ee>
 80014c4:	18ba      	adds	r2, r7, r2
 80014c6:	f108 3cff 	add.w	ip, r8, #4294967295
 80014ca:	d201      	bcs.n	80014d0 <__udivmoddi4+0x27c>
 80014cc:	4591      	cmp	r9, r2
 80014ce:	d81f      	bhi.n	8001510 <__udivmoddi4+0x2bc>
 80014d0:	eba2 0209 	sub.w	r2, r2, r9
 80014d4:	fbb2 f9fe 	udiv	r9, r2, lr
 80014d8:	fb09 f804 	mul.w	r8, r9, r4
 80014dc:	fb0e 2a19 	mls	sl, lr, r9, r2
 80014e0:	b28a      	uxth	r2, r1
 80014e2:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 80014e6:	4542      	cmp	r2, r8
 80014e8:	d229      	bcs.n	800153e <__udivmoddi4+0x2ea>
 80014ea:	18ba      	adds	r2, r7, r2
 80014ec:	f109 31ff 	add.w	r1, r9, #4294967295
 80014f0:	d2c2      	bcs.n	8001478 <__udivmoddi4+0x224>
 80014f2:	4542      	cmp	r2, r8
 80014f4:	d2c0      	bcs.n	8001478 <__udivmoddi4+0x224>
 80014f6:	f1a9 0102 	sub.w	r1, r9, #2
 80014fa:	443a      	add	r2, r7
 80014fc:	e7bc      	b.n	8001478 <__udivmoddi4+0x224>
 80014fe:	45c6      	cmp	lr, r8
 8001500:	d29b      	bcs.n	800143a <__udivmoddi4+0x1e6>
 8001502:	ebb8 0302 	subs.w	r3, r8, r2
 8001506:	eb6c 0c07 	sbc.w	ip, ip, r7
 800150a:	3801      	subs	r0, #1
 800150c:	46e1      	mov	r9, ip
 800150e:	e794      	b.n	800143a <__udivmoddi4+0x1e6>
 8001510:	eba7 0909 	sub.w	r9, r7, r9
 8001514:	444a      	add	r2, r9
 8001516:	fbb2 f9fe 	udiv	r9, r2, lr
 800151a:	f1a8 0c02 	sub.w	ip, r8, #2
 800151e:	fb09 f804 	mul.w	r8, r9, r4
 8001522:	e7db      	b.n	80014dc <__udivmoddi4+0x288>
 8001524:	4603      	mov	r3, r0
 8001526:	e77d      	b.n	8001424 <__udivmoddi4+0x1d0>
 8001528:	46d0      	mov	r8, sl
 800152a:	e765      	b.n	80013f8 <__udivmoddi4+0x1a4>
 800152c:	4608      	mov	r0, r1
 800152e:	e6fa      	b.n	8001326 <__udivmoddi4+0xd2>
 8001530:	443b      	add	r3, r7
 8001532:	3a02      	subs	r2, #2
 8001534:	e730      	b.n	8001398 <__udivmoddi4+0x144>
 8001536:	f1ac 0c02 	sub.w	ip, ip, #2
 800153a:	443b      	add	r3, r7
 800153c:	e719      	b.n	8001372 <__udivmoddi4+0x11e>
 800153e:	4649      	mov	r1, r9
 8001540:	e79a      	b.n	8001478 <__udivmoddi4+0x224>
 8001542:	eba2 0209 	sub.w	r2, r2, r9
 8001546:	fbb2 f9fe 	udiv	r9, r2, lr
 800154a:	46c4      	mov	ip, r8
 800154c:	fb09 f804 	mul.w	r8, r9, r4
 8001550:	e7c4      	b.n	80014dc <__udivmoddi4+0x288>
 8001552:	bf00      	nop

08001554 <__aeabi_idiv0>:
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop

08001558 <IIC_Delay>:
*	    
*	  : 
*********************************************************************************************************
*/
static void IIC_Delay(void)
{
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
    	7SCL = 347KHz SCL1.5usSCL2.87us
     	5SCL = 421KHz SCL1.25usSCL2.375us

    IAR7
    */
    for (i = 0; i < 10; i++);
 800155e:	2300      	movs	r3, #0
 8001560:	71fb      	strb	r3, [r7, #7]
 8001562:	e002      	b.n	800156a <IIC_Delay+0x12>
 8001564:	79fb      	ldrb	r3, [r7, #7]
 8001566:	3301      	adds	r3, #1
 8001568:	71fb      	strb	r3, [r7, #7]
 800156a:	79fb      	ldrb	r3, [r7, #7]
 800156c:	2b09      	cmp	r3, #9
 800156e:	d9f9      	bls.n	8001564 <IIC_Delay+0xc>
}
 8001570:	bf00      	nop
 8001572:	bf00      	nop
 8001574:	370c      	adds	r7, #12
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr

0800157c <IIC_Start>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_Start(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
    /* SCLSDAIIC */
    IIC_SDA_1();
 8001580:	2201      	movs	r2, #1
 8001582:	2108      	movs	r1, #8
 8001584:	480c      	ldr	r0, [pc, #48]	@ (80015b8 <IIC_Start+0x3c>)
 8001586:	f005 ff36 	bl	80073f6 <HAL_GPIO_WritePin>
    IIC_SCL_1();
 800158a:	2201      	movs	r2, #1
 800158c:	2110      	movs	r1, #16
 800158e:	480a      	ldr	r0, [pc, #40]	@ (80015b8 <IIC_Start+0x3c>)
 8001590:	f005 ff31 	bl	80073f6 <HAL_GPIO_WritePin>
    IIC_Delay();
 8001594:	f7ff ffe0 	bl	8001558 <IIC_Delay>
    IIC_SDA_0();
 8001598:	2200      	movs	r2, #0
 800159a:	2108      	movs	r1, #8
 800159c:	4806      	ldr	r0, [pc, #24]	@ (80015b8 <IIC_Start+0x3c>)
 800159e:	f005 ff2a 	bl	80073f6 <HAL_GPIO_WritePin>
    IIC_Delay();
 80015a2:	f7ff ffd9 	bl	8001558 <IIC_Delay>
    IIC_SCL_0();
 80015a6:	2200      	movs	r2, #0
 80015a8:	2110      	movs	r1, #16
 80015aa:	4803      	ldr	r0, [pc, #12]	@ (80015b8 <IIC_Start+0x3c>)
 80015ac:	f005 ff23 	bl	80073f6 <HAL_GPIO_WritePin>
    IIC_Delay();
 80015b0:	f7ff ffd2 	bl	8001558 <IIC_Delay>
}
 80015b4:	bf00      	nop
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	40010c00 	.word	0x40010c00

080015bc <IIC_Stop>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_Stop(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
    /* SCLSDAIIC */
    IIC_SDA_0();
 80015c0:	2200      	movs	r2, #0
 80015c2:	2108      	movs	r1, #8
 80015c4:	4808      	ldr	r0, [pc, #32]	@ (80015e8 <IIC_Stop+0x2c>)
 80015c6:	f005 ff16 	bl	80073f6 <HAL_GPIO_WritePin>
    IIC_SCL_1();
 80015ca:	2201      	movs	r2, #1
 80015cc:	2110      	movs	r1, #16
 80015ce:	4806      	ldr	r0, [pc, #24]	@ (80015e8 <IIC_Stop+0x2c>)
 80015d0:	f005 ff11 	bl	80073f6 <HAL_GPIO_WritePin>
    IIC_Delay();
 80015d4:	f7ff ffc0 	bl	8001558 <IIC_Delay>
    IIC_SDA_1();
 80015d8:	2201      	movs	r2, #1
 80015da:	2108      	movs	r1, #8
 80015dc:	4802      	ldr	r0, [pc, #8]	@ (80015e8 <IIC_Stop+0x2c>)
 80015de:	f005 ff0a 	bl	80073f6 <HAL_GPIO_WritePin>
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	40010c00 	.word	0x40010c00

080015ec <IIC_Send_Byte>:
*	    _ucByte  
*	  : 
*********************************************************************************************************
*/
void IIC_Send_Byte(uint8_t _ucByte)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	71fb      	strb	r3, [r7, #7]
    uint8_t i;

    /* bit7 */
    for (i = 0; i < 8; i++)
 80015f6:	2300      	movs	r3, #0
 80015f8:	73fb      	strb	r3, [r7, #15]
 80015fa:	e02c      	b.n	8001656 <IIC_Send_Byte+0x6a>
    {
        if (_ucByte & 0x80)
 80015fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001600:	2b00      	cmp	r3, #0
 8001602:	da05      	bge.n	8001610 <IIC_Send_Byte+0x24>
        {
            IIC_SDA_1();
 8001604:	2201      	movs	r2, #1
 8001606:	2108      	movs	r1, #8
 8001608:	4817      	ldr	r0, [pc, #92]	@ (8001668 <IIC_Send_Byte+0x7c>)
 800160a:	f005 fef4 	bl	80073f6 <HAL_GPIO_WritePin>
 800160e:	e004      	b.n	800161a <IIC_Send_Byte+0x2e>
        }
        else
        {
            IIC_SDA_0();
 8001610:	2200      	movs	r2, #0
 8001612:	2108      	movs	r1, #8
 8001614:	4814      	ldr	r0, [pc, #80]	@ (8001668 <IIC_Send_Byte+0x7c>)
 8001616:	f005 feee 	bl	80073f6 <HAL_GPIO_WritePin>
        }
        IIC_Delay();
 800161a:	f7ff ff9d 	bl	8001558 <IIC_Delay>
        IIC_SCL_1();
 800161e:	2201      	movs	r2, #1
 8001620:	2110      	movs	r1, #16
 8001622:	4811      	ldr	r0, [pc, #68]	@ (8001668 <IIC_Send_Byte+0x7c>)
 8001624:	f005 fee7 	bl	80073f6 <HAL_GPIO_WritePin>
        IIC_Delay();
 8001628:	f7ff ff96 	bl	8001558 <IIC_Delay>
        IIC_SCL_0();
 800162c:	2200      	movs	r2, #0
 800162e:	2110      	movs	r1, #16
 8001630:	480d      	ldr	r0, [pc, #52]	@ (8001668 <IIC_Send_Byte+0x7c>)
 8001632:	f005 fee0 	bl	80073f6 <HAL_GPIO_WritePin>
        if (i == 7)
 8001636:	7bfb      	ldrb	r3, [r7, #15]
 8001638:	2b07      	cmp	r3, #7
 800163a:	d104      	bne.n	8001646 <IIC_Send_Byte+0x5a>
        {
            IIC_SDA_1(); // 
 800163c:	2201      	movs	r2, #1
 800163e:	2108      	movs	r1, #8
 8001640:	4809      	ldr	r0, [pc, #36]	@ (8001668 <IIC_Send_Byte+0x7c>)
 8001642:	f005 fed8 	bl	80073f6 <HAL_GPIO_WritePin>
        }
        _ucByte <<= 1;	/* bit */
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	71fb      	strb	r3, [r7, #7]
        IIC_Delay();
 800164c:	f7ff ff84 	bl	8001558 <IIC_Delay>
    for (i = 0; i < 8; i++)
 8001650:	7bfb      	ldrb	r3, [r7, #15]
 8001652:	3301      	adds	r3, #1
 8001654:	73fb      	strb	r3, [r7, #15]
 8001656:	7bfb      	ldrb	r3, [r7, #15]
 8001658:	2b07      	cmp	r3, #7
 800165a:	d9cf      	bls.n	80015fc <IIC_Send_Byte+0x10>
    }
}
 800165c:	bf00      	nop
 800165e:	bf00      	nop
 8001660:	3710      	adds	r7, #16
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40010c00 	.word	0x40010c00

0800166c <IIC_Read_Byte>:
*	    
*	  : 
*********************************************************************************************************
*/
uint8_t IIC_Read_Byte(uint8_t ack)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	71fb      	strb	r3, [r7, #7]
    uint8_t i;
    uint8_t value;

    /* 1bitbit7 */
    value = 0;
 8001676:	2300      	movs	r3, #0
 8001678:	73bb      	strb	r3, [r7, #14]
    for (i = 0; i < 8; i++)
 800167a:	2300      	movs	r3, #0
 800167c:	73fb      	strb	r3, [r7, #15]
 800167e:	e01d      	b.n	80016bc <IIC_Read_Byte+0x50>
    {
        value <<= 1;
 8001680:	7bbb      	ldrb	r3, [r7, #14]
 8001682:	005b      	lsls	r3, r3, #1
 8001684:	73bb      	strb	r3, [r7, #14]
        IIC_SCL_1();
 8001686:	2201      	movs	r2, #1
 8001688:	2110      	movs	r1, #16
 800168a:	4814      	ldr	r0, [pc, #80]	@ (80016dc <IIC_Read_Byte+0x70>)
 800168c:	f005 feb3 	bl	80073f6 <HAL_GPIO_WritePin>
        IIC_Delay();
 8001690:	f7ff ff62 	bl	8001558 <IIC_Delay>
        if (IIC_SDA_READ())
 8001694:	2108      	movs	r1, #8
 8001696:	4811      	ldr	r0, [pc, #68]	@ (80016dc <IIC_Read_Byte+0x70>)
 8001698:	f005 fe96 	bl	80073c8 <HAL_GPIO_ReadPin>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d002      	beq.n	80016a8 <IIC_Read_Byte+0x3c>
        {
            value++;
 80016a2:	7bbb      	ldrb	r3, [r7, #14]
 80016a4:	3301      	adds	r3, #1
 80016a6:	73bb      	strb	r3, [r7, #14]
        }
        IIC_SCL_0();
 80016a8:	2200      	movs	r2, #0
 80016aa:	2110      	movs	r1, #16
 80016ac:	480b      	ldr	r0, [pc, #44]	@ (80016dc <IIC_Read_Byte+0x70>)
 80016ae:	f005 fea2 	bl	80073f6 <HAL_GPIO_WritePin>
        IIC_Delay();
 80016b2:	f7ff ff51 	bl	8001558 <IIC_Delay>
    for (i = 0; i < 8; i++)
 80016b6:	7bfb      	ldrb	r3, [r7, #15]
 80016b8:	3301      	adds	r3, #1
 80016ba:	73fb      	strb	r3, [r7, #15]
 80016bc:	7bfb      	ldrb	r3, [r7, #15]
 80016be:	2b07      	cmp	r3, #7
 80016c0:	d9de      	bls.n	8001680 <IIC_Read_Byte+0x14>
    }
    if(ack==0)
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d102      	bne.n	80016ce <IIC_Read_Byte+0x62>
        IIC_NAck();
 80016c8:	f000 f856 	bl	8001778 <IIC_NAck>
 80016cc:	e001      	b.n	80016d2 <IIC_Read_Byte+0x66>
    else
        IIC_Ack();
 80016ce:	f000 f833 	bl	8001738 <IIC_Ack>
    return value;
 80016d2:	7bbb      	ldrb	r3, [r7, #14]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3710      	adds	r7, #16
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	40010c00 	.word	0x40010c00

080016e0 <IIC_Wait_Ack>:
*	    
*	  : 01
*********************************************************************************************************
*/
uint8_t IIC_Wait_Ack(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
    uint8_t re;

    IIC_SDA_1();	/* CPUSDA */
 80016e6:	2201      	movs	r2, #1
 80016e8:	2108      	movs	r1, #8
 80016ea:	4812      	ldr	r0, [pc, #72]	@ (8001734 <IIC_Wait_Ack+0x54>)
 80016ec:	f005 fe83 	bl	80073f6 <HAL_GPIO_WritePin>
    IIC_Delay();
 80016f0:	f7ff ff32 	bl	8001558 <IIC_Delay>
    IIC_SCL_1();	/* CPUSCL = 1, ACK */
 80016f4:	2201      	movs	r2, #1
 80016f6:	2110      	movs	r1, #16
 80016f8:	480e      	ldr	r0, [pc, #56]	@ (8001734 <IIC_Wait_Ack+0x54>)
 80016fa:	f005 fe7c 	bl	80073f6 <HAL_GPIO_WritePin>
    IIC_Delay();
 80016fe:	f7ff ff2b 	bl	8001558 <IIC_Delay>
    if (IIC_SDA_READ())	/* CPUSDA */
 8001702:	2108      	movs	r1, #8
 8001704:	480b      	ldr	r0, [pc, #44]	@ (8001734 <IIC_Wait_Ack+0x54>)
 8001706:	f005 fe5f 	bl	80073c8 <HAL_GPIO_ReadPin>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d002      	beq.n	8001716 <IIC_Wait_Ack+0x36>
    {
        re = 1;
 8001710:	2301      	movs	r3, #1
 8001712:	71fb      	strb	r3, [r7, #7]
 8001714:	e001      	b.n	800171a <IIC_Wait_Ack+0x3a>
    }
    else
    {
        re = 0;
 8001716:	2300      	movs	r3, #0
 8001718:	71fb      	strb	r3, [r7, #7]
    }
    IIC_SCL_0();
 800171a:	2200      	movs	r2, #0
 800171c:	2110      	movs	r1, #16
 800171e:	4805      	ldr	r0, [pc, #20]	@ (8001734 <IIC_Wait_Ack+0x54>)
 8001720:	f005 fe69 	bl	80073f6 <HAL_GPIO_WritePin>
    IIC_Delay();
 8001724:	f7ff ff18 	bl	8001558 <IIC_Delay>
    return re;
 8001728:	79fb      	ldrb	r3, [r7, #7]
}
 800172a:	4618      	mov	r0, r3
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40010c00 	.word	0x40010c00

08001738 <IIC_Ack>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_Ack(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
    IIC_SDA_0();	/* CPUSDA = 0 */
 800173c:	2200      	movs	r2, #0
 800173e:	2108      	movs	r1, #8
 8001740:	480c      	ldr	r0, [pc, #48]	@ (8001774 <IIC_Ack+0x3c>)
 8001742:	f005 fe58 	bl	80073f6 <HAL_GPIO_WritePin>
    IIC_Delay();
 8001746:	f7ff ff07 	bl	8001558 <IIC_Delay>
    IIC_SCL_1();	/* CPU1 */
 800174a:	2201      	movs	r2, #1
 800174c:	2110      	movs	r1, #16
 800174e:	4809      	ldr	r0, [pc, #36]	@ (8001774 <IIC_Ack+0x3c>)
 8001750:	f005 fe51 	bl	80073f6 <HAL_GPIO_WritePin>
    IIC_Delay();
 8001754:	f7ff ff00 	bl	8001558 <IIC_Delay>
    IIC_SCL_0();
 8001758:	2200      	movs	r2, #0
 800175a:	2110      	movs	r1, #16
 800175c:	4805      	ldr	r0, [pc, #20]	@ (8001774 <IIC_Ack+0x3c>)
 800175e:	f005 fe4a 	bl	80073f6 <HAL_GPIO_WritePin>
    IIC_Delay();
 8001762:	f7ff fef9 	bl	8001558 <IIC_Delay>
    IIC_SDA_1();	/* CPUSDA */
 8001766:	2201      	movs	r2, #1
 8001768:	2108      	movs	r1, #8
 800176a:	4802      	ldr	r0, [pc, #8]	@ (8001774 <IIC_Ack+0x3c>)
 800176c:	f005 fe43 	bl	80073f6 <HAL_GPIO_WritePin>
}
 8001770:	bf00      	nop
 8001772:	bd80      	pop	{r7, pc}
 8001774:	40010c00 	.word	0x40010c00

08001778 <IIC_NAck>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_NAck(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
    IIC_SDA_1();	/* CPUSDA = 1 */
 800177c:	2201      	movs	r2, #1
 800177e:	2108      	movs	r1, #8
 8001780:	480a      	ldr	r0, [pc, #40]	@ (80017ac <IIC_NAck+0x34>)
 8001782:	f005 fe38 	bl	80073f6 <HAL_GPIO_WritePin>
    IIC_Delay();
 8001786:	f7ff fee7 	bl	8001558 <IIC_Delay>
    IIC_SCL_1();	/* CPU1 */
 800178a:	2201      	movs	r2, #1
 800178c:	2110      	movs	r1, #16
 800178e:	4807      	ldr	r0, [pc, #28]	@ (80017ac <IIC_NAck+0x34>)
 8001790:	f005 fe31 	bl	80073f6 <HAL_GPIO_WritePin>
    IIC_Delay();
 8001794:	f7ff fee0 	bl	8001558 <IIC_Delay>
    IIC_SCL_0();
 8001798:	2200      	movs	r2, #0
 800179a:	2110      	movs	r1, #16
 800179c:	4803      	ldr	r0, [pc, #12]	@ (80017ac <IIC_NAck+0x34>)
 800179e:	f005 fe2a 	bl	80073f6 <HAL_GPIO_WritePin>
    IIC_Delay();
 80017a2:	f7ff fed9 	bl	8001558 <IIC_Delay>
}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	40010c00 	.word	0x40010c00

080017b0 <IIC_GPIO_Init>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_GPIO_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    RCC_IIC_ENABLE;	/* GPIO */
 80017b6:	4b0f      	ldr	r3, [pc, #60]	@ (80017f4 <IIC_GPIO_Init+0x44>)
 80017b8:	699b      	ldr	r3, [r3, #24]
 80017ba:	4a0e      	ldr	r2, [pc, #56]	@ (80017f4 <IIC_GPIO_Init+0x44>)
 80017bc:	f043 0308 	orr.w	r3, r3, #8
 80017c0:	6193      	str	r3, [r2, #24]
 80017c2:	4b0c      	ldr	r3, [pc, #48]	@ (80017f4 <IIC_GPIO_Init+0x44>)
 80017c4:	699b      	ldr	r3, [r3, #24]
 80017c6:	f003 0308 	and.w	r3, r3, #8
 80017ca:	607b      	str	r3, [r7, #4]
 80017cc:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStructure.Pin = IIC_SCL_PIN | IIC_SDA_PIN;
 80017ce:	2318      	movs	r3, #24
 80017d0:	60bb      	str	r3, [r7, #8]
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 80017d2:	2303      	movs	r3, #3
 80017d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;  	/*  */
 80017d6:	2311      	movs	r3, #17
 80017d8:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIO_PORT_IIC, &GPIO_InitStructure);
 80017da:	f107 0308 	add.w	r3, r7, #8
 80017de:	4619      	mov	r1, r3
 80017e0:	4805      	ldr	r0, [pc, #20]	@ (80017f8 <IIC_GPIO_Init+0x48>)
 80017e2:	f005 fc6d 	bl	80070c0 <HAL_GPIO_Init>

    /* , IIC */
    IIC_Stop();
 80017e6:	f7ff fee9 	bl	80015bc <IIC_Stop>
}
 80017ea:	bf00      	nop
 80017ec:	3718      	adds	r7, #24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40021000 	.word	0x40021000
 80017f8:	40010c00 	.word	0x40010c00

080017fc <Read_Encoder>:
extern uint32_t uwtick;
extern TIM_HandleTypeDef htim2;
extern TIM_HandleTypeDef htim4;
float speed_left,speed_right;

int Read_Encoder(TIM_HandleTypeDef *htim){
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
	int coder = 0;
 8001804:	2300      	movs	r3, #0
 8001806:	60fb      	str	r3, [r7, #12]
	coder = (short)__HAL_TIM_GET_COUNTER(htim);       //
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800180e:	b21b      	sxth	r3, r3
 8001810:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COUNTER(htim,0);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	2200      	movs	r2, #0
 8001818:	625a      	str	r2, [r3, #36]	@ 0x24
	return coder;
 800181a:	68fb      	ldr	r3, [r7, #12]
}
 800181c:	4618      	mov	r0, r3
 800181e:	3714      	adds	r7, #20
 8001820:	46bd      	mov	sp, r7
 8001822:	bc80      	pop	{r7}
 8001824:	4770      	bx	lr
	...

08001828 <py_f2s4printf>:
*flen: fraction length as 3 for 12.345
*/


void py_f2s4printf(char * stra, float x, uint8_t flen)
{
 8001828:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800182c:	b098      	sub	sp, #96	@ 0x60
 800182e:	af00      	add	r7, sp, #0
 8001830:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8001832:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001834:	4613      	mov	r3, r2
 8001836:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint32_t base;
	int64_t dn;
	char mc[32];

	base = pow(10,flen);
 800183a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800183e:	4618      	mov	r0, r3
 8001840:	f7fe fdd0 	bl	80003e4 <__aeabi_ui2d>
 8001844:	4602      	mov	r2, r0
 8001846:	460b      	mov	r3, r1
 8001848:	f04f 0000 	mov.w	r0, #0
 800184c:	497f      	ldr	r1, [pc, #508]	@ (8001a4c <py_f2s4printf+0x224>)
 800184e:	f009 fb0d 	bl	800ae6c <pow>
 8001852:	4602      	mov	r2, r0
 8001854:	460b      	mov	r3, r1
 8001856:	4610      	mov	r0, r2
 8001858:	4619      	mov	r1, r3
 800185a:	f7ff f8ed 	bl	8000a38 <__aeabi_d2uiz>
 800185e:	4603      	mov	r3, r0
 8001860:	65bb      	str	r3, [r7, #88]	@ 0x58
	dn = x*base;
 8001862:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8001864:	f7ff fa0e 	bl	8000c84 <__aeabi_ui2f>
 8001868:	4603      	mov	r3, r0
 800186a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff fa61 	bl	8000d34 <__aeabi_fmul>
 8001872:	4603      	mov	r3, r0
 8001874:	4618      	mov	r0, r3
 8001876:	f7ff fcb9 	bl	80011ec <__aeabi_f2lz>
 800187a:	4602      	mov	r2, r0
 800187c:	460b      	mov	r3, r1
 800187e:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	sprintf(stra, "%d.", (int)(dn/base));
 8001882:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001884:	2200      	movs	r2, #0
 8001886:	461c      	mov	r4, r3
 8001888:	4615      	mov	r5, r2
 800188a:	4622      	mov	r2, r4
 800188c:	462b      	mov	r3, r5
 800188e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001892:	f7ff fc5b 	bl	800114c <__aeabi_ldivmod>
 8001896:	4602      	mov	r2, r0
 8001898:	460b      	mov	r3, r1
 800189a:	4613      	mov	r3, r2
 800189c:	461a      	mov	r2, r3
 800189e:	496c      	ldr	r1, [pc, #432]	@ (8001a50 <py_f2s4printf+0x228>)
 80018a0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80018a2:	f008 fde9 	bl	800a478 <siprintf>
	dn = abs(dn);
 80018a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	bfb8      	it	lt
 80018ac:	425b      	neglt	r3, r3
 80018ae:	17da      	asrs	r2, r3, #31
 80018b0:	4698      	mov	r8, r3
 80018b2:	4691      	mov	r9, r2
 80018b4:	e9c7 8914 	strd	r8, r9, [r7, #80]	@ 0x50
	if(dn%base==0)
 80018b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80018ba:	2200      	movs	r2, #0
 80018bc:	469a      	mov	sl, r3
 80018be:	4693      	mov	fp, r2
 80018c0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80018c4:	4652      	mov	r2, sl
 80018c6:	465b      	mov	r3, fp
 80018c8:	f7ff fc40 	bl	800114c <__aeabi_ldivmod>
 80018cc:	4313      	orrs	r3, r2
 80018ce:	d11b      	bne.n	8001908 <py_f2s4printf+0xe0>
	{
		for(uint8_t j=1;j<=flen;j++)
 80018d0:	2301      	movs	r3, #1
 80018d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80018d6:	e010      	b.n	80018fa <py_f2s4printf+0xd2>
		{
			stra = strcat(stra, "0");
 80018d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80018da:	f7fe fc39 	bl	8000150 <strlen>
 80018de:	4603      	mov	r3, r0
 80018e0:	461a      	mov	r2, r3
 80018e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018e4:	4413      	add	r3, r2
 80018e6:	495b      	ldr	r1, [pc, #364]	@ (8001a54 <py_f2s4printf+0x22c>)
 80018e8:	461a      	mov	r2, r3
 80018ea:	460b      	mov	r3, r1
 80018ec:	881b      	ldrh	r3, [r3, #0]
 80018ee:	8013      	strh	r3, [r2, #0]
		for(uint8_t j=1;j<=flen;j++)
 80018f0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80018f4:	3301      	adds	r3, #1
 80018f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80018fa:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 80018fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001902:	429a      	cmp	r2, r3
 8001904:	d9e8      	bls.n	80018d8 <py_f2s4printf+0xb0>
		}
		return;
 8001906:	e09d      	b.n	8001a44 <py_f2s4printf+0x21c>
	}
	else
	{
		if(flen==1){
 8001908:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800190c:	2b01      	cmp	r3, #1
 800190e:	d117      	bne.n	8001940 <py_f2s4printf+0x118>
			sprintf(mc, "%d", (int)(dn%base));
 8001910:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001912:	2200      	movs	r2, #0
 8001914:	61bb      	str	r3, [r7, #24]
 8001916:	61fa      	str	r2, [r7, #28]
 8001918:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800191c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001920:	f7ff fc14 	bl	800114c <__aeabi_ldivmod>
 8001924:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001928:	494b      	ldr	r1, [pc, #300]	@ (8001a58 <py_f2s4printf+0x230>)
 800192a:	4618      	mov	r0, r3
 800192c:	f008 fda4 	bl	800a478 <siprintf>
			stra = strcat(stra, mc);
 8001930:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001934:	4619      	mov	r1, r3
 8001936:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001938:	f008 fdd8 	bl	800a4ec <strcat>
 800193c:	62f8      	str	r0, [r7, #44]	@ 0x2c
			return;
 800193e:	e081      	b.n	8001a44 <py_f2s4printf+0x21c>
		}

		for(uint8_t j=1;j<flen;j++)
 8001940:	2301      	movs	r3, #1
 8001942:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 8001946:	e05f      	b.n	8001a08 <py_f2s4printf+0x1e0>
		{
			if((dn%base)<pow(10,j))
 8001948:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800194a:	2200      	movs	r2, #0
 800194c:	613b      	str	r3, [r7, #16]
 800194e:	617a      	str	r2, [r7, #20]
 8001950:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001954:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001958:	f7ff fbf8 	bl	800114c <__aeabi_ldivmod>
 800195c:	4610      	mov	r0, r2
 800195e:	4619      	mov	r1, r3
 8001960:	f7fe fd8c 	bl	800047c <__aeabi_l2d>
 8001964:	4604      	mov	r4, r0
 8001966:	460d      	mov	r5, r1
 8001968:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 800196c:	4618      	mov	r0, r3
 800196e:	f7fe fd39 	bl	80003e4 <__aeabi_ui2d>
 8001972:	4602      	mov	r2, r0
 8001974:	460b      	mov	r3, r1
 8001976:	f04f 0000 	mov.w	r0, #0
 800197a:	4934      	ldr	r1, [pc, #208]	@ (8001a4c <py_f2s4printf+0x224>)
 800197c:	f009 fa76 	bl	800ae6c <pow>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	4620      	mov	r0, r4
 8001986:	4629      	mov	r1, r5
 8001988:	f7ff f818 	bl	80009bc <__aeabi_dcmplt>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d035      	beq.n	80019fe <py_f2s4printf+0x1d6>
			{
				for(uint8_t k=1;k<=(flen-j);k++)
 8001992:	2301      	movs	r3, #1
 8001994:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 8001998:	e010      	b.n	80019bc <py_f2s4printf+0x194>
				{
					stra = strcat(stra, "0");
 800199a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800199c:	f7fe fbd8 	bl	8000150 <strlen>
 80019a0:	4603      	mov	r3, r0
 80019a2:	461a      	mov	r2, r3
 80019a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019a6:	4413      	add	r3, r2
 80019a8:	492a      	ldr	r1, [pc, #168]	@ (8001a54 <py_f2s4printf+0x22c>)
 80019aa:	461a      	mov	r2, r3
 80019ac:	460b      	mov	r3, r1
 80019ae:	881b      	ldrh	r3, [r3, #0]
 80019b0:	8013      	strh	r3, [r2, #0]
				for(uint8_t k=1;k<=(flen-j);k++)
 80019b2:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80019b6:	3301      	adds	r3, #1
 80019b8:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 80019bc:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 80019c0:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 80019c4:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80019c8:	1acb      	subs	r3, r1, r3
 80019ca:	429a      	cmp	r2, r3
 80019cc:	dde5      	ble.n	800199a <py_f2s4printf+0x172>
				}
				sprintf(mc, "%d", (int)(dn%base));
 80019ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80019d0:	2200      	movs	r2, #0
 80019d2:	60bb      	str	r3, [r7, #8]
 80019d4:	60fa      	str	r2, [r7, #12]
 80019d6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80019da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019de:	f7ff fbb5 	bl	800114c <__aeabi_ldivmod>
 80019e2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80019e6:	491c      	ldr	r1, [pc, #112]	@ (8001a58 <py_f2s4printf+0x230>)
 80019e8:	4618      	mov	r0, r3
 80019ea:	f008 fd45 	bl	800a478 <siprintf>
				stra = strcat(stra, mc);
 80019ee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80019f2:	4619      	mov	r1, r3
 80019f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80019f6:	f008 fd79 	bl	800a4ec <strcat>
 80019fa:	62f8      	str	r0, [r7, #44]	@ 0x2c
				return;
 80019fc:	e022      	b.n	8001a44 <py_f2s4printf+0x21c>
		for(uint8_t j=1;j<flen;j++)
 80019fe:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8001a02:	3301      	adds	r3, #1
 8001a04:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 8001a08:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8001a0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d399      	bcc.n	8001948 <py_f2s4printf+0x120>
			}
		}
		sprintf(mc, "%d", (int)(dn%base));
 8001a14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a16:	2200      	movs	r2, #0
 8001a18:	603b      	str	r3, [r7, #0]
 8001a1a:	607a      	str	r2, [r7, #4]
 8001a1c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001a20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a24:	f7ff fb92 	bl	800114c <__aeabi_ldivmod>
 8001a28:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001a2c:	490a      	ldr	r1, [pc, #40]	@ (8001a58 <py_f2s4printf+0x230>)
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f008 fd22 	bl	800a478 <siprintf>
		stra = strcat(stra, mc);
 8001a34:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001a38:	4619      	mov	r1, r3
 8001a3a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001a3c:	f008 fd56 	bl	800a4ec <strcat>
 8001a40:	62f8      	str	r0, [r7, #44]	@ 0x2c
		return;
 8001a42:	bf00      	nop
	}
}
 8001a44:	3760      	adds	r7, #96	@ 0x60
 8001a46:	46bd      	mov	sp, r7
 8001a48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a4c:	40240000 	.word	0x40240000
 8001a50:	0800c568 	.word	0x0800c568
 8001a54:	0800c56c 	.word	0x0800c56c
 8001a58:	0800c570 	.word	0x0800c570

08001a5c <my_sprintf>:

void my_sprintf(char *result, const char *prefix, float num, uint8_t flen)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b08c      	sub	sp, #48	@ 0x30
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	607a      	str	r2, [r7, #4]
 8001a68:	70fb      	strb	r3, [r7, #3]
    char temp[32];  // 

    // 
    py_f2s4printf(temp, num, flen);
 8001a6a:	78fa      	ldrb	r2, [r7, #3]
 8001a6c:	f107 0310 	add.w	r3, r7, #16
 8001a70:	6879      	ldr	r1, [r7, #4]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7ff fed8 	bl	8001828 <py_f2s4printf>
//    result[0] = '\0';  // 
//    strcat(result, prefix);  // 
//    strcat(result, temp);    // 

    // 2sprintf
     sprintf(result, "%s%s", prefix, temp);
 8001a78:	f107 0310 	add.w	r3, r7, #16
 8001a7c:	68ba      	ldr	r2, [r7, #8]
 8001a7e:	4904      	ldr	r1, [pc, #16]	@ (8001a90 <my_sprintf+0x34>)
 8001a80:	68f8      	ldr	r0, [r7, #12]
 8001a82:	f008 fcf9 	bl	800a478 <siprintf>
}
 8001a86:	bf00      	nop
 8001a88:	3730      	adds	r7, #48	@ 0x30
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	0800c574 	.word	0x0800c574

08001a94 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b088      	sub	sp, #32
 8001a98:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a9a:	f107 0310 	add.w	r3, r7, #16
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]
 8001aa2:	605a      	str	r2, [r3, #4]
 8001aa4:	609a      	str	r2, [r3, #8]
 8001aa6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aa8:	4b3d      	ldr	r3, [pc, #244]	@ (8001ba0 <MX_GPIO_Init+0x10c>)
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	4a3c      	ldr	r2, [pc, #240]	@ (8001ba0 <MX_GPIO_Init+0x10c>)
 8001aae:	f043 0310 	orr.w	r3, r3, #16
 8001ab2:	6193      	str	r3, [r2, #24]
 8001ab4:	4b3a      	ldr	r3, [pc, #232]	@ (8001ba0 <MX_GPIO_Init+0x10c>)
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	f003 0310 	and.w	r3, r3, #16
 8001abc:	60fb      	str	r3, [r7, #12]
 8001abe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ac0:	4b37      	ldr	r3, [pc, #220]	@ (8001ba0 <MX_GPIO_Init+0x10c>)
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	4a36      	ldr	r2, [pc, #216]	@ (8001ba0 <MX_GPIO_Init+0x10c>)
 8001ac6:	f043 0320 	orr.w	r3, r3, #32
 8001aca:	6193      	str	r3, [r2, #24]
 8001acc:	4b34      	ldr	r3, [pc, #208]	@ (8001ba0 <MX_GPIO_Init+0x10c>)
 8001ace:	699b      	ldr	r3, [r3, #24]
 8001ad0:	f003 0320 	and.w	r3, r3, #32
 8001ad4:	60bb      	str	r3, [r7, #8]
 8001ad6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ad8:	4b31      	ldr	r3, [pc, #196]	@ (8001ba0 <MX_GPIO_Init+0x10c>)
 8001ada:	699b      	ldr	r3, [r3, #24]
 8001adc:	4a30      	ldr	r2, [pc, #192]	@ (8001ba0 <MX_GPIO_Init+0x10c>)
 8001ade:	f043 0304 	orr.w	r3, r3, #4
 8001ae2:	6193      	str	r3, [r2, #24]
 8001ae4:	4b2e      	ldr	r3, [pc, #184]	@ (8001ba0 <MX_GPIO_Init+0x10c>)
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	f003 0304 	and.w	r3, r3, #4
 8001aec:	607b      	str	r3, [r7, #4]
 8001aee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001af0:	4b2b      	ldr	r3, [pc, #172]	@ (8001ba0 <MX_GPIO_Init+0x10c>)
 8001af2:	699b      	ldr	r3, [r3, #24]
 8001af4:	4a2a      	ldr	r2, [pc, #168]	@ (8001ba0 <MX_GPIO_Init+0x10c>)
 8001af6:	f043 0308 	orr.w	r3, r3, #8
 8001afa:	6193      	str	r3, [r2, #24]
 8001afc:	4b28      	ldr	r3, [pc, #160]	@ (8001ba0 <MX_GPIO_Init+0x10c>)
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	f003 0308 	and.w	r3, r3, #8
 8001b04:	603b      	str	r3, [r7, #0]
 8001b06:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8001b08:	2200      	movs	r2, #0
 8001b0a:	2108      	movs	r1, #8
 8001b0c:	4825      	ldr	r0, [pc, #148]	@ (8001ba4 <MX_GPIO_Init+0x110>)
 8001b0e:	f005 fc72 	bl	80073f6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin
 8001b12:	2200      	movs	r2, #0
 8001b14:	f24f 0118 	movw	r1, #61464	@ 0xf018
 8001b18:	4823      	ldr	r0, [pc, #140]	@ (8001ba8 <MX_GPIO_Init+0x114>)
 8001b1a:	f005 fc6c 	bl	80073f6 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b1e:	2304      	movs	r3, #4
 8001b20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001b22:	4b22      	ldr	r3, [pc, #136]	@ (8001bac <MX_GPIO_Init+0x118>)
 8001b24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b2a:	f107 0310 	add.w	r3, r7, #16
 8001b2e:	4619      	mov	r1, r3
 8001b30:	481c      	ldr	r0, [pc, #112]	@ (8001ba4 <MX_GPIO_Init+0x110>)
 8001b32:	f005 fac5 	bl	80070c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b36:	2308      	movs	r3, #8
 8001b38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b42:	2303      	movs	r3, #3
 8001b44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b46:	f107 0310 	add.w	r3, r7, #16
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4815      	ldr	r0, [pc, #84]	@ (8001ba4 <MX_GPIO_Init+0x110>)
 8001b4e:	f005 fab7 	bl	80070c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin BIN1_Pin BIN2_Pin
                           PB3 PB4 */
  GPIO_InitStruct.Pin = AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin
 8001b52:	f24f 0318 	movw	r3, #61464	@ 0xf018
 8001b56:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_3|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b60:	2302      	movs	r3, #2
 8001b62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b64:	f107 0310 	add.w	r3, r7, #16
 8001b68:	4619      	mov	r1, r3
 8001b6a:	480f      	ldr	r0, [pc, #60]	@ (8001ba8 <MX_GPIO_Init+0x114>)
 8001b6c:	f005 faa8 	bl	80070c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_Pin */
  GPIO_InitStruct.Pin = INT_Pin;
 8001b70:	2320      	movs	r3, #32
 8001b72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b74:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb0 <MX_GPIO_Init+0x11c>)
 8001b76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 8001b7c:	f107 0310 	add.w	r3, r7, #16
 8001b80:	4619      	mov	r1, r3
 8001b82:	4809      	ldr	r0, [pc, #36]	@ (8001ba8 <MX_GPIO_Init+0x114>)
 8001b84:	f005 fa9c 	bl	80070c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001b88:	2200      	movs	r2, #0
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	2008      	movs	r0, #8
 8001b8e:	f005 f9ae 	bl	8006eee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001b92:	2008      	movs	r0, #8
 8001b94:	f005 f9c7 	bl	8006f26 <HAL_NVIC_EnableIRQ>

}
 8001b98:	bf00      	nop
 8001b9a:	3720      	adds	r7, #32
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	40021000 	.word	0x40021000
 8001ba4:	40010800 	.word	0x40010800
 8001ba8:	40010c00 	.word	0x40010c00
 8001bac:	10310000 	.word	0x10310000
 8001bb0:	10210000 	.word	0x10210000

08001bb4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001bb8:	4b12      	ldr	r3, [pc, #72]	@ (8001c04 <MX_I2C1_Init+0x50>)
 8001bba:	4a13      	ldr	r2, [pc, #76]	@ (8001c08 <MX_I2C1_Init+0x54>)
 8001bbc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001bbe:	4b11      	ldr	r3, [pc, #68]	@ (8001c04 <MX_I2C1_Init+0x50>)
 8001bc0:	4a12      	ldr	r2, [pc, #72]	@ (8001c0c <MX_I2C1_Init+0x58>)
 8001bc2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c04 <MX_I2C1_Init+0x50>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001bca:	4b0e      	ldr	r3, [pc, #56]	@ (8001c04 <MX_I2C1_Init+0x50>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c04 <MX_I2C1_Init+0x50>)
 8001bd2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001bd6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8001c04 <MX_I2C1_Init+0x50>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001bde:	4b09      	ldr	r3, [pc, #36]	@ (8001c04 <MX_I2C1_Init+0x50>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001be4:	4b07      	ldr	r3, [pc, #28]	@ (8001c04 <MX_I2C1_Init+0x50>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bea:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <MX_I2C1_Init+0x50>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bf0:	4804      	ldr	r0, [pc, #16]	@ (8001c04 <MX_I2C1_Init+0x50>)
 8001bf2:	f005 fc31 	bl	8007458 <HAL_I2C_Init>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001bfc:	f003 fc96 	bl	800552c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c00:	bf00      	nop
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	200000b4 	.word	0x200000b4
 8001c08:	40005400 	.word	0x40005400
 8001c0c:	000186a0 	.word	0x000186a0

08001c10 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b08a      	sub	sp, #40	@ 0x28
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c18:	f107 0314 	add.w	r3, r7, #20
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ca0 <HAL_I2C_MspInit+0x90>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d132      	bne.n	8001c96 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c30:	4b1c      	ldr	r3, [pc, #112]	@ (8001ca4 <HAL_I2C_MspInit+0x94>)
 8001c32:	699b      	ldr	r3, [r3, #24]
 8001c34:	4a1b      	ldr	r2, [pc, #108]	@ (8001ca4 <HAL_I2C_MspInit+0x94>)
 8001c36:	f043 0308 	orr.w	r3, r3, #8
 8001c3a:	6193      	str	r3, [r2, #24]
 8001c3c:	4b19      	ldr	r3, [pc, #100]	@ (8001ca4 <HAL_I2C_MspInit+0x94>)
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	f003 0308 	and.w	r3, r3, #8
 8001c44:	613b      	str	r3, [r7, #16]
 8001c46:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c48:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c4e:	2312      	movs	r3, #18
 8001c50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c52:	2303      	movs	r3, #3
 8001c54:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c56:	f107 0314 	add.w	r3, r7, #20
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4812      	ldr	r0, [pc, #72]	@ (8001ca8 <HAL_I2C_MspInit+0x98>)
 8001c5e:	f005 fa2f 	bl	80070c0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001c62:	4b12      	ldr	r3, [pc, #72]	@ (8001cac <HAL_I2C_MspInit+0x9c>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001c6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c72:	f043 0302 	orr.w	r3, r3, #2
 8001c76:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c78:	4a0c      	ldr	r2, [pc, #48]	@ (8001cac <HAL_I2C_MspInit+0x9c>)
 8001c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c7c:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c7e:	4b09      	ldr	r3, [pc, #36]	@ (8001ca4 <HAL_I2C_MspInit+0x94>)
 8001c80:	69db      	ldr	r3, [r3, #28]
 8001c82:	4a08      	ldr	r2, [pc, #32]	@ (8001ca4 <HAL_I2C_MspInit+0x94>)
 8001c84:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c88:	61d3      	str	r3, [r2, #28]
 8001c8a:	4b06      	ldr	r3, [pc, #24]	@ (8001ca4 <HAL_I2C_MspInit+0x94>)
 8001c8c:	69db      	ldr	r3, [r3, #28]
 8001c8e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c92:	60fb      	str	r3, [r7, #12]
 8001c94:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001c96:	bf00      	nop
 8001c98:	3728      	adds	r7, #40	@ 0x28
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40005400 	.word	0x40005400
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	40010c00 	.word	0x40010c00
 8001cac:	40010000 	.word	0x40010000

08001cb0 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 8001cba:	4b29      	ldr	r3, [pc, #164]	@ (8001d60 <set_int_enable+0xb0>)
 8001cbc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d01c      	beq.n	8001cfe <set_int_enable+0x4e>
        if (enable)
 8001cc4:	79fb      	ldrb	r3, [r7, #7]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d002      	beq.n	8001cd0 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 8001cca:	2302      	movs	r3, #2
 8001ccc:	73fb      	strb	r3, [r7, #15]
 8001cce:	e001      	b.n	8001cd4 <set_int_enable+0x24>
        else
            tmp = 0x00;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001cd4:	4b22      	ldr	r3, [pc, #136]	@ (8001d60 <set_int_enable+0xb0>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	7818      	ldrb	r0, [r3, #0]
 8001cda:	4b21      	ldr	r3, [pc, #132]	@ (8001d60 <set_int_enable+0xb0>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	7bd9      	ldrb	r1, [r3, #15]
 8001ce0:	f107 030f 	add.w	r3, r7, #15
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f003 fdd2 	bl	800588e <MPU_Write_Len>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d002      	beq.n	8001cf6 <set_int_enable+0x46>
            return -1;
 8001cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf4:	e030      	b.n	8001d58 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 8001cf6:	7bfa      	ldrb	r2, [r7, #15]
 8001cf8:	4b19      	ldr	r3, [pc, #100]	@ (8001d60 <set_int_enable+0xb0>)
 8001cfa:	745a      	strb	r2, [r3, #17]
 8001cfc:	e02b      	b.n	8001d56 <set_int_enable+0xa6>
    } else {
        if (!st.chip_cfg.sensors)
 8001cfe:	4b18      	ldr	r3, [pc, #96]	@ (8001d60 <set_int_enable+0xb0>)
 8001d00:	7a9b      	ldrb	r3, [r3, #10]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d102      	bne.n	8001d0c <set_int_enable+0x5c>
            return -1;
 8001d06:	f04f 33ff 	mov.w	r3, #4294967295
 8001d0a:	e025      	b.n	8001d58 <set_int_enable+0xa8>
        if (enable && st.chip_cfg.int_enable)
 8001d0c:	79fb      	ldrb	r3, [r7, #7]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d005      	beq.n	8001d1e <set_int_enable+0x6e>
 8001d12:	4b13      	ldr	r3, [pc, #76]	@ (8001d60 <set_int_enable+0xb0>)
 8001d14:	7c5b      	ldrb	r3, [r3, #17]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <set_int_enable+0x6e>
            return 0;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	e01c      	b.n	8001d58 <set_int_enable+0xa8>
        if (enable)
 8001d1e:	79fb      	ldrb	r3, [r7, #7]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d002      	beq.n	8001d2a <set_int_enable+0x7a>
            tmp = BIT_DATA_RDY_EN;
 8001d24:	2301      	movs	r3, #1
 8001d26:	73fb      	strb	r3, [r7, #15]
 8001d28:	e001      	b.n	8001d2e <set_int_enable+0x7e>
        else
            tmp = 0x00;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001d60 <set_int_enable+0xb0>)
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	7818      	ldrb	r0, [r3, #0]
 8001d34:	4b0a      	ldr	r3, [pc, #40]	@ (8001d60 <set_int_enable+0xb0>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	7bd9      	ldrb	r1, [r3, #15]
 8001d3a:	f107 030f 	add.w	r3, r7, #15
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f003 fda5 	bl	800588e <MPU_Write_Len>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d002      	beq.n	8001d50 <set_int_enable+0xa0>
            return -1;
 8001d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d4e:	e003      	b.n	8001d58 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 8001d50:	7bfa      	ldrb	r2, [r7, #15]
 8001d52:	4b03      	ldr	r3, [pc, #12]	@ (8001d60 <set_int_enable+0xb0>)
 8001d54:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 8001d56:	2300      	movs	r3, #0
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3710      	adds	r7, #16
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	20000000 	.word	0x20000000

08001d64 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = BIT_RESET;
 8001d6a:	2380      	movs	r3, #128	@ 0x80
 8001d6c:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8001d6e:	4b7d      	ldr	r3, [pc, #500]	@ (8001f64 <mpu_init+0x200>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	7818      	ldrb	r0, [r3, #0]
 8001d74:	4b7b      	ldr	r3, [pc, #492]	@ (8001f64 <mpu_init+0x200>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	7c99      	ldrb	r1, [r3, #18]
 8001d7a:	463b      	mov	r3, r7
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	f003 fd86 	bl	800588e <MPU_Write_Len>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d002      	beq.n	8001d8e <mpu_init+0x2a>
        return -1;
 8001d88:	f04f 33ff 	mov.w	r3, #4294967295
 8001d8c:	e0e6      	b.n	8001f5c <mpu_init+0x1f8>
    delay_ms(100);
 8001d8e:	2064      	movs	r0, #100	@ 0x64
 8001d90:	f004 ffb2 	bl	8006cf8 <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 8001d94:	2300      	movs	r3, #0
 8001d96:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8001d98:	4b72      	ldr	r3, [pc, #456]	@ (8001f64 <mpu_init+0x200>)
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	7818      	ldrb	r0, [r3, #0]
 8001d9e:	4b71      	ldr	r3, [pc, #452]	@ (8001f64 <mpu_init+0x200>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	7c99      	ldrb	r1, [r3, #18]
 8001da4:	463b      	mov	r3, r7
 8001da6:	2201      	movs	r2, #1
 8001da8:	f003 fd71 	bl	800588e <MPU_Write_Len>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d002      	beq.n	8001db8 <mpu_init+0x54>
        return -1;
 8001db2:	f04f 33ff 	mov.w	r3, #4294967295
 8001db6:	e0d1      	b.n	8001f5c <mpu_init+0x1f8>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 8001db8:	4b6a      	ldr	r3, [pc, #424]	@ (8001f64 <mpu_init+0x200>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	7818      	ldrb	r0, [r3, #0]
 8001dbe:	4b69      	ldr	r3, [pc, #420]	@ (8001f64 <mpu_init+0x200>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	7d99      	ldrb	r1, [r3, #22]
 8001dc4:	463b      	mov	r3, r7
 8001dc6:	2206      	movs	r2, #6
 8001dc8:	f003 fda3 	bl	8005912 <MPU_Read_Len>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d002      	beq.n	8001dd8 <mpu_init+0x74>
        return -1;
 8001dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd6:	e0c1      	b.n	8001f5c <mpu_init+0x1f8>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8001dd8:	797b      	ldrb	r3, [r7, #5]
 8001dda:	b25b      	sxtb	r3, r3
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	b25b      	sxtb	r3, r3
 8001de0:	f003 0304 	and.w	r3, r3, #4
 8001de4:	b25a      	sxtb	r2, r3
 8001de6:	78fb      	ldrb	r3, [r7, #3]
 8001de8:	b25b      	sxtb	r3, r3
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	b25b      	sxtb	r3, r3
 8001dee:	f003 0302 	and.w	r3, r3, #2
 8001df2:	b25b      	sxtb	r3, r3
 8001df4:	4313      	orrs	r3, r2
 8001df6:	b25a      	sxtb	r2, r3
          (data[1] & 0x01);
 8001df8:	787b      	ldrb	r3, [r7, #1]
 8001dfa:	b25b      	sxtb	r3, r3
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8001e02:	4313      	orrs	r3, r2
 8001e04:	b25b      	sxtb	r3, r3
 8001e06:	71fb      	strb	r3, [r7, #7]

    if (rev) {
 8001e08:	79fb      	ldrb	r3, [r7, #7]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d010      	beq.n	8001e30 <mpu_init+0xcc>
        /* Congrats, these parts are better. */
        if (rev == 1)
 8001e0e:	79fb      	ldrb	r3, [r7, #7]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d103      	bne.n	8001e1c <mpu_init+0xb8>
            st.chip_cfg.accel_half = 1;
 8001e14:	4b53      	ldr	r3, [pc, #332]	@ (8001f64 <mpu_init+0x200>)
 8001e16:	2201      	movs	r2, #1
 8001e18:	74da      	strb	r2, [r3, #19]
 8001e1a:	e02d      	b.n	8001e78 <mpu_init+0x114>
        else if (rev == 2)
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	2b02      	cmp	r3, #2
 8001e20:	d103      	bne.n	8001e2a <mpu_init+0xc6>
            st.chip_cfg.accel_half = 0;
 8001e22:	4b50      	ldr	r3, [pc, #320]	@ (8001f64 <mpu_init+0x200>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	74da      	strb	r2, [r3, #19]
 8001e28:	e026      	b.n	8001e78 <mpu_init+0x114>
        else {
							//log_e("Unsupported software product rev %d.\n", rev);
            return -1;
 8001e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e2e:	e095      	b.n	8001f5c <mpu_init+0x1f8>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, data))
 8001e30:	4b4c      	ldr	r3, [pc, #304]	@ (8001f64 <mpu_init+0x200>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	7818      	ldrb	r0, [r3, #0]
 8001e36:	4b4b      	ldr	r3, [pc, #300]	@ (8001f64 <mpu_init+0x200>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	78d9      	ldrb	r1, [r3, #3]
 8001e3c:	463b      	mov	r3, r7
 8001e3e:	2201      	movs	r2, #1
 8001e40:	f003 fd67 	bl	8005912 <MPU_Read_Len>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d002      	beq.n	8001e50 <mpu_init+0xec>
            return -1;
 8001e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e4e:	e085      	b.n	8001f5c <mpu_init+0x1f8>
        rev = data[0] & 0x0F;
 8001e50:	783b      	ldrb	r3, [r7, #0]
 8001e52:	f003 030f 	and.w	r3, r3, #15
 8001e56:	71fb      	strb	r3, [r7, #7]
        if (!rev) {
 8001e58:	79fb      	ldrb	r3, [r7, #7]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d102      	bne.n	8001e64 <mpu_init+0x100>
            //log_e("Product ID read as 0 indicates device is either "
              //    "incompatible or an MPU3050.\n");
            return -1;
 8001e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e62:	e07b      	b.n	8001f5c <mpu_init+0x1f8>
        } else if (rev == 4) {
 8001e64:	79fb      	ldrb	r3, [r7, #7]
 8001e66:	2b04      	cmp	r3, #4
 8001e68:	d103      	bne.n	8001e72 <mpu_init+0x10e>
            //log_i("Half sensitivity part found.\n");
            st.chip_cfg.accel_half = 1;
 8001e6a:	4b3e      	ldr	r3, [pc, #248]	@ (8001f64 <mpu_init+0x200>)
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	74da      	strb	r2, [r3, #19]
 8001e70:	e002      	b.n	8001e78 <mpu_init+0x114>
        } else
            st.chip_cfg.accel_half = 0;
 8001e72:	4b3c      	ldr	r3, [pc, #240]	@ (8001f64 <mpu_init+0x200>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 8001e78:	4b3a      	ldr	r3, [pc, #232]	@ (8001f64 <mpu_init+0x200>)
 8001e7a:	22ff      	movs	r2, #255	@ 0xff
 8001e7c:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8001e7e:	4b39      	ldr	r3, [pc, #228]	@ (8001f64 <mpu_init+0x200>)
 8001e80:	22ff      	movs	r2, #255	@ 0xff
 8001e82:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8001e84:	4b37      	ldr	r3, [pc, #220]	@ (8001f64 <mpu_init+0x200>)
 8001e86:	22ff      	movs	r2, #255	@ 0xff
 8001e88:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8001e8a:	4b36      	ldr	r3, [pc, #216]	@ (8001f64 <mpu_init+0x200>)
 8001e8c:	22ff      	movs	r2, #255	@ 0xff
 8001e8e:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8001e90:	4b34      	ldr	r3, [pc, #208]	@ (8001f64 <mpu_init+0x200>)
 8001e92:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e96:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 8001e98:	4b32      	ldr	r3, [pc, #200]	@ (8001f64 <mpu_init+0x200>)
 8001e9a:	22ff      	movs	r2, #255	@ 0xff
 8001e9c:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8001e9e:	4b31      	ldr	r3, [pc, #196]	@ (8001f64 <mpu_init+0x200>)
 8001ea0:	22ff      	movs	r2, #255	@ 0xff
 8001ea2:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8001ea4:	4b2f      	ldr	r3, [pc, #188]	@ (8001f64 <mpu_init+0x200>)
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 8001eaa:	4b2e      	ldr	r3, [pc, #184]	@ (8001f64 <mpu_init+0x200>)
 8001eac:	2201      	movs	r2, #1
 8001eae:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 8001eb2:	4b2c      	ldr	r3, [pc, #176]	@ (8001f64 <mpu_init+0x200>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 8001eba:	4b2a      	ldr	r3, [pc, #168]	@ (8001f64 <mpu_init+0x200>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 8001ec0:	4b28      	ldr	r3, [pc, #160]	@ (8001f64 <mpu_init+0x200>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 8001ec6:	220c      	movs	r2, #12
 8001ec8:	2100      	movs	r1, #0
 8001eca:	4827      	ldr	r0, [pc, #156]	@ (8001f68 <mpu_init+0x204>)
 8001ecc:	f008 fb06 	bl	800a4dc <memset>
    st.chip_cfg.dmp_on = 0;
 8001ed0:	4b24      	ldr	r3, [pc, #144]	@ (8001f64 <mpu_init+0x200>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 8001ed8:	4b22      	ldr	r3, [pc, #136]	@ (8001f64 <mpu_init+0x200>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 8001ee0:	4b20      	ldr	r3, [pc, #128]	@ (8001f64 <mpu_init+0x200>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 8001ee6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001eea:	f000 f9f5 	bl	80022d8 <mpu_set_gyro_fsr>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d002      	beq.n	8001efa <mpu_init+0x196>
        return -1;
 8001ef4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ef8:	e030      	b.n	8001f5c <mpu_init+0x1f8>
    if (mpu_set_accel_fsr(2))
 8001efa:	2002      	movs	r0, #2
 8001efc:	f000 fa7a 	bl	80023f4 <mpu_set_accel_fsr>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d002      	beq.n	8001f0c <mpu_init+0x1a8>
        return -1;
 8001f06:	f04f 33ff 	mov.w	r3, #4294967295
 8001f0a:	e027      	b.n	8001f5c <mpu_init+0x1f8>
    if (mpu_set_lpf(42))
 8001f0c:	202a      	movs	r0, #42	@ 0x2a
 8001f0e:	f000 fb15 	bl	800253c <mpu_set_lpf>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d002      	beq.n	8001f1e <mpu_init+0x1ba>
        return -1;
 8001f18:	f04f 33ff 	mov.w	r3, #4294967295
 8001f1c:	e01e      	b.n	8001f5c <mpu_init+0x1f8>
    if (mpu_set_sample_rate(50))
 8001f1e:	2032      	movs	r0, #50	@ 0x32
 8001f20:	f000 fb72 	bl	8002608 <mpu_set_sample_rate>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d002      	beq.n	8001f30 <mpu_init+0x1cc>
        return -1;
 8001f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f2e:	e015      	b.n	8001f5c <mpu_init+0x1f8>
    if (mpu_configure_fifo(0))
 8001f30:	2000      	movs	r0, #0
 8001f32:	f000 fc55 	bl	80027e0 <mpu_configure_fifo>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d002      	beq.n	8001f42 <mpu_init+0x1de>
        return -1;
 8001f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f40:	e00c      	b.n	8001f5c <mpu_init+0x1f8>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 8001f42:	2000      	movs	r0, #0
 8001f44:	f000 fda4 	bl	8002a90 <mpu_set_bypass>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d002      	beq.n	8001f54 <mpu_init+0x1f0>
        return -1;
 8001f4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f52:	e003      	b.n	8001f5c <mpu_init+0x1f8>
#endif

    mpu_set_sensors(0);
 8001f54:	2000      	movs	r0, #0
 8001f56:	f000 fc95 	bl	8002884 <mpu_set_sensors>
    return 0;
 8001f5a:	2300      	movs	r3, #0
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	20000000 	.word	0x20000000
 8001f68:	20000016 	.word	0x20000016

08001f6c <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	2b28      	cmp	r3, #40	@ 0x28
 8001f7a:	d902      	bls.n	8001f82 <mpu_lp_accel_mode+0x16>
        return -1;
 8001f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f80:	e06b      	b.n	800205a <mpu_lp_accel_mode+0xee>

    if (!rate) {
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d11c      	bne.n	8001fc2 <mpu_lp_accel_mode+0x56>
        mpu_set_int_latched(0);
 8001f88:	2000      	movs	r0, #0
 8001f8a:	f000 fe47 	bl	8002c1c <mpu_set_int_latched>
        tmp[0] = 0;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 8001f92:	2307      	movs	r3, #7
 8001f94:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8001f96:	4b33      	ldr	r3, [pc, #204]	@ (8002064 <mpu_lp_accel_mode+0xf8>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	7818      	ldrb	r0, [r3, #0]
 8001f9c:	4b31      	ldr	r3, [pc, #196]	@ (8002064 <mpu_lp_accel_mode+0xf8>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	7c99      	ldrb	r1, [r3, #18]
 8001fa2:	f107 030c 	add.w	r3, r7, #12
 8001fa6:	2202      	movs	r2, #2
 8001fa8:	f003 fc71 	bl	800588e <MPU_Write_Len>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d002      	beq.n	8001fb8 <mpu_lp_accel_mode+0x4c>
            return -1;
 8001fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb6:	e050      	b.n	800205a <mpu_lp_accel_mode+0xee>
        st.chip_cfg.lp_accel_mode = 0;
 8001fb8:	4b2a      	ldr	r3, [pc, #168]	@ (8002064 <mpu_lp_accel_mode+0xf8>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	751a      	strb	r2, [r3, #20]
        return 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	e04b      	b.n	800205a <mpu_lp_accel_mode+0xee>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 8001fc2:	2001      	movs	r0, #1
 8001fc4:	f000 fe2a 	bl	8002c1c <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 8001fc8:	2320      	movs	r3, #32
 8001fca:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 8001fcc:	79fb      	ldrb	r3, [r7, #7]
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d105      	bne.n	8001fde <mpu_lp_accel_mode+0x72>
        tmp[1] = INV_LPA_1_25HZ;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001fd6:	2005      	movs	r0, #5
 8001fd8:	f000 fab0 	bl	800253c <mpu_set_lpf>
 8001fdc:	e016      	b.n	800200c <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 5) {
 8001fde:	79fb      	ldrb	r3, [r7, #7]
 8001fe0:	2b05      	cmp	r3, #5
 8001fe2:	d805      	bhi.n	8001ff0 <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_5HZ;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001fe8:	2005      	movs	r0, #5
 8001fea:	f000 faa7 	bl	800253c <mpu_set_lpf>
 8001fee:	e00d      	b.n	800200c <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 20) {
 8001ff0:	79fb      	ldrb	r3, [r7, #7]
 8001ff2:	2b14      	cmp	r3, #20
 8001ff4:	d805      	bhi.n	8002002 <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_20HZ;
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 8001ffa:	200a      	movs	r0, #10
 8001ffc:	f000 fa9e 	bl	800253c <mpu_set_lpf>
 8002000:	e004      	b.n	800200c <mpu_lp_accel_mode+0xa0>
    } else {
        tmp[1] = INV_LPA_40HZ;
 8002002:	2303      	movs	r3, #3
 8002004:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 8002006:	2014      	movs	r0, #20
 8002008:	f000 fa98 	bl	800253c <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 800200c:	7b7b      	ldrb	r3, [r7, #13]
 800200e:	b25b      	sxtb	r3, r3
 8002010:	019b      	lsls	r3, r3, #6
 8002012:	b25b      	sxtb	r3, r3
 8002014:	f043 0307 	orr.w	r3, r3, #7
 8002018:	b25b      	sxtb	r3, r3
 800201a:	b2db      	uxtb	r3, r3
 800201c:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 800201e:	4b11      	ldr	r3, [pc, #68]	@ (8002064 <mpu_lp_accel_mode+0xf8>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	7818      	ldrb	r0, [r3, #0]
 8002024:	4b0f      	ldr	r3, [pc, #60]	@ (8002064 <mpu_lp_accel_mode+0xf8>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	7c99      	ldrb	r1, [r3, #18]
 800202a:	f107 030c 	add.w	r3, r7, #12
 800202e:	2202      	movs	r2, #2
 8002030:	f003 fc2d 	bl	800588e <MPU_Write_Len>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d002      	beq.n	8002040 <mpu_lp_accel_mode+0xd4>
        return -1;
 800203a:	f04f 33ff 	mov.w	r3, #4294967295
 800203e:	e00c      	b.n	800205a <mpu_lp_accel_mode+0xee>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8002040:	4b08      	ldr	r3, [pc, #32]	@ (8002064 <mpu_lp_accel_mode+0xf8>)
 8002042:	2208      	movs	r2, #8
 8002044:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8002046:	4b07      	ldr	r3, [pc, #28]	@ (8002064 <mpu_lp_accel_mode+0xf8>)
 8002048:	2200      	movs	r2, #0
 800204a:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 800204c:	4b05      	ldr	r3, [pc, #20]	@ (8002064 <mpu_lp_accel_mode+0xf8>)
 800204e:	2201      	movs	r2, #1
 8002050:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 8002052:	2000      	movs	r0, #0
 8002054:	f000 fbc4 	bl	80027e0 <mpu_configure_fifo>

    return 0;
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3710      	adds	r7, #16
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	20000000 	.word	0x20000000

08002068 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800206e:	4b7e      	ldr	r3, [pc, #504]	@ (8002268 <mpu_reset_fifo+0x200>)
 8002070:	7a9b      	ldrb	r3, [r3, #10]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d102      	bne.n	800207c <mpu_reset_fifo+0x14>
        return -1;
 8002076:	f04f 33ff 	mov.w	r3, #4294967295
 800207a:	e0f1      	b.n	8002260 <mpu_reset_fifo+0x1f8>

    data = 0;
 800207c:	2300      	movs	r3, #0
 800207e:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8002080:	4b79      	ldr	r3, [pc, #484]	@ (8002268 <mpu_reset_fifo+0x200>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	7818      	ldrb	r0, [r3, #0]
 8002086:	4b78      	ldr	r3, [pc, #480]	@ (8002268 <mpu_reset_fifo+0x200>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	7bd9      	ldrb	r1, [r3, #15]
 800208c:	1dfb      	adds	r3, r7, #7
 800208e:	2201      	movs	r2, #1
 8002090:	f003 fbfd 	bl	800588e <MPU_Write_Len>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d002      	beq.n	80020a0 <mpu_reset_fifo+0x38>
        return -1;
 800209a:	f04f 33ff 	mov.w	r3, #4294967295
 800209e:	e0df      	b.n	8002260 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 80020a0:	4b71      	ldr	r3, [pc, #452]	@ (8002268 <mpu_reset_fifo+0x200>)
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	7818      	ldrb	r0, [r3, #0]
 80020a6:	4b70      	ldr	r3, [pc, #448]	@ (8002268 <mpu_reset_fifo+0x200>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	7959      	ldrb	r1, [r3, #5]
 80020ac:	1dfb      	adds	r3, r7, #7
 80020ae:	2201      	movs	r2, #1
 80020b0:	f003 fbed 	bl	800588e <MPU_Write_Len>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d002      	beq.n	80020c0 <mpu_reset_fifo+0x58>
        return -1;
 80020ba:	f04f 33ff 	mov.w	r3, #4294967295
 80020be:	e0cf      	b.n	8002260 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80020c0:	4b69      	ldr	r3, [pc, #420]	@ (8002268 <mpu_reset_fifo+0x200>)
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	7818      	ldrb	r0, [r3, #0]
 80020c6:	4b68      	ldr	r3, [pc, #416]	@ (8002268 <mpu_reset_fifo+0x200>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	7919      	ldrb	r1, [r3, #4]
 80020cc:	1dfb      	adds	r3, r7, #7
 80020ce:	2201      	movs	r2, #1
 80020d0:	f003 fbdd 	bl	800588e <MPU_Write_Len>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d002      	beq.n	80020e0 <mpu_reset_fifo+0x78>
        return -1;
 80020da:	f04f 33ff 	mov.w	r3, #4294967295
 80020de:	e0bf      	b.n	8002260 <mpu_reset_fifo+0x1f8>

    if (st.chip_cfg.dmp_on) {
 80020e0:	4b61      	ldr	r3, [pc, #388]	@ (8002268 <mpu_reset_fifo+0x200>)
 80020e2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d05c      	beq.n	80021a4 <mpu_reset_fifo+0x13c>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 80020ea:	230c      	movs	r3, #12
 80020ec:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80020ee:	4b5e      	ldr	r3, [pc, #376]	@ (8002268 <mpu_reset_fifo+0x200>)
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	7818      	ldrb	r0, [r3, #0]
 80020f4:	4b5c      	ldr	r3, [pc, #368]	@ (8002268 <mpu_reset_fifo+0x200>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	7919      	ldrb	r1, [r3, #4]
 80020fa:	1dfb      	adds	r3, r7, #7
 80020fc:	2201      	movs	r2, #1
 80020fe:	f003 fbc6 	bl	800588e <MPU_Write_Len>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d002      	beq.n	800210e <mpu_reset_fifo+0xa6>
            return -1;
 8002108:	f04f 33ff 	mov.w	r3, #4294967295
 800210c:	e0a8      	b.n	8002260 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 800210e:	2032      	movs	r0, #50	@ 0x32
 8002110:	f004 fdf2 	bl	8006cf8 <HAL_Delay>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 8002114:	23c0      	movs	r3, #192	@ 0xc0
 8002116:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8002118:	4b53      	ldr	r3, [pc, #332]	@ (8002268 <mpu_reset_fifo+0x200>)
 800211a:	7a9b      	ldrb	r3, [r3, #10]
 800211c:	f003 0301 	and.w	r3, r3, #1
 8002120:	2b00      	cmp	r3, #0
 8002122:	d004      	beq.n	800212e <mpu_reset_fifo+0xc6>
            data |= BIT_AUX_IF_EN;
 8002124:	79fb      	ldrb	r3, [r7, #7]
 8002126:	f043 0320 	orr.w	r3, r3, #32
 800212a:	b2db      	uxtb	r3, r3
 800212c:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 800212e:	4b4e      	ldr	r3, [pc, #312]	@ (8002268 <mpu_reset_fifo+0x200>)
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	7818      	ldrb	r0, [r3, #0]
 8002134:	4b4c      	ldr	r3, [pc, #304]	@ (8002268 <mpu_reset_fifo+0x200>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	7919      	ldrb	r1, [r3, #4]
 800213a:	1dfb      	adds	r3, r7, #7
 800213c:	2201      	movs	r2, #1
 800213e:	f003 fba6 	bl	800588e <MPU_Write_Len>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d002      	beq.n	800214e <mpu_reset_fifo+0xe6>
            return -1;
 8002148:	f04f 33ff 	mov.w	r3, #4294967295
 800214c:	e088      	b.n	8002260 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.int_enable)
 800214e:	4b46      	ldr	r3, [pc, #280]	@ (8002268 <mpu_reset_fifo+0x200>)
 8002150:	7c5b      	ldrb	r3, [r3, #17]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d002      	beq.n	800215c <mpu_reset_fifo+0xf4>
            data = BIT_DMP_INT_EN;
 8002156:	2302      	movs	r3, #2
 8002158:	71fb      	strb	r3, [r7, #7]
 800215a:	e001      	b.n	8002160 <mpu_reset_fifo+0xf8>
        else
            data = 0;
 800215c:	2300      	movs	r3, #0
 800215e:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8002160:	4b41      	ldr	r3, [pc, #260]	@ (8002268 <mpu_reset_fifo+0x200>)
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	7818      	ldrb	r0, [r3, #0]
 8002166:	4b40      	ldr	r3, [pc, #256]	@ (8002268 <mpu_reset_fifo+0x200>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	7bd9      	ldrb	r1, [r3, #15]
 800216c:	1dfb      	adds	r3, r7, #7
 800216e:	2201      	movs	r2, #1
 8002170:	f003 fb8d 	bl	800588e <MPU_Write_Len>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d002      	beq.n	8002180 <mpu_reset_fifo+0x118>
            return -1;
 800217a:	f04f 33ff 	mov.w	r3, #4294967295
 800217e:	e06f      	b.n	8002260 <mpu_reset_fifo+0x1f8>
        data = 0;
 8002180:	2300      	movs	r3, #0
 8002182:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8002184:	4b38      	ldr	r3, [pc, #224]	@ (8002268 <mpu_reset_fifo+0x200>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	7818      	ldrb	r0, [r3, #0]
 800218a:	4b37      	ldr	r3, [pc, #220]	@ (8002268 <mpu_reset_fifo+0x200>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	7959      	ldrb	r1, [r3, #5]
 8002190:	1dfb      	adds	r3, r7, #7
 8002192:	2201      	movs	r2, #1
 8002194:	f003 fb7b 	bl	800588e <MPU_Write_Len>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d05f      	beq.n	800225e <mpu_reset_fifo+0x1f6>
            return -1;
 800219e:	f04f 33ff 	mov.w	r3, #4294967295
 80021a2:	e05d      	b.n	8002260 <mpu_reset_fifo+0x1f8>
    } else {
        data = BIT_FIFO_RST;
 80021a4:	2304      	movs	r3, #4
 80021a6:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80021a8:	4b2f      	ldr	r3, [pc, #188]	@ (8002268 <mpu_reset_fifo+0x200>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	7818      	ldrb	r0, [r3, #0]
 80021ae:	4b2e      	ldr	r3, [pc, #184]	@ (8002268 <mpu_reset_fifo+0x200>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	7919      	ldrb	r1, [r3, #4]
 80021b4:	1dfb      	adds	r3, r7, #7
 80021b6:	2201      	movs	r2, #1
 80021b8:	f003 fb69 	bl	800588e <MPU_Write_Len>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d002      	beq.n	80021c8 <mpu_reset_fifo+0x160>
            return -1;
 80021c2:	f04f 33ff 	mov.w	r3, #4294967295
 80021c6:	e04b      	b.n	8002260 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 80021c8:	4b27      	ldr	r3, [pc, #156]	@ (8002268 <mpu_reset_fifo+0x200>)
 80021ca:	7c9b      	ldrb	r3, [r3, #18]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d105      	bne.n	80021dc <mpu_reset_fifo+0x174>
 80021d0:	4b25      	ldr	r3, [pc, #148]	@ (8002268 <mpu_reset_fifo+0x200>)
 80021d2:	7a9b      	ldrb	r3, [r3, #10]
 80021d4:	f003 0301 	and.w	r3, r3, #1
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d102      	bne.n	80021e2 <mpu_reset_fifo+0x17a>
            data = BIT_FIFO_EN;
 80021dc:	2340      	movs	r3, #64	@ 0x40
 80021de:	71fb      	strb	r3, [r7, #7]
 80021e0:	e001      	b.n	80021e6 <mpu_reset_fifo+0x17e>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 80021e2:	2360      	movs	r3, #96	@ 0x60
 80021e4:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80021e6:	4b20      	ldr	r3, [pc, #128]	@ (8002268 <mpu_reset_fifo+0x200>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	7818      	ldrb	r0, [r3, #0]
 80021ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002268 <mpu_reset_fifo+0x200>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	7919      	ldrb	r1, [r3, #4]
 80021f2:	1dfb      	adds	r3, r7, #7
 80021f4:	2201      	movs	r2, #1
 80021f6:	f003 fb4a 	bl	800588e <MPU_Write_Len>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d002      	beq.n	8002206 <mpu_reset_fifo+0x19e>
            return -1;
 8002200:	f04f 33ff 	mov.w	r3, #4294967295
 8002204:	e02c      	b.n	8002260 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 8002206:	2032      	movs	r0, #50	@ 0x32
 8002208:	f004 fd76 	bl	8006cf8 <HAL_Delay>
        if (st.chip_cfg.int_enable)
 800220c:	4b16      	ldr	r3, [pc, #88]	@ (8002268 <mpu_reset_fifo+0x200>)
 800220e:	7c5b      	ldrb	r3, [r3, #17]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d002      	beq.n	800221a <mpu_reset_fifo+0x1b2>
            data = BIT_DATA_RDY_EN;
 8002214:	2301      	movs	r3, #1
 8002216:	71fb      	strb	r3, [r7, #7]
 8002218:	e001      	b.n	800221e <mpu_reset_fifo+0x1b6>
        else
            data = 0;
 800221a:	2300      	movs	r3, #0
 800221c:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 800221e:	4b12      	ldr	r3, [pc, #72]	@ (8002268 <mpu_reset_fifo+0x200>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	7818      	ldrb	r0, [r3, #0]
 8002224:	4b10      	ldr	r3, [pc, #64]	@ (8002268 <mpu_reset_fifo+0x200>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	7bd9      	ldrb	r1, [r3, #15]
 800222a:	1dfb      	adds	r3, r7, #7
 800222c:	2201      	movs	r2, #1
 800222e:	f003 fb2e 	bl	800588e <MPU_Write_Len>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d002      	beq.n	800223e <mpu_reset_fifo+0x1d6>
            return -1;
 8002238:	f04f 33ff 	mov.w	r3, #4294967295
 800223c:	e010      	b.n	8002260 <mpu_reset_fifo+0x1f8>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 800223e:	4b0a      	ldr	r3, [pc, #40]	@ (8002268 <mpu_reset_fifo+0x200>)
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	7818      	ldrb	r0, [r3, #0]
 8002244:	4b08      	ldr	r3, [pc, #32]	@ (8002268 <mpu_reset_fifo+0x200>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	7959      	ldrb	r1, [r3, #5]
 800224a:	4b08      	ldr	r3, [pc, #32]	@ (800226c <mpu_reset_fifo+0x204>)
 800224c:	2201      	movs	r2, #1
 800224e:	f003 fb1e 	bl	800588e <MPU_Write_Len>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d002      	beq.n	800225e <mpu_reset_fifo+0x1f6>
            return -1;
 8002258:	f04f 33ff 	mov.w	r3, #4294967295
 800225c:	e000      	b.n	8002260 <mpu_reset_fifo+0x1f8>
    }
    return 0;
 800225e:	2300      	movs	r3, #0
}
 8002260:	4618      	mov	r0, r3
 8002262:	3708      	adds	r7, #8
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	20000000 	.word	0x20000000
 800226c:	20000010 	.word	0x20000010

08002270 <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8002278:	4b16      	ldr	r3, [pc, #88]	@ (80022d4 <mpu_get_gyro_fsr+0x64>)
 800227a:	7a1b      	ldrb	r3, [r3, #8]
 800227c:	2b03      	cmp	r3, #3
 800227e:	d81e      	bhi.n	80022be <mpu_get_gyro_fsr+0x4e>
 8002280:	a201      	add	r2, pc, #4	@ (adr r2, 8002288 <mpu_get_gyro_fsr+0x18>)
 8002282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002286:	bf00      	nop
 8002288:	08002299 	.word	0x08002299
 800228c:	080022a1 	.word	0x080022a1
 8002290:	080022ab 	.word	0x080022ab
 8002294:	080022b5 	.word	0x080022b5
    case INV_FSR_250DPS:
        fsr[0] = 250;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	22fa      	movs	r2, #250	@ 0xfa
 800229c:	801a      	strh	r2, [r3, #0]
        break;
 800229e:	e012      	b.n	80022c6 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80022a6:	801a      	strh	r2, [r3, #0]
        break;
 80022a8:	e00d      	b.n	80022c6 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80022b0:	801a      	strh	r2, [r3, #0]
        break;
 80022b2:	e008      	b.n	80022c6 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80022ba:	801a      	strh	r2, [r3, #0]
        break;
 80022bc:	e003      	b.n	80022c6 <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2200      	movs	r2, #0
 80022c2:	801a      	strh	r2, [r3, #0]
        break;
 80022c4:	bf00      	nop
    }
    return 0;
 80022c6:	2300      	movs	r3, #0
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bc80      	pop	{r7}
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	20000000 	.word	0x20000000

080022d8 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80022e2:	4b26      	ldr	r3, [pc, #152]	@ (800237c <mpu_set_gyro_fsr+0xa4>)
 80022e4:	7a9b      	ldrb	r3, [r3, #10]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d102      	bne.n	80022f0 <mpu_set_gyro_fsr+0x18>
        return -1;
 80022ea:	f04f 33ff 	mov.w	r3, #4294967295
 80022ee:	e041      	b.n	8002374 <mpu_set_gyro_fsr+0x9c>

    switch (fsr) {
 80022f0:	88fb      	ldrh	r3, [r7, #6]
 80022f2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80022f6:	d017      	beq.n	8002328 <mpu_set_gyro_fsr+0x50>
 80022f8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80022fc:	dc17      	bgt.n	800232e <mpu_set_gyro_fsr+0x56>
 80022fe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002302:	d00e      	beq.n	8002322 <mpu_set_gyro_fsr+0x4a>
 8002304:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002308:	dc11      	bgt.n	800232e <mpu_set_gyro_fsr+0x56>
 800230a:	2bfa      	cmp	r3, #250	@ 0xfa
 800230c:	d003      	beq.n	8002316 <mpu_set_gyro_fsr+0x3e>
 800230e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002312:	d003      	beq.n	800231c <mpu_set_gyro_fsr+0x44>
 8002314:	e00b      	b.n	800232e <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 8002316:	2300      	movs	r3, #0
 8002318:	73fb      	strb	r3, [r7, #15]
        break;
 800231a:	e00b      	b.n	8002334 <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 800231c:	2308      	movs	r3, #8
 800231e:	73fb      	strb	r3, [r7, #15]
        break;
 8002320:	e008      	b.n	8002334 <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 8002322:	2310      	movs	r3, #16
 8002324:	73fb      	strb	r3, [r7, #15]
        break;
 8002326:	e005      	b.n	8002334 <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8002328:	2318      	movs	r3, #24
 800232a:	73fb      	strb	r3, [r7, #15]
        break;
 800232c:	e002      	b.n	8002334 <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 800232e:	f04f 33ff 	mov.w	r3, #4294967295
 8002332:	e01f      	b.n	8002374 <mpu_set_gyro_fsr+0x9c>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8002334:	4b11      	ldr	r3, [pc, #68]	@ (800237c <mpu_set_gyro_fsr+0xa4>)
 8002336:	7a1a      	ldrb	r2, [r3, #8]
 8002338:	7bfb      	ldrb	r3, [r7, #15]
 800233a:	08db      	lsrs	r3, r3, #3
 800233c:	b2db      	uxtb	r3, r3
 800233e:	429a      	cmp	r2, r3
 8002340:	d101      	bne.n	8002346 <mpu_set_gyro_fsr+0x6e>
        return 0;
 8002342:	2300      	movs	r3, #0
 8002344:	e016      	b.n	8002374 <mpu_set_gyro_fsr+0x9c>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8002346:	4b0d      	ldr	r3, [pc, #52]	@ (800237c <mpu_set_gyro_fsr+0xa4>)
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	7818      	ldrb	r0, [r3, #0]
 800234c:	4b0b      	ldr	r3, [pc, #44]	@ (800237c <mpu_set_gyro_fsr+0xa4>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	7999      	ldrb	r1, [r3, #6]
 8002352:	f107 030f 	add.w	r3, r7, #15
 8002356:	2201      	movs	r2, #1
 8002358:	f003 fa99 	bl	800588e <MPU_Write_Len>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d002      	beq.n	8002368 <mpu_set_gyro_fsr+0x90>
        return -1;
 8002362:	f04f 33ff 	mov.w	r3, #4294967295
 8002366:	e005      	b.n	8002374 <mpu_set_gyro_fsr+0x9c>
    st.chip_cfg.gyro_fsr = data >> 3;
 8002368:	7bfb      	ldrb	r3, [r7, #15]
 800236a:	08db      	lsrs	r3, r3, #3
 800236c:	b2da      	uxtb	r2, r3
 800236e:	4b03      	ldr	r3, [pc, #12]	@ (800237c <mpu_set_gyro_fsr+0xa4>)
 8002370:	721a      	strb	r2, [r3, #8]
    return 0;
 8002372:	2300      	movs	r3, #0
}
 8002374:	4618      	mov	r0, r3
 8002376:	3710      	adds	r7, #16
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	20000000 	.word	0x20000000

08002380 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8002388:	4b19      	ldr	r3, [pc, #100]	@ (80023f0 <mpu_get_accel_fsr+0x70>)
 800238a:	7a5b      	ldrb	r3, [r3, #9]
 800238c:	2b03      	cmp	r3, #3
 800238e:	d81b      	bhi.n	80023c8 <mpu_get_accel_fsr+0x48>
 8002390:	a201      	add	r2, pc, #4	@ (adr r2, 8002398 <mpu_get_accel_fsr+0x18>)
 8002392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002396:	bf00      	nop
 8002398:	080023a9 	.word	0x080023a9
 800239c:	080023b1 	.word	0x080023b1
 80023a0:	080023b9 	.word	0x080023b9
 80023a4:	080023c1 	.word	0x080023c1
    case INV_FSR_2G:
        fsr[0] = 2;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2202      	movs	r2, #2
 80023ac:	701a      	strb	r2, [r3, #0]
        break;
 80023ae:	e00e      	b.n	80023ce <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2204      	movs	r2, #4
 80023b4:	701a      	strb	r2, [r3, #0]
        break;
 80023b6:	e00a      	b.n	80023ce <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2208      	movs	r2, #8
 80023bc:	701a      	strb	r2, [r3, #0]
        break;
 80023be:	e006      	b.n	80023ce <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2210      	movs	r2, #16
 80023c4:	701a      	strb	r2, [r3, #0]
        break;
 80023c6:	e002      	b.n	80023ce <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 80023c8:	f04f 33ff 	mov.w	r3, #4294967295
 80023cc:	e00a      	b.n	80023e4 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 80023ce:	4b08      	ldr	r3, [pc, #32]	@ (80023f0 <mpu_get_accel_fsr+0x70>)
 80023d0:	7cdb      	ldrb	r3, [r3, #19]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d005      	beq.n	80023e2 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	b2da      	uxtb	r2, r3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	701a      	strb	r2, [r3, #0]
    return 0;
 80023e2:	2300      	movs	r3, #0
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bc80      	pop	{r7}
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	20000000 	.word	0x20000000

080023f4 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80023fe:	4b30      	ldr	r3, [pc, #192]	@ (80024c0 <mpu_set_accel_fsr+0xcc>)
 8002400:	7a9b      	ldrb	r3, [r3, #10]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d102      	bne.n	800240c <mpu_set_accel_fsr+0x18>
        return -1;
 8002406:	f04f 33ff 	mov.w	r3, #4294967295
 800240a:	e054      	b.n	80024b6 <mpu_set_accel_fsr+0xc2>

    switch (fsr) {
 800240c:	79fb      	ldrb	r3, [r7, #7]
 800240e:	3b02      	subs	r3, #2
 8002410:	2b0e      	cmp	r3, #14
 8002412:	d82d      	bhi.n	8002470 <mpu_set_accel_fsr+0x7c>
 8002414:	a201      	add	r2, pc, #4	@ (adr r2, 800241c <mpu_set_accel_fsr+0x28>)
 8002416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800241a:	bf00      	nop
 800241c:	08002459 	.word	0x08002459
 8002420:	08002471 	.word	0x08002471
 8002424:	0800245f 	.word	0x0800245f
 8002428:	08002471 	.word	0x08002471
 800242c:	08002471 	.word	0x08002471
 8002430:	08002471 	.word	0x08002471
 8002434:	08002465 	.word	0x08002465
 8002438:	08002471 	.word	0x08002471
 800243c:	08002471 	.word	0x08002471
 8002440:	08002471 	.word	0x08002471
 8002444:	08002471 	.word	0x08002471
 8002448:	08002471 	.word	0x08002471
 800244c:	08002471 	.word	0x08002471
 8002450:	08002471 	.word	0x08002471
 8002454:	0800246b 	.word	0x0800246b
    case 2:
        data = INV_FSR_2G << 3;
 8002458:	2300      	movs	r3, #0
 800245a:	73fb      	strb	r3, [r7, #15]
        break;
 800245c:	e00b      	b.n	8002476 <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 800245e:	2308      	movs	r3, #8
 8002460:	73fb      	strb	r3, [r7, #15]
        break;
 8002462:	e008      	b.n	8002476 <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8002464:	2310      	movs	r3, #16
 8002466:	73fb      	strb	r3, [r7, #15]
        break;
 8002468:	e005      	b.n	8002476 <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 800246a:	2318      	movs	r3, #24
 800246c:	73fb      	strb	r3, [r7, #15]
        break;
 800246e:	e002      	b.n	8002476 <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8002470:	f04f 33ff 	mov.w	r3, #4294967295
 8002474:	e01f      	b.n	80024b6 <mpu_set_accel_fsr+0xc2>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 8002476:	4b12      	ldr	r3, [pc, #72]	@ (80024c0 <mpu_set_accel_fsr+0xcc>)
 8002478:	7a5a      	ldrb	r2, [r3, #9]
 800247a:	7bfb      	ldrb	r3, [r7, #15]
 800247c:	08db      	lsrs	r3, r3, #3
 800247e:	b2db      	uxtb	r3, r3
 8002480:	429a      	cmp	r2, r3
 8002482:	d101      	bne.n	8002488 <mpu_set_accel_fsr+0x94>
        return 0;
 8002484:	2300      	movs	r3, #0
 8002486:	e016      	b.n	80024b6 <mpu_set_accel_fsr+0xc2>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 8002488:	4b0d      	ldr	r3, [pc, #52]	@ (80024c0 <mpu_set_accel_fsr+0xcc>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	7818      	ldrb	r0, [r3, #0]
 800248e:	4b0c      	ldr	r3, [pc, #48]	@ (80024c0 <mpu_set_accel_fsr+0xcc>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	79d9      	ldrb	r1, [r3, #7]
 8002494:	f107 030f 	add.w	r3, r7, #15
 8002498:	2201      	movs	r2, #1
 800249a:	f003 f9f8 	bl	800588e <MPU_Write_Len>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d002      	beq.n	80024aa <mpu_set_accel_fsr+0xb6>
        return -1;
 80024a4:	f04f 33ff 	mov.w	r3, #4294967295
 80024a8:	e005      	b.n	80024b6 <mpu_set_accel_fsr+0xc2>
    st.chip_cfg.accel_fsr = data >> 3;
 80024aa:	7bfb      	ldrb	r3, [r7, #15]
 80024ac:	08db      	lsrs	r3, r3, #3
 80024ae:	b2da      	uxtb	r2, r3
 80024b0:	4b03      	ldr	r3, [pc, #12]	@ (80024c0 <mpu_set_accel_fsr+0xcc>)
 80024b2:	725a      	strb	r2, [r3, #9]
    return 0;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3710      	adds	r7, #16
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	20000000 	.word	0x20000000

080024c4 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 80024cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002538 <mpu_get_lpf+0x74>)
 80024ce:	7adb      	ldrb	r3, [r3, #11]
 80024d0:	3b01      	subs	r3, #1
 80024d2:	2b05      	cmp	r3, #5
 80024d4:	d826      	bhi.n	8002524 <mpu_get_lpf+0x60>
 80024d6:	a201      	add	r2, pc, #4	@ (adr r2, 80024dc <mpu_get_lpf+0x18>)
 80024d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024dc:	080024f5 	.word	0x080024f5
 80024e0:	080024fd 	.word	0x080024fd
 80024e4:	08002505 	.word	0x08002505
 80024e8:	0800250d 	.word	0x0800250d
 80024ec:	08002515 	.word	0x08002515
 80024f0:	0800251d 	.word	0x0800251d
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	22bc      	movs	r2, #188	@ 0xbc
 80024f8:	801a      	strh	r2, [r3, #0]
        break;
 80024fa:	e017      	b.n	800252c <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2262      	movs	r2, #98	@ 0x62
 8002500:	801a      	strh	r2, [r3, #0]
        break;
 8002502:	e013      	b.n	800252c <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	222a      	movs	r2, #42	@ 0x2a
 8002508:	801a      	strh	r2, [r3, #0]
        break;
 800250a:	e00f      	b.n	800252c <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2214      	movs	r2, #20
 8002510:	801a      	strh	r2, [r3, #0]
        break;
 8002512:	e00b      	b.n	800252c <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	220a      	movs	r2, #10
 8002518:	801a      	strh	r2, [r3, #0]
        break;
 800251a:	e007      	b.n	800252c <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2205      	movs	r2, #5
 8002520:	801a      	strh	r2, [r3, #0]
        break;
 8002522:	e003      	b.n	800252c <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	801a      	strh	r2, [r3, #0]
        break;
 800252a:	bf00      	nop
    }
    return 0;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	bc80      	pop	{r7}
 8002536:	4770      	bx	lr
 8002538:	20000000 	.word	0x20000000

0800253c <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002546:	4b23      	ldr	r3, [pc, #140]	@ (80025d4 <mpu_set_lpf+0x98>)
 8002548:	7a9b      	ldrb	r3, [r3, #10]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d102      	bne.n	8002554 <mpu_set_lpf+0x18>
        return -1;
 800254e:	f04f 33ff 	mov.w	r3, #4294967295
 8002552:	e03b      	b.n	80025cc <mpu_set_lpf+0x90>

    if (lpf >= 188)
 8002554:	88fb      	ldrh	r3, [r7, #6]
 8002556:	2bbb      	cmp	r3, #187	@ 0xbb
 8002558:	d902      	bls.n	8002560 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 800255a:	2301      	movs	r3, #1
 800255c:	73fb      	strb	r3, [r7, #15]
 800255e:	e019      	b.n	8002594 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8002560:	88fb      	ldrh	r3, [r7, #6]
 8002562:	2b61      	cmp	r3, #97	@ 0x61
 8002564:	d902      	bls.n	800256c <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 8002566:	2302      	movs	r3, #2
 8002568:	73fb      	strb	r3, [r7, #15]
 800256a:	e013      	b.n	8002594 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 800256c:	88fb      	ldrh	r3, [r7, #6]
 800256e:	2b29      	cmp	r3, #41	@ 0x29
 8002570:	d902      	bls.n	8002578 <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8002572:	2303      	movs	r3, #3
 8002574:	73fb      	strb	r3, [r7, #15]
 8002576:	e00d      	b.n	8002594 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 8002578:	88fb      	ldrh	r3, [r7, #6]
 800257a:	2b13      	cmp	r3, #19
 800257c:	d902      	bls.n	8002584 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 800257e:	2304      	movs	r3, #4
 8002580:	73fb      	strb	r3, [r7, #15]
 8002582:	e007      	b.n	8002594 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8002584:	88fb      	ldrh	r3, [r7, #6]
 8002586:	2b09      	cmp	r3, #9
 8002588:	d902      	bls.n	8002590 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 800258a:	2305      	movs	r3, #5
 800258c:	73fb      	strb	r3, [r7, #15]
 800258e:	e001      	b.n	8002594 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8002590:	2306      	movs	r3, #6
 8002592:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8002594:	4b0f      	ldr	r3, [pc, #60]	@ (80025d4 <mpu_set_lpf+0x98>)
 8002596:	7ada      	ldrb	r2, [r3, #11]
 8002598:	7bfb      	ldrb	r3, [r7, #15]
 800259a:	429a      	cmp	r2, r3
 800259c:	d101      	bne.n	80025a2 <mpu_set_lpf+0x66>
        return 0;
 800259e:	2300      	movs	r3, #0
 80025a0:	e014      	b.n	80025cc <mpu_set_lpf+0x90>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 80025a2:	4b0c      	ldr	r3, [pc, #48]	@ (80025d4 <mpu_set_lpf+0x98>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	7818      	ldrb	r0, [r3, #0]
 80025a8:	4b0a      	ldr	r3, [pc, #40]	@ (80025d4 <mpu_set_lpf+0x98>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	7899      	ldrb	r1, [r3, #2]
 80025ae:	f107 030f 	add.w	r3, r7, #15
 80025b2:	2201      	movs	r2, #1
 80025b4:	f003 f96b 	bl	800588e <MPU_Write_Len>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d002      	beq.n	80025c4 <mpu_set_lpf+0x88>
        return -1;
 80025be:	f04f 33ff 	mov.w	r3, #4294967295
 80025c2:	e003      	b.n	80025cc <mpu_set_lpf+0x90>
    st.chip_cfg.lpf = data;
 80025c4:	7bfa      	ldrb	r2, [r7, #15]
 80025c6:	4b03      	ldr	r3, [pc, #12]	@ (80025d4 <mpu_set_lpf+0x98>)
 80025c8:	72da      	strb	r2, [r3, #11]
    return 0;
 80025ca:	2300      	movs	r3, #0
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3710      	adds	r7, #16
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	20000000 	.word	0x20000000

080025d8 <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 80025e0:	4b08      	ldr	r3, [pc, #32]	@ (8002604 <mpu_get_sample_rate+0x2c>)
 80025e2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d002      	beq.n	80025f0 <mpu_get_sample_rate+0x18>
        return -1;
 80025ea:	f04f 33ff 	mov.w	r3, #4294967295
 80025ee:	e004      	b.n	80025fa <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 80025f0:	4b04      	ldr	r3, [pc, #16]	@ (8002604 <mpu_get_sample_rate+0x2c>)
 80025f2:	89da      	ldrh	r2, [r3, #14]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	801a      	strh	r2, [r3, #0]
    return 0;
 80025f8:	2300      	movs	r3, #0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	370c      	adds	r7, #12
 80025fe:	46bd      	mov	sp, r7
 8002600:	bc80      	pop	{r7}
 8002602:	4770      	bx	lr
 8002604:	20000000 	.word	0x20000000

08002608 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002612:	4b2f      	ldr	r3, [pc, #188]	@ (80026d0 <mpu_set_sample_rate+0xc8>)
 8002614:	7a9b      	ldrb	r3, [r3, #10]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d102      	bne.n	8002620 <mpu_set_sample_rate+0x18>
        return -1;
 800261a:	f04f 33ff 	mov.w	r3, #4294967295
 800261e:	e053      	b.n	80026c8 <mpu_set_sample_rate+0xc0>

    if (st.chip_cfg.dmp_on)
 8002620:	4b2b      	ldr	r3, [pc, #172]	@ (80026d0 <mpu_set_sample_rate+0xc8>)
 8002622:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002626:	2b00      	cmp	r3, #0
 8002628:	d002      	beq.n	8002630 <mpu_set_sample_rate+0x28>
        return -1;
 800262a:	f04f 33ff 	mov.w	r3, #4294967295
 800262e:	e04b      	b.n	80026c8 <mpu_set_sample_rate+0xc0>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8002630:	4b27      	ldr	r3, [pc, #156]	@ (80026d0 <mpu_set_sample_rate+0xc8>)
 8002632:	7d1b      	ldrb	r3, [r3, #20]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d00f      	beq.n	8002658 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8002638:	88fb      	ldrh	r3, [r7, #6]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d009      	beq.n	8002652 <mpu_set_sample_rate+0x4a>
 800263e:	88fb      	ldrh	r3, [r7, #6]
 8002640:	2b28      	cmp	r3, #40	@ 0x28
 8002642:	d806      	bhi.n	8002652 <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8002644:	88fb      	ldrh	r3, [r7, #6]
 8002646:	b2db      	uxtb	r3, r3
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff fc8f 	bl	8001f6c <mpu_lp_accel_mode>
                return 0;
 800264e:	2300      	movs	r3, #0
 8002650:	e03a      	b.n	80026c8 <mpu_set_sample_rate+0xc0>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 8002652:	2000      	movs	r0, #0
 8002654:	f7ff fc8a 	bl	8001f6c <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8002658:	88fb      	ldrh	r3, [r7, #6]
 800265a:	2b03      	cmp	r3, #3
 800265c:	d802      	bhi.n	8002664 <mpu_set_sample_rate+0x5c>
            rate = 4;
 800265e:	2304      	movs	r3, #4
 8002660:	80fb      	strh	r3, [r7, #6]
 8002662:	e006      	b.n	8002672 <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 8002664:	88fb      	ldrh	r3, [r7, #6]
 8002666:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800266a:	d902      	bls.n	8002672 <mpu_set_sample_rate+0x6a>
            rate = 1000;
 800266c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002670:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 8002672:	88fb      	ldrh	r3, [r7, #6]
 8002674:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002678:	fb92 f3f3 	sdiv	r3, r2, r3
 800267c:	b2db      	uxtb	r3, r3
 800267e:	3b01      	subs	r3, #1
 8002680:	b2db      	uxtb	r3, r3
 8002682:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8002684:	4b12      	ldr	r3, [pc, #72]	@ (80026d0 <mpu_set_sample_rate+0xc8>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	7818      	ldrb	r0, [r3, #0]
 800268a:	4b11      	ldr	r3, [pc, #68]	@ (80026d0 <mpu_set_sample_rate+0xc8>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	7859      	ldrb	r1, [r3, #1]
 8002690:	f107 030f 	add.w	r3, r7, #15
 8002694:	2201      	movs	r2, #1
 8002696:	f003 f8fa 	bl	800588e <MPU_Write_Len>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d002      	beq.n	80026a6 <mpu_set_sample_rate+0x9e>
            return -1;
 80026a0:	f04f 33ff 	mov.w	r3, #4294967295
 80026a4:	e010      	b.n	80026c8 <mpu_set_sample_rate+0xc0>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 80026a6:	7bfb      	ldrb	r3, [r7, #15]
 80026a8:	3301      	adds	r3, #1
 80026aa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80026ae:	fb92 f3f3 	sdiv	r3, r2, r3
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	4b06      	ldr	r3, [pc, #24]	@ (80026d0 <mpu_set_sample_rate+0xc8>)
 80026b6:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 80026b8:	4b05      	ldr	r3, [pc, #20]	@ (80026d0 <mpu_set_sample_rate+0xc8>)
 80026ba:	89db      	ldrh	r3, [r3, #14]
 80026bc:	085b      	lsrs	r3, r3, #1
 80026be:	b29b      	uxth	r3, r3
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff ff3b 	bl	800253c <mpu_set_lpf>
        return 0;
 80026c6:	2300      	movs	r3, #0
    }
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3710      	adds	r7, #16
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	20000000 	.word	0x20000000

080026d4 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 80026dc:	4b14      	ldr	r3, [pc, #80]	@ (8002730 <mpu_get_gyro_sens+0x5c>)
 80026de:	7a1b      	ldrb	r3, [r3, #8]
 80026e0:	2b03      	cmp	r3, #3
 80026e2:	d81b      	bhi.n	800271c <mpu_get_gyro_sens+0x48>
 80026e4:	a201      	add	r2, pc, #4	@ (adr r2, 80026ec <mpu_get_gyro_sens+0x18>)
 80026e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ea:	bf00      	nop
 80026ec:	080026fd 	.word	0x080026fd
 80026f0:	08002705 	.word	0x08002705
 80026f4:	0800270d 	.word	0x0800270d
 80026f8:	08002715 	.word	0x08002715
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	4a0d      	ldr	r2, [pc, #52]	@ (8002734 <mpu_get_gyro_sens+0x60>)
 8002700:	601a      	str	r2, [r3, #0]
        break;
 8002702:	e00e      	b.n	8002722 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	4a0c      	ldr	r2, [pc, #48]	@ (8002738 <mpu_get_gyro_sens+0x64>)
 8002708:	601a      	str	r2, [r3, #0]
        break;
 800270a:	e00a      	b.n	8002722 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	4a0b      	ldr	r2, [pc, #44]	@ (800273c <mpu_get_gyro_sens+0x68>)
 8002710:	601a      	str	r2, [r3, #0]
        break;
 8002712:	e006      	b.n	8002722 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	4a0a      	ldr	r2, [pc, #40]	@ (8002740 <mpu_get_gyro_sens+0x6c>)
 8002718:	601a      	str	r2, [r3, #0]
        break;
 800271a:	e002      	b.n	8002722 <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 800271c:	f04f 33ff 	mov.w	r3, #4294967295
 8002720:	e000      	b.n	8002724 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8002722:	2300      	movs	r3, #0
}
 8002724:	4618      	mov	r0, r3
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	bc80      	pop	{r7}
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	20000000 	.word	0x20000000
 8002734:	43030000 	.word	0x43030000
 8002738:	42830000 	.word	0x42830000
 800273c:	42033333 	.word	0x42033333
 8002740:	41833333 	.word	0x41833333

08002744 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 800274c:	4b1b      	ldr	r3, [pc, #108]	@ (80027bc <mpu_get_accel_sens+0x78>)
 800274e:	7a5b      	ldrb	r3, [r3, #9]
 8002750:	2b03      	cmp	r3, #3
 8002752:	d81f      	bhi.n	8002794 <mpu_get_accel_sens+0x50>
 8002754:	a201      	add	r2, pc, #4	@ (adr r2, 800275c <mpu_get_accel_sens+0x18>)
 8002756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800275a:	bf00      	nop
 800275c:	0800276d 	.word	0x0800276d
 8002760:	08002777 	.word	0x08002777
 8002764:	08002781 	.word	0x08002781
 8002768:	0800278b 	.word	0x0800278b
    case INV_FSR_2G:
        sens[0] = 16384;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002772:	801a      	strh	r2, [r3, #0]
        break;
 8002774:	e011      	b.n	800279a <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 800277c:	801a      	strh	r2, [r3, #0]
        break;
 800277e:	e00c      	b.n	800279a <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002786:	801a      	strh	r2, [r3, #0]
        break;
 8002788:	e007      	b.n	800279a <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002790:	801a      	strh	r2, [r3, #0]
        break;
 8002792:	e002      	b.n	800279a <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8002794:	f04f 33ff 	mov.w	r3, #4294967295
 8002798:	e00a      	b.n	80027b0 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 800279a:	4b08      	ldr	r3, [pc, #32]	@ (80027bc <mpu_get_accel_sens+0x78>)
 800279c:	7cdb      	ldrb	r3, [r3, #19]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d005      	beq.n	80027ae <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	881b      	ldrh	r3, [r3, #0]
 80027a6:	085b      	lsrs	r3, r3, #1
 80027a8:	b29a      	uxth	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	801a      	strh	r2, [r3, #0]
    return 0;
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bc80      	pop	{r7}
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	20000000 	.word	0x20000000

080027c0 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 80027c8:	4b04      	ldr	r3, [pc, #16]	@ (80027dc <mpu_get_fifo_config+0x1c>)
 80027ca:	7c1a      	ldrb	r2, [r3, #16]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	701a      	strb	r2, [r3, #0]
    return 0;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bc80      	pop	{r7}
 80027da:	4770      	bx	lr
 80027dc:	20000000 	.word	0x20000000

080027e0 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	4603      	mov	r3, r0
 80027e8:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 80027ea:	2300      	movs	r3, #0
 80027ec:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 80027ee:	79fb      	ldrb	r3, [r7, #7]
 80027f0:	f023 0301 	bic.w	r3, r3, #1
 80027f4:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 80027f6:	4b22      	ldr	r3, [pc, #136]	@ (8002880 <mpu_configure_fifo+0xa0>)
 80027f8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <mpu_configure_fifo+0x24>
        return 0;
 8002800:	2300      	movs	r3, #0
 8002802:	e038      	b.n	8002876 <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8002804:	4b1e      	ldr	r3, [pc, #120]	@ (8002880 <mpu_configure_fifo+0xa0>)
 8002806:	7a9b      	ldrb	r3, [r3, #10]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d102      	bne.n	8002812 <mpu_configure_fifo+0x32>
            return -1;
 800280c:	f04f 33ff 	mov.w	r3, #4294967295
 8002810:	e031      	b.n	8002876 <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 8002812:	4b1b      	ldr	r3, [pc, #108]	@ (8002880 <mpu_configure_fifo+0xa0>)
 8002814:	7c1b      	ldrb	r3, [r3, #16]
 8002816:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8002818:	4b19      	ldr	r3, [pc, #100]	@ (8002880 <mpu_configure_fifo+0xa0>)
 800281a:	7a9a      	ldrb	r2, [r3, #10]
 800281c:	79fb      	ldrb	r3, [r7, #7]
 800281e:	4013      	ands	r3, r2
 8002820:	b2da      	uxtb	r2, r3
 8002822:	4b17      	ldr	r3, [pc, #92]	@ (8002880 <mpu_configure_fifo+0xa0>)
 8002824:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 8002826:	4b16      	ldr	r3, [pc, #88]	@ (8002880 <mpu_configure_fifo+0xa0>)
 8002828:	7c1b      	ldrb	r3, [r3, #16]
 800282a:	79fa      	ldrb	r2, [r7, #7]
 800282c:	429a      	cmp	r2, r3
 800282e:	d003      	beq.n	8002838 <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8002830:	f04f 33ff 	mov.w	r3, #4294967295
 8002834:	60fb      	str	r3, [r7, #12]
 8002836:	e001      	b.n	800283c <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8002838:	2300      	movs	r3, #0
 800283a:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d103      	bne.n	800284a <mpu_configure_fifo+0x6a>
 8002842:	4b0f      	ldr	r3, [pc, #60]	@ (8002880 <mpu_configure_fifo+0xa0>)
 8002844:	7d1b      	ldrb	r3, [r3, #20]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d003      	beq.n	8002852 <mpu_configure_fifo+0x72>
            set_int_enable(1);
 800284a:	2001      	movs	r0, #1
 800284c:	f7ff fa30 	bl	8001cb0 <set_int_enable>
 8002850:	e002      	b.n	8002858 <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8002852:	2000      	movs	r0, #0
 8002854:	f7ff fa2c 	bl	8001cb0 <set_int_enable>
        if (sensors) {
 8002858:	79fb      	ldrb	r3, [r7, #7]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d00a      	beq.n	8002874 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 800285e:	f7ff fc03 	bl	8002068 <mpu_reset_fifo>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d005      	beq.n	8002874 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 8002868:	4a05      	ldr	r2, [pc, #20]	@ (8002880 <mpu_configure_fifo+0xa0>)
 800286a:	7afb      	ldrb	r3, [r7, #11]
 800286c:	7413      	strb	r3, [r2, #16]
                return -1;
 800286e:	f04f 33ff 	mov.w	r3, #4294967295
 8002872:	e000      	b.n	8002876 <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8002874:	68fb      	ldr	r3, [r7, #12]
}
 8002876:	4618      	mov	r0, r3
 8002878:	3710      	adds	r7, #16
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000000 	.word	0x20000000

08002884 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	4603      	mov	r3, r0
 800288c:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 800288e:	79fb      	ldrb	r3, [r7, #7]
 8002890:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002894:	2b00      	cmp	r3, #0
 8002896:	d002      	beq.n	800289e <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 8002898:	2301      	movs	r3, #1
 800289a:	73fb      	strb	r3, [r7, #15]
 800289c:	e007      	b.n	80028ae <mpu_set_sensors+0x2a>
    else if (sensors)
 800289e:	79fb      	ldrb	r3, [r7, #7]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d002      	beq.n	80028aa <mpu_set_sensors+0x26>
        data = 0;
 80028a4:	2300      	movs	r3, #0
 80028a6:	73fb      	strb	r3, [r7, #15]
 80028a8:	e001      	b.n	80028ae <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 80028aa:	2340      	movs	r3, #64	@ 0x40
 80028ac:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 80028ae:	4b37      	ldr	r3, [pc, #220]	@ (800298c <mpu_set_sensors+0x108>)
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	7818      	ldrb	r0, [r3, #0]
 80028b4:	4b35      	ldr	r3, [pc, #212]	@ (800298c <mpu_set_sensors+0x108>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	7c99      	ldrb	r1, [r3, #18]
 80028ba:	f107 030f 	add.w	r3, r7, #15
 80028be:	2201      	movs	r2, #1
 80028c0:	f002 ffe5 	bl	800588e <MPU_Write_Len>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d005      	beq.n	80028d6 <mpu_set_sensors+0x52>
        st.chip_cfg.sensors = 0;
 80028ca:	4b30      	ldr	r3, [pc, #192]	@ (800298c <mpu_set_sensors+0x108>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	729a      	strb	r2, [r3, #10]
        return -1;
 80028d0:	f04f 33ff 	mov.w	r3, #4294967295
 80028d4:	e056      	b.n	8002984 <mpu_set_sensors+0x100>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
 80028d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80028dc:	b2da      	uxtb	r2, r3
 80028de:	4b2b      	ldr	r3, [pc, #172]	@ (800298c <mpu_set_sensors+0x108>)
 80028e0:	731a      	strb	r2, [r3, #12]

    data = 0;
 80028e2:	2300      	movs	r3, #0
 80028e4:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 80028e6:	79fb      	ldrb	r3, [r7, #7]
 80028e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d104      	bne.n	80028fa <mpu_set_sensors+0x76>
        data |= BIT_STBY_XG;
 80028f0:	7bfb      	ldrb	r3, [r7, #15]
 80028f2:	f043 0304 	orr.w	r3, r3, #4
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 80028fa:	79fb      	ldrb	r3, [r7, #7]
 80028fc:	f003 0320 	and.w	r3, r3, #32
 8002900:	2b00      	cmp	r3, #0
 8002902:	d104      	bne.n	800290e <mpu_set_sensors+0x8a>
        data |= BIT_STBY_YG;
 8002904:	7bfb      	ldrb	r3, [r7, #15]
 8002906:	f043 0302 	orr.w	r3, r3, #2
 800290a:	b2db      	uxtb	r3, r3
 800290c:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 800290e:	79fb      	ldrb	r3, [r7, #7]
 8002910:	f003 0310 	and.w	r3, r3, #16
 8002914:	2b00      	cmp	r3, #0
 8002916:	d104      	bne.n	8002922 <mpu_set_sensors+0x9e>
        data |= BIT_STBY_ZG;
 8002918:	7bfb      	ldrb	r3, [r7, #15]
 800291a:	f043 0301 	orr.w	r3, r3, #1
 800291e:	b2db      	uxtb	r3, r3
 8002920:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 8002922:	79fb      	ldrb	r3, [r7, #7]
 8002924:	f003 0308 	and.w	r3, r3, #8
 8002928:	2b00      	cmp	r3, #0
 800292a:	d104      	bne.n	8002936 <mpu_set_sensors+0xb2>
        data |= BIT_STBY_XYZA;
 800292c:	7bfb      	ldrb	r3, [r7, #15]
 800292e:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8002932:	b2db      	uxtb	r3, r3
 8002934:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8002936:	4b15      	ldr	r3, [pc, #84]	@ (800298c <mpu_set_sensors+0x108>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	7818      	ldrb	r0, [r3, #0]
 800293c:	4b13      	ldr	r3, [pc, #76]	@ (800298c <mpu_set_sensors+0x108>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	7cd9      	ldrb	r1, [r3, #19]
 8002942:	f107 030f 	add.w	r3, r7, #15
 8002946:	2201      	movs	r2, #1
 8002948:	f002 ffa1 	bl	800588e <MPU_Write_Len>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d005      	beq.n	800295e <mpu_set_sensors+0xda>
        st.chip_cfg.sensors = 0;
 8002952:	4b0e      	ldr	r3, [pc, #56]	@ (800298c <mpu_set_sensors+0x108>)
 8002954:	2200      	movs	r2, #0
 8002956:	729a      	strb	r2, [r3, #10]
        return -1;
 8002958:	f04f 33ff 	mov.w	r3, #4294967295
 800295c:	e012      	b.n	8002984 <mpu_set_sensors+0x100>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 800295e:	79fb      	ldrb	r3, [r7, #7]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d005      	beq.n	8002970 <mpu_set_sensors+0xec>
 8002964:	79fb      	ldrb	r3, [r7, #7]
 8002966:	2b08      	cmp	r3, #8
 8002968:	d002      	beq.n	8002970 <mpu_set_sensors+0xec>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 800296a:	2000      	movs	r0, #0
 800296c:	f000 f956 	bl	8002c1c <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 8002970:	4a06      	ldr	r2, [pc, #24]	@ (800298c <mpu_set_sensors+0x108>)
 8002972:	79fb      	ldrb	r3, [r7, #7]
 8002974:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 8002976:	4b05      	ldr	r3, [pc, #20]	@ (800298c <mpu_set_sensors+0x108>)
 8002978:	2200      	movs	r2, #0
 800297a:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 800297c:	2032      	movs	r0, #50	@ 0x32
 800297e:	f004 f9bb 	bl	8006cf8 <HAL_Delay>
    return 0;
 8002982:	2300      	movs	r3, #0
}
 8002984:	4618      	mov	r0, r3
 8002986:	3710      	adds	r7, #16
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	20000000 	.word	0x20000000

08002990 <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
                         unsigned char *more)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b086      	sub	sp, #24
 8002994:	af00      	add	r7, sp, #0
 8002996:	4603      	mov	r3, r0
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	607a      	str	r2, [r7, #4]
 800299c:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 800299e:	4b3b      	ldr	r3, [pc, #236]	@ (8002a8c <mpu_read_fifo_stream+0xfc>)
 80029a0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d102      	bne.n	80029ae <mpu_read_fifo_stream+0x1e>
        return -1;
 80029a8:	f04f 33ff 	mov.w	r3, #4294967295
 80029ac:	e069      	b.n	8002a82 <mpu_read_fifo_stream+0xf2>
    if (!st.chip_cfg.sensors)
 80029ae:	4b37      	ldr	r3, [pc, #220]	@ (8002a8c <mpu_read_fifo_stream+0xfc>)
 80029b0:	7a9b      	ldrb	r3, [r3, #10]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d102      	bne.n	80029bc <mpu_read_fifo_stream+0x2c>
        return -1;
 80029b6:	f04f 33ff 	mov.w	r3, #4294967295
 80029ba:	e062      	b.n	8002a82 <mpu_read_fifo_stream+0xf2>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 80029bc:	4b33      	ldr	r3, [pc, #204]	@ (8002a8c <mpu_read_fifo_stream+0xfc>)
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	7818      	ldrb	r0, [r3, #0]
 80029c2:	4b32      	ldr	r3, [pc, #200]	@ (8002a8c <mpu_read_fifo_stream+0xfc>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	7a99      	ldrb	r1, [r3, #10]
 80029c8:	f107 0314 	add.w	r3, r7, #20
 80029cc:	2202      	movs	r2, #2
 80029ce:	f002 ffa0 	bl	8005912 <MPU_Read_Len>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d002      	beq.n	80029de <mpu_read_fifo_stream+0x4e>
        return -1;
 80029d8:	f04f 33ff 	mov.w	r3, #4294967295
 80029dc:	e051      	b.n	8002a82 <mpu_read_fifo_stream+0xf2>
    fifo_count = (tmp[0] << 8) | tmp[1];
 80029de:	7d3b      	ldrb	r3, [r7, #20]
 80029e0:	b21b      	sxth	r3, r3
 80029e2:	021b      	lsls	r3, r3, #8
 80029e4:	b21a      	sxth	r2, r3
 80029e6:	7d7b      	ldrb	r3, [r7, #21]
 80029e8:	b21b      	sxth	r3, r3
 80029ea:	4313      	orrs	r3, r2
 80029ec:	b21b      	sxth	r3, r3
 80029ee:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 80029f0:	8afa      	ldrh	r2, [r7, #22]
 80029f2:	89fb      	ldrh	r3, [r7, #14]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d205      	bcs.n	8002a04 <mpu_read_fifo_stream+0x74>
        more[0] = 0;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2200      	movs	r2, #0
 80029fc:	701a      	strb	r2, [r3, #0]
        return -1;
 80029fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002a02:	e03e      	b.n	8002a82 <mpu_read_fifo_stream+0xf2>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 8002a04:	4b21      	ldr	r3, [pc, #132]	@ (8002a8c <mpu_read_fifo_stream+0xfc>)
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	885b      	ldrh	r3, [r3, #2]
 8002a0a:	085b      	lsrs	r3, r3, #1
 8002a0c:	b29b      	uxth	r3, r3
 8002a0e:	8afa      	ldrh	r2, [r7, #22]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d91a      	bls.n	8002a4a <mpu_read_fifo_stream+0xba>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 8002a14:	4b1d      	ldr	r3, [pc, #116]	@ (8002a8c <mpu_read_fifo_stream+0xfc>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	7818      	ldrb	r0, [r3, #0]
 8002a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8002a8c <mpu_read_fifo_stream+0xfc>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	7c59      	ldrb	r1, [r3, #17]
 8002a20:	f107 0314 	add.w	r3, r7, #20
 8002a24:	2201      	movs	r2, #1
 8002a26:	f002 ff74 	bl	8005912 <MPU_Read_Len>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d002      	beq.n	8002a36 <mpu_read_fifo_stream+0xa6>
            return -1;
 8002a30:	f04f 33ff 	mov.w	r3, #4294967295
 8002a34:	e025      	b.n	8002a82 <mpu_read_fifo_stream+0xf2>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8002a36:	7d3b      	ldrb	r3, [r7, #20]
 8002a38:	f003 0310 	and.w	r3, r3, #16
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d004      	beq.n	8002a4a <mpu_read_fifo_stream+0xba>
            mpu_reset_fifo();
 8002a40:	f7ff fb12 	bl	8002068 <mpu_reset_fifo>
            return -2;
 8002a44:	f06f 0301 	mvn.w	r3, #1
 8002a48:	e01b      	b.n	8002a82 <mpu_read_fifo_stream+0xf2>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 8002a4a:	4b10      	ldr	r3, [pc, #64]	@ (8002a8c <mpu_read_fifo_stream+0xfc>)
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	7818      	ldrb	r0, [r3, #0]
 8002a50:	4b0e      	ldr	r3, [pc, #56]	@ (8002a8c <mpu_read_fifo_stream+0xfc>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	7ad9      	ldrb	r1, [r3, #11]
 8002a56:	89fb      	ldrh	r3, [r7, #14]
 8002a58:	b2da      	uxtb	r2, r3
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	f002 ff59 	bl	8005912 <MPU_Read_Len>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d002      	beq.n	8002a6c <mpu_read_fifo_stream+0xdc>
        return -1;
 8002a66:	f04f 33ff 	mov.w	r3, #4294967295
 8002a6a:	e00a      	b.n	8002a82 <mpu_read_fifo_stream+0xf2>
    more[0] = fifo_count / length - 1;
 8002a6c:	8afa      	ldrh	r2, [r7, #22]
 8002a6e:	89fb      	ldrh	r3, [r7, #14]
 8002a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	3b01      	subs	r3, #1
 8002a7a:	b2da      	uxtb	r2, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	701a      	strb	r2, [r3, #0]
    return 0;
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3718      	adds	r7, #24
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	20000000 	.word	0x20000000

08002a90 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	4603      	mov	r3, r0
 8002a98:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 8002a9a:	4b5f      	ldr	r3, [pc, #380]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002a9c:	7c9b      	ldrb	r3, [r3, #18]
 8002a9e:	79fa      	ldrb	r2, [r7, #7]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d101      	bne.n	8002aa8 <mpu_set_bypass+0x18>
        return 0;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	e0b2      	b.n	8002c0e <mpu_set_bypass+0x17e>

    if (bypass_on) {
 8002aa8:	79fb      	ldrb	r3, [r7, #7]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d050      	beq.n	8002b50 <mpu_set_bypass+0xc0>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002aae:	4b5a      	ldr	r3, [pc, #360]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	7818      	ldrb	r0, [r3, #0]
 8002ab4:	4b58      	ldr	r3, [pc, #352]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	7919      	ldrb	r1, [r3, #4]
 8002aba:	f107 030f 	add.w	r3, r7, #15
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f002 ff27 	bl	8005912 <MPU_Read_Len>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d002      	beq.n	8002ad0 <mpu_set_bypass+0x40>
            return -1;
 8002aca:	f04f 33ff 	mov.w	r3, #4294967295
 8002ace:	e09e      	b.n	8002c0e <mpu_set_bypass+0x17e>
        tmp &= ~BIT_AUX_IF_EN;
 8002ad0:	7bfb      	ldrb	r3, [r7, #15]
 8002ad2:	f023 0320 	bic.w	r3, r3, #32
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002ada:	4b4f      	ldr	r3, [pc, #316]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	7818      	ldrb	r0, [r3, #0]
 8002ae0:	4b4d      	ldr	r3, [pc, #308]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	7919      	ldrb	r1, [r3, #4]
 8002ae6:	f107 030f 	add.w	r3, r7, #15
 8002aea:	2201      	movs	r2, #1
 8002aec:	f002 fecf 	bl	800588e <MPU_Write_Len>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d002      	beq.n	8002afc <mpu_set_bypass+0x6c>
            return -1;
 8002af6:	f04f 33ff 	mov.w	r3, #4294967295
 8002afa:	e088      	b.n	8002c0e <mpu_set_bypass+0x17e>
        delay_ms(3);
 8002afc:	2003      	movs	r0, #3
 8002afe:	f004 f8fb 	bl	8006cf8 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 8002b02:	2302      	movs	r3, #2
 8002b04:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 8002b06:	4b44      	ldr	r3, [pc, #272]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002b08:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d004      	beq.n	8002b1a <mpu_set_bypass+0x8a>
            tmp |= BIT_ACTL;
 8002b10:	7bfb      	ldrb	r3, [r7, #15]
 8002b12:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8002b1a:	4b3f      	ldr	r3, [pc, #252]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002b1c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d004      	beq.n	8002b2e <mpu_set_bypass+0x9e>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002b24:	7bfb      	ldrb	r3, [r7, #15]
 8002b26:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002b2e:	4b3a      	ldr	r3, [pc, #232]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	7818      	ldrb	r0, [r3, #0]
 8002b34:	4b38      	ldr	r3, [pc, #224]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	7d19      	ldrb	r1, [r3, #20]
 8002b3a:	f107 030f 	add.w	r3, r7, #15
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f002 fea5 	bl	800588e <MPU_Write_Len>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d05d      	beq.n	8002c06 <mpu_set_bypass+0x176>
            return -1;
 8002b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b4e:	e05e      	b.n	8002c0e <mpu_set_bypass+0x17e>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002b50:	4b31      	ldr	r3, [pc, #196]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	7818      	ldrb	r0, [r3, #0]
 8002b56:	4b30      	ldr	r3, [pc, #192]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	7919      	ldrb	r1, [r3, #4]
 8002b5c:	f107 030f 	add.w	r3, r7, #15
 8002b60:	2201      	movs	r2, #1
 8002b62:	f002 fed6 	bl	8005912 <MPU_Read_Len>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d002      	beq.n	8002b72 <mpu_set_bypass+0xe2>
            return -1;
 8002b6c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b70:	e04d      	b.n	8002c0e <mpu_set_bypass+0x17e>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8002b72:	4b29      	ldr	r3, [pc, #164]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002b74:	7a9b      	ldrb	r3, [r3, #10]
 8002b76:	f003 0301 	and.w	r3, r3, #1
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d005      	beq.n	8002b8a <mpu_set_bypass+0xfa>
            tmp |= BIT_AUX_IF_EN;
 8002b7e:	7bfb      	ldrb	r3, [r7, #15]
 8002b80:	f043 0320 	orr.w	r3, r3, #32
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	73fb      	strb	r3, [r7, #15]
 8002b88:	e004      	b.n	8002b94 <mpu_set_bypass+0x104>
        else
            tmp &= ~BIT_AUX_IF_EN;
 8002b8a:	7bfb      	ldrb	r3, [r7, #15]
 8002b8c:	f023 0320 	bic.w	r3, r3, #32
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002b94:	4b20      	ldr	r3, [pc, #128]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	7818      	ldrb	r0, [r3, #0]
 8002b9a:	4b1f      	ldr	r3, [pc, #124]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	7919      	ldrb	r1, [r3, #4]
 8002ba0:	f107 030f 	add.w	r3, r7, #15
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f002 fe72 	bl	800588e <MPU_Write_Len>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d002      	beq.n	8002bb6 <mpu_set_bypass+0x126>
            return -1;
 8002bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8002bb4:	e02b      	b.n	8002c0e <mpu_set_bypass+0x17e>
        delay_ms(3);
 8002bb6:	2003      	movs	r0, #3
 8002bb8:	f004 f89e 	bl	8006cf8 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 8002bbc:	4b16      	ldr	r3, [pc, #88]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002bbe:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d002      	beq.n	8002bcc <mpu_set_bypass+0x13c>
            tmp = BIT_ACTL;
 8002bc6:	2380      	movs	r3, #128	@ 0x80
 8002bc8:	73fb      	strb	r3, [r7, #15]
 8002bca:	e001      	b.n	8002bd0 <mpu_set_bypass+0x140>
        else
            tmp = 0;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8002bd0:	4b11      	ldr	r3, [pc, #68]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002bd2:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d004      	beq.n	8002be4 <mpu_set_bypass+0x154>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002bda:	7bfb      	ldrb	r3, [r7, #15]
 8002bdc:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002be4:	4b0c      	ldr	r3, [pc, #48]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	7818      	ldrb	r0, [r3, #0]
 8002bea:	4b0b      	ldr	r3, [pc, #44]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	7d19      	ldrb	r1, [r3, #20]
 8002bf0:	f107 030f 	add.w	r3, r7, #15
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	f002 fe4a 	bl	800588e <MPU_Write_Len>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d002      	beq.n	8002c06 <mpu_set_bypass+0x176>
            return -1;
 8002c00:	f04f 33ff 	mov.w	r3, #4294967295
 8002c04:	e003      	b.n	8002c0e <mpu_set_bypass+0x17e>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 8002c06:	4a04      	ldr	r2, [pc, #16]	@ (8002c18 <mpu_set_bypass+0x188>)
 8002c08:	79fb      	ldrb	r3, [r7, #7]
 8002c0a:	7493      	strb	r3, [r2, #18]
    return 0;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	20000000 	.word	0x20000000

08002c1c <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 8002c26:	4b1e      	ldr	r3, [pc, #120]	@ (8002ca0 <mpu_set_int_latched+0x84>)
 8002c28:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002c2c:	79fa      	ldrb	r2, [r7, #7]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d101      	bne.n	8002c36 <mpu_set_int_latched+0x1a>
        return 0;
 8002c32:	2300      	movs	r3, #0
 8002c34:	e030      	b.n	8002c98 <mpu_set_int_latched+0x7c>

    if (enable)
 8002c36:	79fb      	ldrb	r3, [r7, #7]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d002      	beq.n	8002c42 <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002c3c:	2330      	movs	r3, #48	@ 0x30
 8002c3e:	73fb      	strb	r3, [r7, #15]
 8002c40:	e001      	b.n	8002c46 <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 8002c42:	2300      	movs	r3, #0
 8002c44:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 8002c46:	4b16      	ldr	r3, [pc, #88]	@ (8002ca0 <mpu_set_int_latched+0x84>)
 8002c48:	7c9b      	ldrb	r3, [r3, #18]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d004      	beq.n	8002c58 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 8002c4e:	7bfb      	ldrb	r3, [r7, #15]
 8002c50:	f043 0302 	orr.w	r3, r3, #2
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 8002c58:	4b11      	ldr	r3, [pc, #68]	@ (8002ca0 <mpu_set_int_latched+0x84>)
 8002c5a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d004      	beq.n	8002c6c <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 8002c62:	7bfb      	ldrb	r3, [r7, #15]
 8002c64:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca0 <mpu_set_int_latched+0x84>)
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	7818      	ldrb	r0, [r3, #0]
 8002c72:	4b0b      	ldr	r3, [pc, #44]	@ (8002ca0 <mpu_set_int_latched+0x84>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	7d19      	ldrb	r1, [r3, #20]
 8002c78:	f107 030f 	add.w	r3, r7, #15
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	f002 fe06 	bl	800588e <MPU_Write_Len>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d002      	beq.n	8002c8e <mpu_set_int_latched+0x72>
        return -1;
 8002c88:	f04f 33ff 	mov.w	r3, #4294967295
 8002c8c:	e004      	b.n	8002c98 <mpu_set_int_latched+0x7c>
    st.chip_cfg.latched_int = enable;
 8002c8e:	4a04      	ldr	r2, [pc, #16]	@ (8002ca0 <mpu_set_int_latched+0x84>)
 8002c90:	79fb      	ldrb	r3, [r7, #7]
 8002c92:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 8002c96:	2300      	movs	r3, #0
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3710      	adds	r7, #16
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	20000000 	.word	0x20000000

08002ca4 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 8002ca4:	b590      	push	{r4, r7, lr}
 8002ca6:	b087      	sub	sp, #28
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 8002cac:	4b40      	ldr	r3, [pc, #256]	@ (8002db0 <get_accel_prod_shift+0x10c>)
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	7818      	ldrb	r0, [r3, #0]
 8002cb2:	f107 0310 	add.w	r3, r7, #16
 8002cb6:	2204      	movs	r2, #4
 8002cb8:	210d      	movs	r1, #13
 8002cba:	f002 fe2a 	bl	8005912 <MPU_Read_Len>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d001      	beq.n	8002cc8 <get_accel_prod_shift+0x24>
        return 0x07;
 8002cc4:	2307      	movs	r3, #7
 8002cc6:	e06f      	b.n	8002da8 <get_accel_prod_shift+0x104>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 8002cc8:	7c3b      	ldrb	r3, [r7, #16]
 8002cca:	10db      	asrs	r3, r3, #3
 8002ccc:	b25b      	sxtb	r3, r3
 8002cce:	f003 031c 	and.w	r3, r3, #28
 8002cd2:	b25a      	sxtb	r2, r3
 8002cd4:	7cfb      	ldrb	r3, [r7, #19]
 8002cd6:	111b      	asrs	r3, r3, #4
 8002cd8:	b25b      	sxtb	r3, r3
 8002cda:	f003 0303 	and.w	r3, r3, #3
 8002cde:	b25b      	sxtb	r3, r3
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	b25b      	sxtb	r3, r3
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 8002ce8:	7c7b      	ldrb	r3, [r7, #17]
 8002cea:	10db      	asrs	r3, r3, #3
 8002cec:	b25b      	sxtb	r3, r3
 8002cee:	f003 031c 	and.w	r3, r3, #28
 8002cf2:	b25a      	sxtb	r2, r3
 8002cf4:	7cfb      	ldrb	r3, [r7, #19]
 8002cf6:	109b      	asrs	r3, r3, #2
 8002cf8:	b25b      	sxtb	r3, r3
 8002cfa:	f003 0303 	and.w	r3, r3, #3
 8002cfe:	b25b      	sxtb	r3, r3
 8002d00:	4313      	orrs	r3, r2
 8002d02:	b25b      	sxtb	r3, r3
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 8002d08:	7cbb      	ldrb	r3, [r7, #18]
 8002d0a:	10db      	asrs	r3, r3, #3
 8002d0c:	b25b      	sxtb	r3, r3
 8002d0e:	f003 031c 	and.w	r3, r3, #28
 8002d12:	b25a      	sxtb	r2, r3
 8002d14:	7cfb      	ldrb	r3, [r7, #19]
 8002d16:	b25b      	sxtb	r3, r3
 8002d18:	f003 0303 	and.w	r3, r3, #3
 8002d1c:	b25b      	sxtb	r3, r3
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	b25b      	sxtb	r3, r3
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 8002d26:	2300      	movs	r3, #0
 8002d28:	75fb      	strb	r3, [r7, #23]
 8002d2a:	e039      	b.n	8002da0 <get_accel_prod_shift+0xfc>
        if (!shift_code[ii]) {
 8002d2c:	7dfb      	ldrb	r3, [r7, #23]
 8002d2e:	3318      	adds	r3, #24
 8002d30:	443b      	add	r3, r7
 8002d32:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d107      	bne.n	8002d4a <get_accel_prod_shift+0xa6>
            st_shift[ii] = 0.f;
 8002d3a:	7dfb      	ldrb	r3, [r7, #23]
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	4413      	add	r3, r2
 8002d42:	f04f 0200 	mov.w	r2, #0
 8002d46:	601a      	str	r2, [r3, #0]
            continue;
 8002d48:	e027      	b.n	8002d9a <get_accel_prod_shift+0xf6>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 8002d4a:	7dfb      	ldrb	r3, [r7, #23]
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	4413      	add	r3, r2
 8002d52:	4a18      	ldr	r2, [pc, #96]	@ (8002db4 <get_accel_prod_shift+0x110>)
 8002d54:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 8002d56:	e00d      	b.n	8002d74 <get_accel_prod_shift+0xd0>
            st_shift[ii] *= 1.034f;
 8002d58:	7dfb      	ldrb	r3, [r7, #23]
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	4413      	add	r3, r2
 8002d60:	6818      	ldr	r0, [r3, #0]
 8002d62:	7dfb      	ldrb	r3, [r7, #23]
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	18d4      	adds	r4, r2, r3
 8002d6a:	4913      	ldr	r1, [pc, #76]	@ (8002db8 <get_accel_prod_shift+0x114>)
 8002d6c:	f7fd ffe2 	bl	8000d34 <__aeabi_fmul>
 8002d70:	4603      	mov	r3, r0
 8002d72:	6023      	str	r3, [r4, #0]
        while (--shift_code[ii])
 8002d74:	7dfb      	ldrb	r3, [r7, #23]
 8002d76:	f103 0218 	add.w	r2, r3, #24
 8002d7a:	443a      	add	r2, r7
 8002d7c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8002d80:	3a01      	subs	r2, #1
 8002d82:	b2d1      	uxtb	r1, r2
 8002d84:	f103 0218 	add.w	r2, r3, #24
 8002d88:	443a      	add	r2, r7
 8002d8a:	f802 1c0c 	strb.w	r1, [r2, #-12]
 8002d8e:	3318      	adds	r3, #24
 8002d90:	443b      	add	r3, r7
 8002d92:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d1de      	bne.n	8002d58 <get_accel_prod_shift+0xb4>
    for (ii = 0; ii < 3; ii++) {
 8002d9a:	7dfb      	ldrb	r3, [r7, #23]
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	75fb      	strb	r3, [r7, #23]
 8002da0:	7dfb      	ldrb	r3, [r7, #23]
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	d9c2      	bls.n	8002d2c <get_accel_prod_shift+0x88>
    }
    return 0;
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	371c      	adds	r7, #28
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd90      	pop	{r4, r7, pc}
 8002db0:	20000000 	.word	0x20000000
 8002db4:	3eae147b 	.word	0x3eae147b
 8002db8:	3f845a1d 	.word	0x3f845a1d

08002dbc <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b08a      	sub	sp, #40	@ 0x28
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 8002dca:	f107 030c 	add.w	r3, r7, #12
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7ff ff68 	bl	8002ca4 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dd8:	e065      	b.n	8002ea6 <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8002dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	4413      	add	r3, r2
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	6839      	ldr	r1, [r7, #0]
 8002dea:	440b      	add	r3, r1
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	bfb8      	it	lt
 8002df4:	425b      	neglt	r3, r3
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7fd ff48 	bl	8000c8c <__aeabi_i2f>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7fe f84a 	bl	8000e9c <__aeabi_fdiv>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	61fb      	str	r3, [r7, #28]
        if (st_shift[jj]) {
 8002e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	3328      	adds	r3, #40	@ 0x28
 8002e12:	443b      	add	r3, r7
 8002e14:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8002e18:	f04f 0100 	mov.w	r1, #0
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7fe f91d 	bl	800105c <__aeabi_fcmpeq>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d124      	bne.n	8002e72 <accel_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 8002e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	3328      	adds	r3, #40	@ 0x28
 8002e2e:	443b      	add	r3, r7
 8002e30:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8002e34:	4619      	mov	r1, r3
 8002e36:	69f8      	ldr	r0, [r7, #28]
 8002e38:	f7fe f830 	bl	8000e9c <__aeabi_fdiv>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7fd fe6c 	bl	8000b20 <__aeabi_fsub>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	61bb      	str	r3, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e52:	4a19      	ldr	r2, [pc, #100]	@ (8002eb8 <accel_self_test+0xfc>)
 8002e54:	4611      	mov	r1, r2
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7fe f928 	bl	80010ac <__aeabi_fcmpgt>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d01e      	beq.n	8002ea0 <accel_self_test+0xe4>
                result |= 1 << jj;
 8002e62:	2201      	movs	r2, #1
 8002e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e66:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6a:	6a3a      	ldr	r2, [r7, #32]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	623b      	str	r3, [r7, #32]
 8002e70:	e016      	b.n	8002ea0 <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 8002e72:	4b12      	ldr	r3, [pc, #72]	@ (8002ebc <accel_self_test+0x100>)
 8002e74:	4619      	mov	r1, r3
 8002e76:	69f8      	ldr	r0, [r7, #28]
 8002e78:	f7fe f8fa 	bl	8001070 <__aeabi_fcmplt>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d107      	bne.n	8002e92 <accel_self_test+0xd6>
                   (st_shift_cust > test.max_g))
 8002e82:	4b0f      	ldr	r3, [pc, #60]	@ (8002ec0 <accel_self_test+0x104>)
        } else if ((st_shift_cust < test.min_g) ||
 8002e84:	4619      	mov	r1, r3
 8002e86:	69f8      	ldr	r0, [r7, #28]
 8002e88:	f7fe f910 	bl	80010ac <__aeabi_fcmpgt>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d006      	beq.n	8002ea0 <accel_self_test+0xe4>
            result |= 1 << jj;
 8002e92:	2201      	movs	r2, #1
 8002e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e96:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9a:	6a3a      	ldr	r2, [r7, #32]
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 8002ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	dd96      	ble.n	8002dda <accel_self_test+0x1e>
    }

    return result;
 8002eac:	6a3b      	ldr	r3, [r7, #32]
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3728      	adds	r7, #40	@ 0x28
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	3e0f5c29 	.word	0x3e0f5c29
 8002ebc:	3e99999a 	.word	0x3e99999a
 8002ec0:	3f733333 	.word	0x3f733333

08002ec4 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b088      	sub	sp, #32
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 8002ed2:	4b54      	ldr	r3, [pc, #336]	@ (8003024 <gyro_self_test+0x160>)
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	7818      	ldrb	r0, [r3, #0]
 8002ed8:	f107 0308 	add.w	r3, r7, #8
 8002edc:	2203      	movs	r2, #3
 8002ede:	210d      	movs	r1, #13
 8002ee0:	f002 fd17 	bl	8005912 <MPU_Read_Len>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <gyro_self_test+0x2a>
        return 0x07;
 8002eea:	2307      	movs	r3, #7
 8002eec:	e095      	b.n	800301a <gyro_self_test+0x156>

    tmp[0] &= 0x1F;
 8002eee:	7a3b      	ldrb	r3, [r7, #8]
 8002ef0:	f003 031f 	and.w	r3, r3, #31
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 8002ef8:	7a7b      	ldrb	r3, [r7, #9]
 8002efa:	f003 031f 	and.w	r3, r3, #31
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 8002f02:	7abb      	ldrb	r3, [r7, #10]
 8002f04:	f003 031f 	and.w	r3, r3, #31
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	61fb      	str	r3, [r7, #28]
 8002f10:	e07e      	b.n	8003010 <gyro_self_test+0x14c>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	4413      	add	r3, r2
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	009b      	lsls	r3, r3, #2
 8002f20:	6839      	ldr	r1, [r7, #0]
 8002f22:	440b      	add	r3, r1
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	bfb8      	it	lt
 8002f2c:	425b      	neglt	r3, r3
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f7fd feac 	bl	8000c8c <__aeabi_i2f>
 8002f34:	4603      	mov	r3, r0
 8002f36:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7fd ffae 	bl	8000e9c <__aeabi_fdiv>
 8002f40:	4603      	mov	r3, r0
 8002f42:	613b      	str	r3, [r7, #16]
        if (tmp[jj]) {
 8002f44:	f107 0208 	add.w	r2, r7, #8
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d044      	beq.n	8002fdc <gyro_self_test+0x118>
            st_shift = 3275.f / test.gyro_sens;
 8002f52:	2383      	movs	r3, #131	@ 0x83
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7fd fe95 	bl	8000c84 <__aeabi_ui2f>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	4832      	ldr	r0, [pc, #200]	@ (8003028 <gyro_self_test+0x164>)
 8002f60:	f7fd ff9c 	bl	8000e9c <__aeabi_fdiv>
 8002f64:	4603      	mov	r3, r0
 8002f66:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8002f68:	e005      	b.n	8002f76 <gyro_self_test+0xb2>
                st_shift *= 1.046f;
 8002f6a:	4930      	ldr	r1, [pc, #192]	@ (800302c <gyro_self_test+0x168>)
 8002f6c:	6978      	ldr	r0, [r7, #20]
 8002f6e:	f7fd fee1 	bl	8000d34 <__aeabi_fmul>
 8002f72:	4603      	mov	r3, r0
 8002f74:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8002f76:	f107 0208 	add.w	r2, r7, #8
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	4413      	add	r3, r2
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	3b01      	subs	r3, #1
 8002f82:	b2d9      	uxtb	r1, r3
 8002f84:	f107 0208 	add.w	r2, r7, #8
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	4413      	add	r3, r2
 8002f8c:	460a      	mov	r2, r1
 8002f8e:	701a      	strb	r2, [r3, #0]
 8002f90:	f107 0208 	add.w	r2, r7, #8
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	4413      	add	r3, r2
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1e5      	bne.n	8002f6a <gyro_self_test+0xa6>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 8002f9e:	6979      	ldr	r1, [r7, #20]
 8002fa0:	6938      	ldr	r0, [r7, #16]
 8002fa2:	f7fd ff7b 	bl	8000e9c <__aeabi_fdiv>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7fd fdb7 	bl	8000b20 <__aeabi_fsub>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	60fb      	str	r3, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002fbc:	4a1c      	ldr	r2, [pc, #112]	@ (8003030 <gyro_self_test+0x16c>)
 8002fbe:	4611      	mov	r1, r2
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7fe f873 	bl	80010ac <__aeabi_fcmpgt>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d01e      	beq.n	800300a <gyro_self_test+0x146>
                result |= 1 << jj;
 8002fcc:	2201      	movs	r2, #1
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	61bb      	str	r3, [r7, #24]
 8002fda:	e016      	b.n	800300a <gyro_self_test+0x146>
        } else if ((st_shift_cust < test.min_dps) ||
 8002fdc:	4b15      	ldr	r3, [pc, #84]	@ (8003034 <gyro_self_test+0x170>)
 8002fde:	4619      	mov	r1, r3
 8002fe0:	6938      	ldr	r0, [r7, #16]
 8002fe2:	f7fe f845 	bl	8001070 <__aeabi_fcmplt>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d107      	bne.n	8002ffc <gyro_self_test+0x138>
                   (st_shift_cust > test.max_dps))
 8002fec:	4b12      	ldr	r3, [pc, #72]	@ (8003038 <gyro_self_test+0x174>)
        } else if ((st_shift_cust < test.min_dps) ||
 8002fee:	4619      	mov	r1, r3
 8002ff0:	6938      	ldr	r0, [r7, #16]
 8002ff2:	f7fe f85b 	bl	80010ac <__aeabi_fcmpgt>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d006      	beq.n	800300a <gyro_self_test+0x146>
            result |= 1 << jj;
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	fa02 f303 	lsl.w	r3, r2, r3
 8003004:	69ba      	ldr	r2, [r7, #24]
 8003006:	4313      	orrs	r3, r2
 8003008:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	3301      	adds	r3, #1
 800300e:	61fb      	str	r3, [r7, #28]
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	2b02      	cmp	r3, #2
 8003014:	f77f af7d 	ble.w	8002f12 <gyro_self_test+0x4e>
    }
    return result;
 8003018:	69bb      	ldr	r3, [r7, #24]
}
 800301a:	4618      	mov	r0, r3
 800301c:	3720      	adds	r7, #32
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	20000000 	.word	0x20000000
 8003028:	454cb000 	.word	0x454cb000
 800302c:	3f85e354 	.word	0x3f85e354
 8003030:	3e0f5c29 	.word	0x3e0f5c29
 8003034:	41200000 	.word	0x41200000
 8003038:	42d20000 	.word	0x42d20000

0800303c <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 800303c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003040:	b0b8      	sub	sp, #224	@ 0xe0
 8003042:	af00      	add	r7, sp, #0
 8003044:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 8003048:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 800304c:	4613      	mov	r3, r2
 800304e:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 8003052:	2301      	movs	r3, #1
 8003054:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 8003058:	2300      	movs	r3, #0
 800305a:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 800305e:	4ba5      	ldr	r3, [pc, #660]	@ (80032f4 <get_st_biases+0x2b8>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	7818      	ldrb	r0, [r3, #0]
 8003064:	4ba3      	ldr	r3, [pc, #652]	@ (80032f4 <get_st_biases+0x2b8>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	7c99      	ldrb	r1, [r3, #18]
 800306a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800306e:	2202      	movs	r2, #2
 8003070:	f002 fc0d 	bl	800588e <MPU_Write_Len>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d002      	beq.n	8003080 <get_st_biases+0x44>
        return -1;
 800307a:	f04f 33ff 	mov.w	r3, #4294967295
 800307e:	e351      	b.n	8003724 <get_st_biases+0x6e8>
    delay_ms(200);
 8003080:	20c8      	movs	r0, #200	@ 0xc8
 8003082:	f003 fe39 	bl	8006cf8 <HAL_Delay>
    data[0] = 0;
 8003086:	2300      	movs	r3, #0
 8003088:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 800308c:	4b99      	ldr	r3, [pc, #612]	@ (80032f4 <get_st_biases+0x2b8>)
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	7818      	ldrb	r0, [r3, #0]
 8003092:	4b98      	ldr	r3, [pc, #608]	@ (80032f4 <get_st_biases+0x2b8>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	7bd9      	ldrb	r1, [r3, #15]
 8003098:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800309c:	2201      	movs	r2, #1
 800309e:	f002 fbf6 	bl	800588e <MPU_Write_Len>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d002      	beq.n	80030ae <get_st_biases+0x72>
        return -1;
 80030a8:	f04f 33ff 	mov.w	r3, #4294967295
 80030ac:	e33a      	b.n	8003724 <get_st_biases+0x6e8>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 80030ae:	4b91      	ldr	r3, [pc, #580]	@ (80032f4 <get_st_biases+0x2b8>)
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	7818      	ldrb	r0, [r3, #0]
 80030b4:	4b8f      	ldr	r3, [pc, #572]	@ (80032f4 <get_st_biases+0x2b8>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	7959      	ldrb	r1, [r3, #5]
 80030ba:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80030be:	2201      	movs	r2, #1
 80030c0:	f002 fbe5 	bl	800588e <MPU_Write_Len>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d002      	beq.n	80030d0 <get_st_biases+0x94>
        return -1;
 80030ca:	f04f 33ff 	mov.w	r3, #4294967295
 80030ce:	e329      	b.n	8003724 <get_st_biases+0x6e8>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80030d0:	4b88      	ldr	r3, [pc, #544]	@ (80032f4 <get_st_biases+0x2b8>)
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	7818      	ldrb	r0, [r3, #0]
 80030d6:	4b87      	ldr	r3, [pc, #540]	@ (80032f4 <get_st_biases+0x2b8>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	7c99      	ldrb	r1, [r3, #18]
 80030dc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80030e0:	2201      	movs	r2, #1
 80030e2:	f002 fbd4 	bl	800588e <MPU_Write_Len>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d002      	beq.n	80030f2 <get_st_biases+0xb6>
        return -1;
 80030ec:	f04f 33ff 	mov.w	r3, #4294967295
 80030f0:	e318      	b.n	8003724 <get_st_biases+0x6e8>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 80030f2:	4b80      	ldr	r3, [pc, #512]	@ (80032f4 <get_st_biases+0x2b8>)
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	7818      	ldrb	r0, [r3, #0]
 80030f8:	4b7e      	ldr	r3, [pc, #504]	@ (80032f4 <get_st_biases+0x2b8>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	7dd9      	ldrb	r1, [r3, #23]
 80030fe:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003102:	2201      	movs	r2, #1
 8003104:	f002 fbc3 	bl	800588e <MPU_Write_Len>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d002      	beq.n	8003114 <get_st_biases+0xd8>
        return -1;
 800310e:	f04f 33ff 	mov.w	r3, #4294967295
 8003112:	e307      	b.n	8003724 <get_st_biases+0x6e8>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8003114:	4b77      	ldr	r3, [pc, #476]	@ (80032f4 <get_st_biases+0x2b8>)
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	7818      	ldrb	r0, [r3, #0]
 800311a:	4b76      	ldr	r3, [pc, #472]	@ (80032f4 <get_st_biases+0x2b8>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	7919      	ldrb	r1, [r3, #4]
 8003120:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003124:	2201      	movs	r2, #1
 8003126:	f002 fbb2 	bl	800588e <MPU_Write_Len>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d002      	beq.n	8003136 <get_st_biases+0xfa>
        return -1;
 8003130:	f04f 33ff 	mov.w	r3, #4294967295
 8003134:	e2f6      	b.n	8003724 <get_st_biases+0x6e8>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8003136:	230c      	movs	r3, #12
 8003138:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 800313c:	4b6d      	ldr	r3, [pc, #436]	@ (80032f4 <get_st_biases+0x2b8>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	7818      	ldrb	r0, [r3, #0]
 8003142:	4b6c      	ldr	r3, [pc, #432]	@ (80032f4 <get_st_biases+0x2b8>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	7919      	ldrb	r1, [r3, #4]
 8003148:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800314c:	2201      	movs	r2, #1
 800314e:	f002 fb9e 	bl	800588e <MPU_Write_Len>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d002      	beq.n	800315e <get_st_biases+0x122>
        return -1;
 8003158:	f04f 33ff 	mov.w	r3, #4294967295
 800315c:	e2e2      	b.n	8003724 <get_st_biases+0x6e8>
    delay_ms(15);
 800315e:	200f      	movs	r0, #15
 8003160:	f003 fdca 	bl	8006cf8 <HAL_Delay>
    data[0] = st.test->reg_lpf;
 8003164:	4b63      	ldr	r3, [pc, #396]	@ (80032f4 <get_st_biases+0x2b8>)
 8003166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003168:	7a5b      	ldrb	r3, [r3, #9]
 800316a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 800316e:	4b61      	ldr	r3, [pc, #388]	@ (80032f4 <get_st_biases+0x2b8>)
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	7818      	ldrb	r0, [r3, #0]
 8003174:	4b5f      	ldr	r3, [pc, #380]	@ (80032f4 <get_st_biases+0x2b8>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	7899      	ldrb	r1, [r3, #2]
 800317a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800317e:	2201      	movs	r2, #1
 8003180:	f002 fb85 	bl	800588e <MPU_Write_Len>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d002      	beq.n	8003190 <get_st_biases+0x154>
        return -1;
 800318a:	f04f 33ff 	mov.w	r3, #4294967295
 800318e:	e2c9      	b.n	8003724 <get_st_biases+0x6e8>
    data[0] = st.test->reg_rate_div;
 8003190:	4b58      	ldr	r3, [pc, #352]	@ (80032f4 <get_st_biases+0x2b8>)
 8003192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003194:	7a1b      	ldrb	r3, [r3, #8]
 8003196:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 800319a:	4b56      	ldr	r3, [pc, #344]	@ (80032f4 <get_st_biases+0x2b8>)
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	7818      	ldrb	r0, [r3, #0]
 80031a0:	4b54      	ldr	r3, [pc, #336]	@ (80032f4 <get_st_biases+0x2b8>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	7859      	ldrb	r1, [r3, #1]
 80031a6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80031aa:	2201      	movs	r2, #1
 80031ac:	f002 fb6f 	bl	800588e <MPU_Write_Len>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d002      	beq.n	80031bc <get_st_biases+0x180>
        return -1;
 80031b6:	f04f 33ff 	mov.w	r3, #4294967295
 80031ba:	e2b3      	b.n	8003724 <get_st_biases+0x6e8>
    if (hw_test)
 80031bc:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d008      	beq.n	80031d6 <get_st_biases+0x19a>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 80031c4:	4b4b      	ldr	r3, [pc, #300]	@ (80032f4 <get_st_biases+0x2b8>)
 80031c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c8:	7a9b      	ldrb	r3, [r3, #10]
 80031ca:	f063 031f 	orn	r3, r3, #31
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 80031d4:	e004      	b.n	80031e0 <get_st_biases+0x1a4>
    else
        data[0] = st.test->reg_gyro_fsr;
 80031d6:	4b47      	ldr	r3, [pc, #284]	@ (80032f4 <get_st_biases+0x2b8>)
 80031d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031da:	7a9b      	ldrb	r3, [r3, #10]
 80031dc:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 80031e0:	4b44      	ldr	r3, [pc, #272]	@ (80032f4 <get_st_biases+0x2b8>)
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	7818      	ldrb	r0, [r3, #0]
 80031e6:	4b43      	ldr	r3, [pc, #268]	@ (80032f4 <get_st_biases+0x2b8>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	7999      	ldrb	r1, [r3, #6]
 80031ec:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80031f0:	2201      	movs	r2, #1
 80031f2:	f002 fb4c 	bl	800588e <MPU_Write_Len>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d002      	beq.n	8003202 <get_st_biases+0x1c6>
        return -1;
 80031fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003200:	e290      	b.n	8003724 <get_st_biases+0x6e8>

    if (hw_test)
 8003202:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8003206:	2b00      	cmp	r3, #0
 8003208:	d008      	beq.n	800321c <get_st_biases+0x1e0>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 800320a:	4b3a      	ldr	r3, [pc, #232]	@ (80032f4 <get_st_biases+0x2b8>)
 800320c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800320e:	7adb      	ldrb	r3, [r3, #11]
 8003210:	f063 031f 	orn	r3, r3, #31
 8003214:	b2db      	uxtb	r3, r3
 8003216:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 800321a:	e002      	b.n	8003222 <get_st_biases+0x1e6>
    else
        data[0] = test.reg_accel_fsr;
 800321c:	2318      	movs	r3, #24
 800321e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 8003222:	4b34      	ldr	r3, [pc, #208]	@ (80032f4 <get_st_biases+0x2b8>)
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	7818      	ldrb	r0, [r3, #0]
 8003228:	4b32      	ldr	r3, [pc, #200]	@ (80032f4 <get_st_biases+0x2b8>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	79d9      	ldrb	r1, [r3, #7]
 800322e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003232:	2201      	movs	r2, #1
 8003234:	f002 fb2b 	bl	800588e <MPU_Write_Len>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d002      	beq.n	8003244 <get_st_biases+0x208>
        return -1;
 800323e:	f04f 33ff 	mov.w	r3, #4294967295
 8003242:	e26f      	b.n	8003724 <get_st_biases+0x6e8>
    if (hw_test)
 8003244:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8003248:	2b00      	cmp	r3, #0
 800324a:	d002      	beq.n	8003252 <get_st_biases+0x216>
        delay_ms(200);
 800324c:	20c8      	movs	r0, #200	@ 0xc8
 800324e:	f003 fd53 	bl	8006cf8 <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8003252:	2340      	movs	r3, #64	@ 0x40
 8003254:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8003258:	4b26      	ldr	r3, [pc, #152]	@ (80032f4 <get_st_biases+0x2b8>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	7818      	ldrb	r0, [r3, #0]
 800325e:	4b25      	ldr	r3, [pc, #148]	@ (80032f4 <get_st_biases+0x2b8>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	7919      	ldrb	r1, [r3, #4]
 8003264:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003268:	2201      	movs	r2, #1
 800326a:	f002 fb10 	bl	800588e <MPU_Write_Len>
 800326e:	4603      	mov	r3, r0
 8003270:	2b00      	cmp	r3, #0
 8003272:	d002      	beq.n	800327a <get_st_biases+0x23e>
        return -1;
 8003274:	f04f 33ff 	mov.w	r3, #4294967295
 8003278:	e254      	b.n	8003724 <get_st_biases+0x6e8>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 800327a:	2378      	movs	r3, #120	@ 0x78
 800327c:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8003280:	4b1c      	ldr	r3, [pc, #112]	@ (80032f4 <get_st_biases+0x2b8>)
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	7818      	ldrb	r0, [r3, #0]
 8003286:	4b1b      	ldr	r3, [pc, #108]	@ (80032f4 <get_st_biases+0x2b8>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	7959      	ldrb	r1, [r3, #5]
 800328c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003290:	2201      	movs	r2, #1
 8003292:	f002 fafc 	bl	800588e <MPU_Write_Len>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d002      	beq.n	80032a2 <get_st_biases+0x266>
        return -1;
 800329c:	f04f 33ff 	mov.w	r3, #4294967295
 80032a0:	e240      	b.n	8003724 <get_st_biases+0x6e8>
    delay_ms(test.wait_ms);
 80032a2:	2332      	movs	r3, #50	@ 0x32
 80032a4:	4618      	mov	r0, r3
 80032a6:	f003 fd27 	bl	8006cf8 <HAL_Delay>
    data[0] = 0;
 80032aa:	2300      	movs	r3, #0
 80032ac:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 80032b0:	4b10      	ldr	r3, [pc, #64]	@ (80032f4 <get_st_biases+0x2b8>)
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	7818      	ldrb	r0, [r3, #0]
 80032b6:	4b0f      	ldr	r3, [pc, #60]	@ (80032f4 <get_st_biases+0x2b8>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	7959      	ldrb	r1, [r3, #5]
 80032bc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80032c0:	2201      	movs	r2, #1
 80032c2:	f002 fae4 	bl	800588e <MPU_Write_Len>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d002      	beq.n	80032d2 <get_st_biases+0x296>
        return -1;
 80032cc:	f04f 33ff 	mov.w	r3, #4294967295
 80032d0:	e228      	b.n	8003724 <get_st_biases+0x6e8>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 80032d2:	4b08      	ldr	r3, [pc, #32]	@ (80032f4 <get_st_biases+0x2b8>)
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	7818      	ldrb	r0, [r3, #0]
 80032d8:	4b06      	ldr	r3, [pc, #24]	@ (80032f4 <get_st_biases+0x2b8>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	7a99      	ldrb	r1, [r3, #10]
 80032de:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80032e2:	2202      	movs	r2, #2
 80032e4:	f002 fb15 	bl	8005912 <MPU_Read_Len>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d004      	beq.n	80032f8 <get_st_biases+0x2bc>
        return -1;
 80032ee:	f04f 33ff 	mov.w	r3, #4294967295
 80032f2:	e217      	b.n	8003724 <get_st_biases+0x6e8>
 80032f4:	20000000 	.word	0x20000000

    fifo_count = (data[0] << 8) | data[1];
 80032f8:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 80032fc:	b21b      	sxth	r3, r3
 80032fe:	021b      	lsls	r3, r3, #8
 8003300:	b21a      	sxth	r2, r3
 8003302:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8003306:	b21b      	sxth	r3, r3
 8003308:	4313      	orrs	r3, r2
 800330a:	b21b      	sxth	r3, r3
 800330c:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8003310:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 8003314:	4b1c      	ldr	r3, [pc, #112]	@ (8003388 <get_st_biases+0x34c>)
 8003316:	fba3 2302 	umull	r2, r3, r3, r2
 800331a:	08db      	lsrs	r3, r3, #3
 800331c:	b29b      	uxth	r3, r3
 800331e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 8003322:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003326:	f103 0108 	add.w	r1, r3, #8
 800332a:	2300      	movs	r3, #0
 800332c:	600b      	str	r3, [r1, #0]
 800332e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003332:	1d1a      	adds	r2, r3, #4
 8003334:	680b      	ldr	r3, [r1, #0]
 8003336:	6013      	str	r3, [r2, #0]
 8003338:	6812      	ldr	r2, [r2, #0]
 800333a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800333e:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8003340:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003344:	f103 0108 	add.w	r1, r3, #8
 8003348:	2300      	movs	r3, #0
 800334a:	600b      	str	r3, [r1, #0]
 800334c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003350:	1d1a      	adds	r2, r3, #4
 8003352:	680b      	ldr	r3, [r1, #0]
 8003354:	6013      	str	r3, [r2, #0]
 8003356:	6812      	ldr	r2, [r2, #0]
 8003358:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800335c:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 800335e:	2300      	movs	r3, #0
 8003360:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8003364:	e0a5      	b.n	80034b2 <get_st_biases+0x476>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8003366:	4b09      	ldr	r3, [pc, #36]	@ (800338c <get_st_biases+0x350>)
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	7818      	ldrb	r0, [r3, #0]
 800336c:	4b07      	ldr	r3, [pc, #28]	@ (800338c <get_st_biases+0x350>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	7ad9      	ldrb	r1, [r3, #11]
 8003372:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003376:	220c      	movs	r2, #12
 8003378:	f002 facb 	bl	8005912 <MPU_Read_Len>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d006      	beq.n	8003390 <get_st_biases+0x354>
            return -1;
 8003382:	f04f 33ff 	mov.w	r3, #4294967295
 8003386:	e1cd      	b.n	8003724 <get_st_biases+0x6e8>
 8003388:	aaaaaaab 	.word	0xaaaaaaab
 800338c:	20000000 	.word	0x20000000
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8003390:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8003394:	b21b      	sxth	r3, r3
 8003396:	021b      	lsls	r3, r3, #8
 8003398:	b21a      	sxth	r2, r3
 800339a:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 800339e:	b21b      	sxth	r3, r3
 80033a0:	4313      	orrs	r3, r2
 80033a2:	b21b      	sxth	r3, r3
 80033a4:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 80033a8:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 80033ac:	b21b      	sxth	r3, r3
 80033ae:	021b      	lsls	r3, r3, #8
 80033b0:	b21a      	sxth	r2, r3
 80033b2:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 80033b6:	b21b      	sxth	r3, r3
 80033b8:	4313      	orrs	r3, r2
 80033ba:	b21b      	sxth	r3, r3
 80033bc:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 80033c0:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 80033c4:	b21b      	sxth	r3, r3
 80033c6:	021b      	lsls	r3, r3, #8
 80033c8:	b21a      	sxth	r2, r3
 80033ca:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 80033ce:	b21b      	sxth	r3, r3
 80033d0:	4313      	orrs	r3, r2
 80033d2:	b21b      	sxth	r3, r3
 80033d4:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 80033d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 80033e2:	441a      	add	r2, r3
 80033e4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033e8:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 80033ea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033ee:	3304      	adds	r3, #4
 80033f0:	6819      	ldr	r1, [r3, #0]
 80033f2:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 80033f6:	4618      	mov	r0, r3
 80033f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033fc:	1d1a      	adds	r2, r3, #4
 80033fe:	180b      	adds	r3, r1, r0
 8003400:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8003402:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003406:	3308      	adds	r3, #8
 8003408:	6819      	ldr	r1, [r3, #0]
 800340a:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 800340e:	4618      	mov	r0, r3
 8003410:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003414:	f103 0208 	add.w	r2, r3, #8
 8003418:	180b      	adds	r3, r1, r0
 800341a:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 800341c:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8003420:	b21b      	sxth	r3, r3
 8003422:	021b      	lsls	r3, r3, #8
 8003424:	b21a      	sxth	r2, r3
 8003426:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800342a:	b21b      	sxth	r3, r3
 800342c:	4313      	orrs	r3, r2
 800342e:	b21b      	sxth	r3, r3
 8003430:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8003434:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8003438:	b21b      	sxth	r3, r3
 800343a:	021b      	lsls	r3, r3, #8
 800343c:	b21a      	sxth	r2, r3
 800343e:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 8003442:	b21b      	sxth	r3, r3
 8003444:	4313      	orrs	r3, r2
 8003446:	b21b      	sxth	r3, r3
 8003448:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 800344c:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 8003450:	b21b      	sxth	r3, r3
 8003452:	021b      	lsls	r3, r3, #8
 8003454:	b21a      	sxth	r2, r3
 8003456:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 800345a:	b21b      	sxth	r3, r3
 800345c:	4313      	orrs	r3, r2
 800345e:	b21b      	sxth	r3, r3
 8003460:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 8003464:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 800346e:	441a      	add	r2, r3
 8003470:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003474:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8003476:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800347a:	3304      	adds	r3, #4
 800347c:	6819      	ldr	r1, [r3, #0]
 800347e:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 8003482:	4618      	mov	r0, r3
 8003484:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003488:	1d1a      	adds	r2, r3, #4
 800348a:	180b      	adds	r3, r1, r0
 800348c:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 800348e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003492:	3308      	adds	r3, #8
 8003494:	6819      	ldr	r1, [r3, #0]
 8003496:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 800349a:	4618      	mov	r0, r3
 800349c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80034a0:	f103 0208 	add.w	r2, r3, #8
 80034a4:	180b      	adds	r3, r1, r0
 80034a6:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 80034a8:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 80034ac:	3301      	adds	r3, #1
 80034ae:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 80034b2:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 80034b6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80034ba:	429a      	cmp	r2, r3
 80034bc:	f4ff af53 	bcc.w	8003366 <get_st_biases+0x32a>
                          packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 80034c0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	17da      	asrs	r2, r3, #31
 80034c8:	461c      	mov	r4, r3
 80034ca:	4615      	mov	r5, r2
 80034cc:	1423      	asrs	r3, r4, #16
 80034ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80034d2:	0423      	lsls	r3, r4, #16
 80034d4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80034d8:	2283      	movs	r2, #131	@ 0x83
 80034da:	2300      	movs	r3, #0
 80034dc:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 80034e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80034e4:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80034e8:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80034ec:	f7fd fe2e 	bl	800114c <__aeabi_ldivmod>
 80034f0:	4602      	mov	r2, r0
 80034f2:	460b      	mov	r3, r1
 80034f4:	4610      	mov	r0, r2
 80034f6:	4619      	mov	r1, r3
 80034f8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80034fc:	2200      	movs	r2, #0
 80034fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003502:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003506:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800350a:	f7fd fe1f 	bl	800114c <__aeabi_ldivmod>
 800350e:	4602      	mov	r2, r0
 8003510:	460b      	mov	r3, r1
 8003512:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003516:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8003518:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800351c:	3304      	adds	r3, #4
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	17da      	asrs	r2, r3, #31
 8003522:	4698      	mov	r8, r3
 8003524:	4691      	mov	r9, r2
 8003526:	ea4f 4328 	mov.w	r3, r8, asr #16
 800352a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800352e:	ea4f 4308 	mov.w	r3, r8, lsl #16
 8003532:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003536:	2283      	movs	r2, #131	@ 0x83
 8003538:	2300      	movs	r3, #0
 800353a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800353e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003542:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8003546:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 800354a:	f7fd fdff 	bl	800114c <__aeabi_ldivmod>
 800354e:	4602      	mov	r2, r0
 8003550:	460b      	mov	r3, r1
 8003552:	4610      	mov	r0, r2
 8003554:	4619      	mov	r1, r3
 8003556:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800355a:	2200      	movs	r2, #0
 800355c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800355e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003560:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8003564:	f7fd fdf2 	bl	800114c <__aeabi_ldivmod>
 8003568:	4602      	mov	r2, r0
 800356a:	460b      	mov	r3, r1
 800356c:	4610      	mov	r0, r2
 800356e:	4619      	mov	r1, r3
 8003570:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003574:	1d1a      	adds	r2, r3, #4
 8003576:	4603      	mov	r3, r0
 8003578:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 800357a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800357e:	3308      	adds	r3, #8
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	17da      	asrs	r2, r3, #31
 8003584:	469a      	mov	sl, r3
 8003586:	4693      	mov	fp, r2
 8003588:	ea4f 432a 	mov.w	r3, sl, asr #16
 800358c:	677b      	str	r3, [r7, #116]	@ 0x74
 800358e:	ea4f 430a 	mov.w	r3, sl, lsl #16
 8003592:	673b      	str	r3, [r7, #112]	@ 0x70
 8003594:	2283      	movs	r2, #131	@ 0x83
 8003596:	2300      	movs	r3, #0
 8003598:	66ba      	str	r2, [r7, #104]	@ 0x68
 800359a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800359c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80035a0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80035a4:	f7fd fdd2 	bl	800114c <__aeabi_ldivmod>
 80035a8:	4602      	mov	r2, r0
 80035aa:	460b      	mov	r3, r1
 80035ac:	4610      	mov	r0, r2
 80035ae:	4619      	mov	r1, r3
 80035b0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80035b4:	2200      	movs	r2, #0
 80035b6:	663b      	str	r3, [r7, #96]	@ 0x60
 80035b8:	667a      	str	r2, [r7, #100]	@ 0x64
 80035ba:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80035be:	f7fd fdc5 	bl	800114c <__aeabi_ldivmod>
 80035c2:	4602      	mov	r2, r0
 80035c4:	460b      	mov	r3, r1
 80035c6:	4610      	mov	r0, r2
 80035c8:	4619      	mov	r1, r3
 80035ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80035ce:	f103 0208 	add.w	r2, r3, #8
 80035d2:	4603      	mov	r3, r0
 80035d4:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 80035d6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	17da      	asrs	r2, r3, #31
 80035de:	65bb      	str	r3, [r7, #88]	@ 0x58
 80035e0:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80035e2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80035e6:	460b      	mov	r3, r1
 80035e8:	141b      	asrs	r3, r3, #16
 80035ea:	657b      	str	r3, [r7, #84]	@ 0x54
 80035ec:	460b      	mov	r3, r1
 80035ee:	041b      	lsls	r3, r3, #16
 80035f0:	653b      	str	r3, [r7, #80]	@ 0x50
 80035f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80035f6:	2300      	movs	r3, #0
 80035f8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80035fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003600:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8003604:	f7fd fda2 	bl	800114c <__aeabi_ldivmod>
 8003608:	4602      	mov	r2, r0
 800360a:	460b      	mov	r3, r1
 800360c:	4610      	mov	r0, r2
 800360e:	4619      	mov	r1, r3
 8003610:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003614:	2200      	movs	r2, #0
 8003616:	643b      	str	r3, [r7, #64]	@ 0x40
 8003618:	647a      	str	r2, [r7, #68]	@ 0x44
 800361a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800361e:	f7fd fd95 	bl	800114c <__aeabi_ldivmod>
 8003622:	4602      	mov	r2, r0
 8003624:	460b      	mov	r3, r1
 8003626:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800362a:	601a      	str	r2, [r3, #0]
                      packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 800362c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003630:	3304      	adds	r3, #4
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	17da      	asrs	r2, r3, #31
 8003636:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003638:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800363a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800363e:	460b      	mov	r3, r1
 8003640:	141b      	asrs	r3, r3, #16
 8003642:	637b      	str	r3, [r7, #52]	@ 0x34
 8003644:	460b      	mov	r3, r1
 8003646:	041b      	lsls	r3, r3, #16
 8003648:	633b      	str	r3, [r7, #48]	@ 0x30
 800364a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800364e:	2300      	movs	r3, #0
 8003650:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003652:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003654:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003658:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800365c:	f7fd fd76 	bl	800114c <__aeabi_ldivmod>
 8003660:	4602      	mov	r2, r0
 8003662:	460b      	mov	r3, r1
 8003664:	4610      	mov	r0, r2
 8003666:	4619      	mov	r1, r3
 8003668:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800366c:	2200      	movs	r2, #0
 800366e:	623b      	str	r3, [r7, #32]
 8003670:	627a      	str	r2, [r7, #36]	@ 0x24
 8003672:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003676:	f7fd fd69 	bl	800114c <__aeabi_ldivmod>
 800367a:	4602      	mov	r2, r0
 800367c:	460b      	mov	r3, r1
 800367e:	4610      	mov	r0, r2
 8003680:	4619      	mov	r1, r3
 8003682:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003686:	3304      	adds	r3, #4
 8003688:	4602      	mov	r2, r0
 800368a:	601a      	str	r2, [r3, #0]
                      packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 800368c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003690:	3308      	adds	r3, #8
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	17da      	asrs	r2, r3, #31
 8003696:	61bb      	str	r3, [r7, #24]
 8003698:	61fa      	str	r2, [r7, #28]
 800369a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800369e:	460b      	mov	r3, r1
 80036a0:	141b      	asrs	r3, r3, #16
 80036a2:	617b      	str	r3, [r7, #20]
 80036a4:	460b      	mov	r3, r1
 80036a6:	041b      	lsls	r3, r3, #16
 80036a8:	613b      	str	r3, [r7, #16]
 80036aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80036ae:	2300      	movs	r3, #0
 80036b0:	60ba      	str	r2, [r7, #8]
 80036b2:	60fb      	str	r3, [r7, #12]
 80036b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80036b8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80036bc:	f7fd fd46 	bl	800114c <__aeabi_ldivmod>
 80036c0:	4602      	mov	r2, r0
 80036c2:	460b      	mov	r3, r1
 80036c4:	4610      	mov	r0, r2
 80036c6:	4619      	mov	r1, r3
 80036c8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80036cc:	2200      	movs	r2, #0
 80036ce:	603b      	str	r3, [r7, #0]
 80036d0:	607a      	str	r2, [r7, #4]
 80036d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80036d6:	f7fd fd39 	bl	800114c <__aeabi_ldivmod>
 80036da:	4602      	mov	r2, r0
 80036dc:	460b      	mov	r3, r1
 80036de:	4610      	mov	r0, r2
 80036e0:	4619      	mov	r1, r3
 80036e2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80036e6:	3308      	adds	r3, #8
 80036e8:	4602      	mov	r2, r0
 80036ea:	601a      	str	r2, [r3, #0]
                      packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 80036ec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80036f0:	3308      	adds	r3, #8
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	dd0a      	ble.n	800370e <get_st_biases+0x6d2>
        accel[2] -= 65536L;
 80036f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80036fc:	3308      	adds	r3, #8
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003704:	3308      	adds	r3, #8
 8003706:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 800370a:	601a      	str	r2, [r3, #0]
 800370c:	e009      	b.n	8003722 <get_st_biases+0x6e6>
    else
        accel[2] += 65536L;
 800370e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003712:	3308      	adds	r3, #8
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800371a:	3308      	adds	r3, #8
 800371c:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8003720:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	37e0      	adds	r7, #224	@ 0xe0
 8003728:	46bd      	mov	sp, r7
 800372a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800372e:	bf00      	nop

08003730 <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b08e      	sub	sp, #56	@ 0x38
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
 8003738:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 800373a:	2302      	movs	r3, #2
 800373c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 8003740:	4b64      	ldr	r3, [pc, #400]	@ (80038d4 <mpu_run_self_test+0x1a4>)
 8003742:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003746:	2b00      	cmp	r3, #0
 8003748:	d006      	beq.n	8003758 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 800374a:	2000      	movs	r0, #0
 800374c:	f000 f9e6 	bl	8003b1c <mpu_set_dmp_state>
        dmp_was_on = 1;
 8003750:	2301      	movs	r3, #1
 8003752:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003756:	e002      	b.n	800375e <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 8003758:	2300      	movs	r3, #0
 800375a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 800375e:	f107 030c 	add.w	r3, r7, #12
 8003762:	4618      	mov	r0, r3
 8003764:	f7fe fd84 	bl	8002270 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8003768:	f107 030f 	add.w	r3, r7, #15
 800376c:	4618      	mov	r0, r3
 800376e:	f7fe fe07 	bl	8002380 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 8003772:	f107 0308 	add.w	r3, r7, #8
 8003776:	4618      	mov	r0, r3
 8003778:	f7fe fea4 	bl	80024c4 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 800377c:	f107 030a 	add.w	r3, r7, #10
 8003780:	4618      	mov	r0, r3
 8003782:	f7fe ff29 	bl	80025d8 <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 8003786:	4b53      	ldr	r3, [pc, #332]	@ (80038d4 <mpu_run_self_test+0x1a4>)
 8003788:	7a9b      	ldrb	r3, [r3, #10]
 800378a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 800378e:	f107 030e 	add.w	r3, r7, #14
 8003792:	4618      	mov	r0, r3
 8003794:	f7ff f814 	bl	80027c0 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 8003798:	2300      	movs	r3, #0
 800379a:	637b      	str	r3, [r7, #52]	@ 0x34
 800379c:	e00a      	b.n	80037b4 <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 800379e:	2200      	movs	r2, #0
 80037a0:	6839      	ldr	r1, [r7, #0]
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f7ff fc4a 	bl	800303c <get_st_biases>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d008      	beq.n	80037c0 <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 80037ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037b0:	3301      	adds	r3, #1
 80037b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80037b4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80037b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80037ba:	429a      	cmp	r2, r3
 80037bc:	dbef      	blt.n	800379e <mpu_run_self_test+0x6e>
 80037be:	e000      	b.n	80037c2 <mpu_run_self_test+0x92>
            break;
 80037c0:	bf00      	nop
    if (ii == tries) {
 80037c2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80037c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d102      	bne.n	80037d2 <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 80037cc:	2300      	movs	r3, #0
 80037ce:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 80037d0:	e045      	b.n	800385e <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 80037d2:	2300      	movs	r3, #0
 80037d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80037d6:	e00d      	b.n	80037f4 <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 80037d8:	f107 0110 	add.w	r1, r7, #16
 80037dc:	f107 031c 	add.w	r3, r7, #28
 80037e0:	2201      	movs	r2, #1
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7ff fc2a 	bl	800303c <get_st_biases>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d008      	beq.n	8003800 <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 80037ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037f0:	3301      	adds	r3, #1
 80037f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80037f4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80037f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80037fa:	429a      	cmp	r2, r3
 80037fc:	dbec      	blt.n	80037d8 <mpu_run_self_test+0xa8>
 80037fe:	e000      	b.n	8003802 <mpu_run_self_test+0xd2>
            break;
 8003800:	bf00      	nop
    if (ii == tries) {
 8003802:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003806:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003808:	429a      	cmp	r2, r3
 800380a:	d102      	bne.n	8003812 <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 800380c:	2300      	movs	r3, #0
 800380e:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8003810:	e025      	b.n	800385e <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 8003812:	f107 0310 	add.w	r3, r7, #16
 8003816:	4619      	mov	r1, r3
 8003818:	6838      	ldr	r0, [r7, #0]
 800381a:	f7ff facf 	bl	8002dbc <accel_self_test>
 800381e:	4603      	mov	r3, r0
 8003820:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 8003824:	f107 031c 	add.w	r3, r7, #28
 8003828:	4619      	mov	r1, r3
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f7ff fb4a 	bl	8002ec4 <gyro_self_test>
 8003830:	4603      	mov	r3, r0
 8003832:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 8003836:	2300      	movs	r3, #0
 8003838:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 800383a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800383e:	2b00      	cmp	r3, #0
 8003840:	d103      	bne.n	800384a <mpu_run_self_test+0x11a>
        result |= 0x01;
 8003842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003844:	f043 0301 	orr.w	r3, r3, #1
 8003848:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 800384a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800384e:	2b00      	cmp	r3, #0
 8003850:	d104      	bne.n	800385c <mpu_run_self_test+0x12c>
        result |= 0x02;
 8003852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003854:	f043 0302 	orr.w	r3, r3, #2
 8003858:	633b      	str	r3, [r7, #48]	@ 0x30
 800385a:	e000      	b.n	800385e <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 800385c:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 800385e:	4b1d      	ldr	r3, [pc, #116]	@ (80038d4 <mpu_run_self_test+0x1a4>)
 8003860:	22ff      	movs	r2, #255	@ 0xff
 8003862:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8003864:	4b1b      	ldr	r3, [pc, #108]	@ (80038d4 <mpu_run_self_test+0x1a4>)
 8003866:	22ff      	movs	r2, #255	@ 0xff
 8003868:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 800386a:	4b1a      	ldr	r3, [pc, #104]	@ (80038d4 <mpu_run_self_test+0x1a4>)
 800386c:	22ff      	movs	r2, #255	@ 0xff
 800386e:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8003870:	4b18      	ldr	r3, [pc, #96]	@ (80038d4 <mpu_run_self_test+0x1a4>)
 8003872:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003876:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 8003878:	4b16      	ldr	r3, [pc, #88]	@ (80038d4 <mpu_run_self_test+0x1a4>)
 800387a:	22ff      	movs	r2, #255	@ 0xff
 800387c:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 800387e:	4b15      	ldr	r3, [pc, #84]	@ (80038d4 <mpu_run_self_test+0x1a4>)
 8003880:	22ff      	movs	r2, #255	@ 0xff
 8003882:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8003884:	4b13      	ldr	r3, [pc, #76]	@ (80038d4 <mpu_run_self_test+0x1a4>)
 8003886:	2201      	movs	r2, #1
 8003888:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 800388a:	89bb      	ldrh	r3, [r7, #12]
 800388c:	4618      	mov	r0, r3
 800388e:	f7fe fd23 	bl	80022d8 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 8003892:	7bfb      	ldrb	r3, [r7, #15]
 8003894:	4618      	mov	r0, r3
 8003896:	f7fe fdad 	bl	80023f4 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 800389a:	893b      	ldrh	r3, [r7, #8]
 800389c:	4618      	mov	r0, r3
 800389e:	f7fe fe4d 	bl	800253c <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 80038a2:	897b      	ldrh	r3, [r7, #10]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7fe feaf 	bl	8002608 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 80038aa:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80038ae:	4618      	mov	r0, r3
 80038b0:	f7fe ffe8 	bl	8002884 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 80038b4:	7bbb      	ldrb	r3, [r7, #14]
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7fe ff92 	bl	80027e0 <mpu_configure_fifo>

    if (dmp_was_on)
 80038bc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d002      	beq.n	80038ca <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 80038c4:	2001      	movs	r0, #1
 80038c6:	f000 f929 	bl	8003b1c <mpu_set_dmp_state>

    return result;
 80038ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3738      	adds	r7, #56	@ 0x38
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	20000000 	.word	0x20000000

080038d8 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
                  unsigned char *data)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	4603      	mov	r3, r0
 80038e0:	603a      	str	r2, [r7, #0]
 80038e2:	80fb      	strh	r3, [r7, #6]
 80038e4:	460b      	mov	r3, r1
 80038e6:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d102      	bne.n	80038f4 <mpu_write_mem+0x1c>
        return -1;
 80038ee:	f04f 33ff 	mov.w	r3, #4294967295
 80038f2:	e03d      	b.n	8003970 <mpu_write_mem+0x98>
    if (!st.chip_cfg.sensors)
 80038f4:	4b20      	ldr	r3, [pc, #128]	@ (8003978 <mpu_write_mem+0xa0>)
 80038f6:	7a9b      	ldrb	r3, [r3, #10]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d102      	bne.n	8003902 <mpu_write_mem+0x2a>
        return -1;
 80038fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003900:	e036      	b.n	8003970 <mpu_write_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8003902:	88fb      	ldrh	r3, [r7, #6]
 8003904:	0a1b      	lsrs	r3, r3, #8
 8003906:	b29b      	uxth	r3, r3
 8003908:	b2db      	uxtb	r3, r3
 800390a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 800390c:	88fb      	ldrh	r3, [r7, #6]
 800390e:	b2db      	uxtb	r3, r3
 8003910:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8003912:	7b7b      	ldrb	r3, [r7, #13]
 8003914:	461a      	mov	r2, r3
 8003916:	88bb      	ldrh	r3, [r7, #4]
 8003918:	4413      	add	r3, r2
 800391a:	4a17      	ldr	r2, [pc, #92]	@ (8003978 <mpu_write_mem+0xa0>)
 800391c:	6852      	ldr	r2, [r2, #4]
 800391e:	8952      	ldrh	r2, [r2, #10]
 8003920:	4293      	cmp	r3, r2
 8003922:	dd02      	ble.n	800392a <mpu_write_mem+0x52>
        return -1;
 8003924:	f04f 33ff 	mov.w	r3, #4294967295
 8003928:	e022      	b.n	8003970 <mpu_write_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 800392a:	4b13      	ldr	r3, [pc, #76]	@ (8003978 <mpu_write_mem+0xa0>)
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	7818      	ldrb	r0, [r3, #0]
 8003930:	4b11      	ldr	r3, [pc, #68]	@ (8003978 <mpu_write_mem+0xa0>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	7e19      	ldrb	r1, [r3, #24]
 8003936:	f107 030c 	add.w	r3, r7, #12
 800393a:	2202      	movs	r2, #2
 800393c:	f001 ffa7 	bl	800588e <MPU_Write_Len>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d002      	beq.n	800394c <mpu_write_mem+0x74>
        return -1;
 8003946:	f04f 33ff 	mov.w	r3, #4294967295
 800394a:	e011      	b.n	8003970 <mpu_write_mem+0x98>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 800394c:	4b0a      	ldr	r3, [pc, #40]	@ (8003978 <mpu_write_mem+0xa0>)
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	7818      	ldrb	r0, [r3, #0]
 8003952:	4b09      	ldr	r3, [pc, #36]	@ (8003978 <mpu_write_mem+0xa0>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	7d59      	ldrb	r1, [r3, #21]
 8003958:	88bb      	ldrh	r3, [r7, #4]
 800395a:	b2da      	uxtb	r2, r3
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	f001 ff96 	bl	800588e <MPU_Write_Len>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d002      	beq.n	800396e <mpu_write_mem+0x96>
        return -1;
 8003968:	f04f 33ff 	mov.w	r3, #4294967295
 800396c:	e000      	b.n	8003970 <mpu_write_mem+0x98>
    return 0;
 800396e:	2300      	movs	r3, #0
}
 8003970:	4618      	mov	r0, r3
 8003972:	3710      	adds	r7, #16
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	20000000 	.word	0x20000000

0800397c <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
                 unsigned char *data)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	4603      	mov	r3, r0
 8003984:	603a      	str	r2, [r7, #0]
 8003986:	80fb      	strh	r3, [r7, #6]
 8003988:	460b      	mov	r3, r1
 800398a:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d102      	bne.n	8003998 <mpu_read_mem+0x1c>
        return -1;
 8003992:	f04f 33ff 	mov.w	r3, #4294967295
 8003996:	e03d      	b.n	8003a14 <mpu_read_mem+0x98>
    if (!st.chip_cfg.sensors)
 8003998:	4b20      	ldr	r3, [pc, #128]	@ (8003a1c <mpu_read_mem+0xa0>)
 800399a:	7a9b      	ldrb	r3, [r3, #10]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d102      	bne.n	80039a6 <mpu_read_mem+0x2a>
        return -1;
 80039a0:	f04f 33ff 	mov.w	r3, #4294967295
 80039a4:	e036      	b.n	8003a14 <mpu_read_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 80039a6:	88fb      	ldrh	r3, [r7, #6]
 80039a8:	0a1b      	lsrs	r3, r3, #8
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80039b0:	88fb      	ldrh	r3, [r7, #6]
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 80039b6:	7b7b      	ldrb	r3, [r7, #13]
 80039b8:	461a      	mov	r2, r3
 80039ba:	88bb      	ldrh	r3, [r7, #4]
 80039bc:	4413      	add	r3, r2
 80039be:	4a17      	ldr	r2, [pc, #92]	@ (8003a1c <mpu_read_mem+0xa0>)
 80039c0:	6852      	ldr	r2, [r2, #4]
 80039c2:	8952      	ldrh	r2, [r2, #10]
 80039c4:	4293      	cmp	r3, r2
 80039c6:	dd02      	ble.n	80039ce <mpu_read_mem+0x52>
        return -1;
 80039c8:	f04f 33ff 	mov.w	r3, #4294967295
 80039cc:	e022      	b.n	8003a14 <mpu_read_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 80039ce:	4b13      	ldr	r3, [pc, #76]	@ (8003a1c <mpu_read_mem+0xa0>)
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	7818      	ldrb	r0, [r3, #0]
 80039d4:	4b11      	ldr	r3, [pc, #68]	@ (8003a1c <mpu_read_mem+0xa0>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	7e19      	ldrb	r1, [r3, #24]
 80039da:	f107 030c 	add.w	r3, r7, #12
 80039de:	2202      	movs	r2, #2
 80039e0:	f001 ff55 	bl	800588e <MPU_Write_Len>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d002      	beq.n	80039f0 <mpu_read_mem+0x74>
        return -1;
 80039ea:	f04f 33ff 	mov.w	r3, #4294967295
 80039ee:	e011      	b.n	8003a14 <mpu_read_mem+0x98>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 80039f0:	4b0a      	ldr	r3, [pc, #40]	@ (8003a1c <mpu_read_mem+0xa0>)
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	7818      	ldrb	r0, [r3, #0]
 80039f6:	4b09      	ldr	r3, [pc, #36]	@ (8003a1c <mpu_read_mem+0xa0>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	7d59      	ldrb	r1, [r3, #21]
 80039fc:	88bb      	ldrh	r3, [r7, #4]
 80039fe:	b2da      	uxtb	r2, r3
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	f001 ff86 	bl	8005912 <MPU_Read_Len>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d002      	beq.n	8003a12 <mpu_read_mem+0x96>
        return -1;
 8003a0c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a10:	e000      	b.n	8003a14 <mpu_read_mem+0x98>
    return 0;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3710      	adds	r7, #16
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	20000000 	.word	0x20000000

08003a20 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
                      unsigned short start_addr, unsigned short sample_rate)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b08a      	sub	sp, #40	@ 0x28
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60b9      	str	r1, [r7, #8]
 8003a28:	4611      	mov	r1, r2
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	81fb      	strh	r3, [r7, #14]
 8003a30:	460b      	mov	r3, r1
 8003a32:	81bb      	strh	r3, [r7, #12]
 8003a34:	4613      	mov	r3, r2
 8003a36:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 8003a38:	4b37      	ldr	r3, [pc, #220]	@ (8003b18 <mpu_load_firmware+0xf8>)
 8003a3a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d002      	beq.n	8003a48 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 8003a42:	f04f 33ff 	mov.w	r3, #4294967295
 8003a46:	e062      	b.n	8003b0e <mpu_load_firmware+0xee>

    if (!firmware)
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d102      	bne.n	8003a54 <mpu_load_firmware+0x34>
        return -1;
 8003a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a52:	e05c      	b.n	8003b0e <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8003a54:	2300      	movs	r3, #0
 8003a56:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003a58:	e034      	b.n	8003ac4 <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 8003a5a:	89fa      	ldrh	r2, [r7, #14]
 8003a5c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	2b10      	cmp	r3, #16
 8003a62:	bfa8      	it	ge
 8003a64:	2310      	movge	r3, #16
 8003a66:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8003a68:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003a6a:	68ba      	ldr	r2, [r7, #8]
 8003a6c:	441a      	add	r2, r3
 8003a6e:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8003a70:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003a72:	4618      	mov	r0, r3
 8003a74:	f7ff ff30 	bl	80038d8 <mpu_write_mem>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d002      	beq.n	8003a84 <mpu_load_firmware+0x64>
            return -1;
 8003a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a82:	e044      	b.n	8003b0e <mpu_load_firmware+0xee>
        if (mpu_read_mem(ii, this_write, cur))
 8003a84:	f107 0214 	add.w	r2, r7, #20
 8003a88:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8003a8a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f7ff ff75 	bl	800397c <mpu_read_mem>
 8003a92:	4603      	mov	r3, r0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d002      	beq.n	8003a9e <mpu_load_firmware+0x7e>
            return -1;
 8003a98:	f04f 33ff 	mov.w	r3, #4294967295
 8003a9c:	e037      	b.n	8003b0e <mpu_load_firmware+0xee>
        if (memcmp(firmware+ii, cur, this_write))
 8003a9e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003aa0:	68ba      	ldr	r2, [r7, #8]
 8003aa2:	4413      	add	r3, r2
 8003aa4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003aa6:	f107 0114 	add.w	r1, r7, #20
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f006 fd06 	bl	800a4bc <memcmp>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d002      	beq.n	8003abc <mpu_load_firmware+0x9c>
            return -2;
 8003ab6:	f06f 0301 	mvn.w	r3, #1
 8003aba:	e028      	b.n	8003b0e <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8003abc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003abe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003ac0:	4413      	add	r3, r2
 8003ac2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003ac4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003ac6:	89fb      	ldrh	r3, [r7, #14]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d3c6      	bcc.n	8003a5a <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 8003acc:	89bb      	ldrh	r3, [r7, #12]
 8003ace:	0a1b      	lsrs	r3, r3, #8
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 8003ad6:	89bb      	ldrh	r3, [r7, #12]
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8003adc:	4b0e      	ldr	r3, [pc, #56]	@ (8003b18 <mpu_load_firmware+0xf8>)
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	7818      	ldrb	r0, [r3, #0]
 8003ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8003b18 <mpu_load_firmware+0xf8>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	7e99      	ldrb	r1, [r3, #26]
 8003ae8:	f107 0310 	add.w	r3, r7, #16
 8003aec:	2202      	movs	r2, #2
 8003aee:	f001 fece 	bl	800588e <MPU_Write_Len>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d002      	beq.n	8003afe <mpu_load_firmware+0xde>
        return -1;
 8003af8:	f04f 33ff 	mov.w	r3, #4294967295
 8003afc:	e007      	b.n	8003b0e <mpu_load_firmware+0xee>

    st.chip_cfg.dmp_loaded = 1;
 8003afe:	4b06      	ldr	r3, [pc, #24]	@ (8003b18 <mpu_load_firmware+0xf8>)
 8003b00:	2201      	movs	r2, #1
 8003b02:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 8003b06:	4a04      	ldr	r2, [pc, #16]	@ (8003b18 <mpu_load_firmware+0xf8>)
 8003b08:	88fb      	ldrh	r3, [r7, #6]
 8003b0a:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 8003b0c:	2300      	movs	r3, #0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3728      	adds	r7, #40	@ 0x28
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	20000000 	.word	0x20000000

08003b1c <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	4603      	mov	r3, r0
 8003b24:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 8003b26:	4b26      	ldr	r3, [pc, #152]	@ (8003bc0 <mpu_set_dmp_state+0xa4>)
 8003b28:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b2c:	79fa      	ldrb	r2, [r7, #7]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d101      	bne.n	8003b36 <mpu_set_dmp_state+0x1a>
        return 0;
 8003b32:	2300      	movs	r3, #0
 8003b34:	e040      	b.n	8003bb8 <mpu_set_dmp_state+0x9c>

    if (enable) {
 8003b36:	79fb      	ldrb	r3, [r7, #7]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d027      	beq.n	8003b8c <mpu_set_dmp_state+0x70>
        if (!st.chip_cfg.dmp_loaded)
 8003b3c:	4b20      	ldr	r3, [pc, #128]	@ (8003bc0 <mpu_set_dmp_state+0xa4>)
 8003b3e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d102      	bne.n	8003b4c <mpu_set_dmp_state+0x30>
            return -1;
 8003b46:	f04f 33ff 	mov.w	r3, #4294967295
 8003b4a:	e035      	b.n	8003bb8 <mpu_set_dmp_state+0x9c>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 8003b4c:	2000      	movs	r0, #0
 8003b4e:	f7fe f8af 	bl	8001cb0 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 8003b52:	2000      	movs	r0, #0
 8003b54:	f7fe ff9c 	bl	8002a90 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 8003b58:	4b19      	ldr	r3, [pc, #100]	@ (8003bc0 <mpu_set_dmp_state+0xa4>)
 8003b5a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f7fe fd53 	bl	8002608 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 8003b62:	2300      	movs	r3, #0
 8003b64:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8003b66:	4b16      	ldr	r3, [pc, #88]	@ (8003bc0 <mpu_set_dmp_state+0xa4>)
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	7818      	ldrb	r0, [r3, #0]
 8003b6c:	f107 030f 	add.w	r3, r7, #15
 8003b70:	2201      	movs	r2, #1
 8003b72:	2123      	movs	r1, #35	@ 0x23
 8003b74:	f001 fe8b 	bl	800588e <MPU_Write_Len>
        st.chip_cfg.dmp_on = 1;
 8003b78:	4b11      	ldr	r3, [pc, #68]	@ (8003bc0 <mpu_set_dmp_state+0xa4>)
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 8003b80:	2001      	movs	r0, #1
 8003b82:	f7fe f895 	bl	8001cb0 <set_int_enable>
        mpu_reset_fifo();
 8003b86:	f7fe fa6f 	bl	8002068 <mpu_reset_fifo>
 8003b8a:	e014      	b.n	8003bb6 <mpu_set_dmp_state+0x9a>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 8003b8c:	2000      	movs	r0, #0
 8003b8e:	f7fe f88f 	bl	8001cb0 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 8003b92:	4b0b      	ldr	r3, [pc, #44]	@ (8003bc0 <mpu_set_dmp_state+0xa4>)
 8003b94:	7c1b      	ldrb	r3, [r3, #16]
 8003b96:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8003b98:	4b09      	ldr	r3, [pc, #36]	@ (8003bc0 <mpu_set_dmp_state+0xa4>)
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	7818      	ldrb	r0, [r3, #0]
 8003b9e:	f107 030f 	add.w	r3, r7, #15
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	2123      	movs	r1, #35	@ 0x23
 8003ba6:	f001 fe72 	bl	800588e <MPU_Write_Len>
        st.chip_cfg.dmp_on = 0;
 8003baa:	4b05      	ldr	r3, [pc, #20]	@ (8003bc0 <mpu_set_dmp_state+0xa4>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 8003bb2:	f7fe fa59 	bl	8002068 <mpu_reset_fifo>
    }
    return 0;
 8003bb6:	2300      	movs	r3, #0
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3710      	adds	r7, #16
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	20000000 	.word	0x20000000

08003bc4 <run_self_test>:
                                         };
//MPU6050
//:0,
//    ,
uint8_t run_self_test(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b08a      	sub	sp, #40	@ 0x28
 8003bc8:	af00      	add	r7, sp, #0
    int result;
    //char test_packet[4] = {0};
    long gyro[3], accel[3];
    result = mpu_run_self_test(gyro, accel);
 8003bca:	f107 020c 	add.w	r2, r7, #12
 8003bce:	f107 0318 	add.w	r3, r7, #24
 8003bd2:	4611      	mov	r1, r2
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7ff fdab 	bl	8003730 <mpu_run_self_test>
 8003bda:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x3)
 8003bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bde:	2b03      	cmp	r3, #3
 8003be0:	d153      	bne.n	8003c8a <run_self_test+0xc6>
        /* Test passed. We can trust the gyro data here, so let's push it down
        * to the DMP.
        */
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 8003be2:	f107 0308 	add.w	r3, r7, #8
 8003be6:	4618      	mov	r0, r3
 8003be8:	f7fe fd74 	bl	80026d4 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f7fd f84c 	bl	8000c8c <__aeabi_i2f>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	4619      	mov	r1, r3
 8003bfa:	4610      	mov	r0, r2
 8003bfc:	f7fd f89a 	bl	8000d34 <__aeabi_fmul>
 8003c00:	4603      	mov	r3, r0
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7fd fa5c 	bl	80010c0 <__aeabi_f2iz>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7fd f83c 	bl	8000c8c <__aeabi_i2f>
 8003c14:	4602      	mov	r2, r0
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	4619      	mov	r1, r3
 8003c1a:	4610      	mov	r0, r2
 8003c1c:	f7fd f88a 	bl	8000d34 <__aeabi_fmul>
 8003c20:	4603      	mov	r3, r0
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7fd fa4c 	bl	80010c0 <__aeabi_f2iz>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 8003c2c:	6a3b      	ldr	r3, [r7, #32]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f7fd f82c 	bl	8000c8c <__aeabi_i2f>
 8003c34:	4602      	mov	r2, r0
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	4619      	mov	r1, r3
 8003c3a:	4610      	mov	r0, r2
 8003c3c:	f7fd f87a 	bl	8000d34 <__aeabi_fmul>
 8003c40:	4603      	mov	r3, r0
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7fd fa3c 	bl	80010c0 <__aeabi_f2iz>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 8003c4c:	f107 0318 	add.w	r3, r7, #24
 8003c50:	4618      	mov	r0, r3
 8003c52:	f000 fb4d 	bl	80042f0 <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 8003c56:	1dbb      	adds	r3, r7, #6
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f7fe fd73 	bl	8002744 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	88fa      	ldrh	r2, [r7, #6]
 8003c62:	fb02 f303 	mul.w	r3, r2, r3
 8003c66:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	88fa      	ldrh	r2, [r7, #6]
 8003c6c:	fb02 f303 	mul.w	r3, r2, r3
 8003c70:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	88fa      	ldrh	r2, [r7, #6]
 8003c76:	fb02 f303 	mul.w	r3, r2, r3
 8003c7a:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 8003c7c:	f107 030c 	add.w	r3, r7, #12
 8003c80:	4618      	mov	r0, r3
 8003c82:	f000 fc3f 	bl	8004504 <dmp_set_accel_bias>
        return 0;
 8003c86:	2300      	movs	r3, #0
 8003c88:	e000      	b.n	8003c8c <run_self_test+0xc8>
    } else return 1;
 8003c8a:	2301      	movs	r3, #1
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3728      	adds	r7, #40	@ 0x28
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <inv_orientation_matrix_to_scalar>:
//
unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f000 f821 	bl	8003ce4 <inv_row_2_scale>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	3303      	adds	r3, #3
 8003caa:	4618      	mov	r0, r3
 8003cac:	f000 f81a 	bl	8003ce4 <inv_row_2_scale>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	00db      	lsls	r3, r3, #3
 8003cb4:	b21a      	sxth	r2, r3
 8003cb6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	b21b      	sxth	r3, r3
 8003cbe:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	3306      	adds	r3, #6
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f000 f80d 	bl	8003ce4 <inv_row_2_scale>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	019b      	lsls	r3, r3, #6
 8003cce:	b21a      	sxth	r2, r3
 8003cd0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	b21b      	sxth	r3, r3
 8003cd8:	81fb      	strh	r3, [r7, #14]


    return scalar;
 8003cda:	89fb      	ldrh	r3, [r7, #14]
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3710      	adds	r7, #16
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}

08003ce4 <inv_row_2_scale>:
//
unsigned short inv_row_2_scale(const signed char *row)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b085      	sub	sp, #20
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	f993 3000 	ldrsb.w	r3, [r3]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	dd02      	ble.n	8003cfc <inv_row_2_scale+0x18>
        b = 0;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	81fb      	strh	r3, [r7, #14]
 8003cfa:	e02d      	b.n	8003d58 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f993 3000 	ldrsb.w	r3, [r3]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	da02      	bge.n	8003d0c <inv_row_2_scale+0x28>
        b = 4;
 8003d06:	2304      	movs	r3, #4
 8003d08:	81fb      	strh	r3, [r7, #14]
 8003d0a:	e025      	b.n	8003d58 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	3301      	adds	r3, #1
 8003d10:	f993 3000 	ldrsb.w	r3, [r3]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	dd02      	ble.n	8003d1e <inv_row_2_scale+0x3a>
        b = 1;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	81fb      	strh	r3, [r7, #14]
 8003d1c:	e01c      	b.n	8003d58 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	3301      	adds	r3, #1
 8003d22:	f993 3000 	ldrsb.w	r3, [r3]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	da02      	bge.n	8003d30 <inv_row_2_scale+0x4c>
        b = 5;
 8003d2a:	2305      	movs	r3, #5
 8003d2c:	81fb      	strh	r3, [r7, #14]
 8003d2e:	e013      	b.n	8003d58 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	3302      	adds	r3, #2
 8003d34:	f993 3000 	ldrsb.w	r3, [r3]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	dd02      	ble.n	8003d42 <inv_row_2_scale+0x5e>
        b = 2;
 8003d3c:	2302      	movs	r3, #2
 8003d3e:	81fb      	strh	r3, [r7, #14]
 8003d40:	e00a      	b.n	8003d58 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	3302      	adds	r3, #2
 8003d46:	f993 3000 	ldrsb.w	r3, [r3]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	da02      	bge.n	8003d54 <inv_row_2_scale+0x70>
        b = 6;
 8003d4e:	2306      	movs	r3, #6
 8003d50:	81fb      	strh	r3, [r7, #14]
 8003d52:	e001      	b.n	8003d58 <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 8003d54:	2307      	movs	r3, #7
 8003d56:	81fb      	strh	r3, [r7, #14]
    return b;
 8003d58:	89fb      	ldrh	r3, [r7, #14]
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3714      	adds	r7, #20
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bc80      	pop	{r7}
 8003d62:	4770      	bx	lr

08003d64 <mget_ms>:
//,.
void mget_ms(unsigned long *time)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]

}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bc80      	pop	{r7}
 8003d74:	4770      	bx	lr
	...

08003d78 <mpu_dmp_init>:
//mpu6050,dmp
//:0,
//    ,
uint8_t mpu_dmp_init(void)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
    uint8_t res=0;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	71fb      	strb	r3, [r7, #7]
    MPU_IIC_Init(); 	//IIC
 8003d82:	f7fd fd15 	bl	80017b0 <IIC_GPIO_Init>
    if(mpu_init()==0)	//MPU6050
 8003d86:	f7fd ffed 	bl	8001d64 <mpu_init>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d157      	bne.n	8003e40 <mpu_dmp_init+0xc8>
    {
        res=mpu_set_sensors(INV_XYZ_GYRO|INV_XYZ_ACCEL);//
 8003d90:	2078      	movs	r0, #120	@ 0x78
 8003d92:	f7fe fd77 	bl	8002884 <mpu_set_sensors>
 8003d96:	4603      	mov	r3, r0
 8003d98:	71fb      	strb	r3, [r7, #7]
        if(res)return 1;
 8003d9a:	79fb      	ldrb	r3, [r7, #7]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d001      	beq.n	8003da4 <mpu_dmp_init+0x2c>
 8003da0:	2301      	movs	r3, #1
 8003da2:	e050      	b.n	8003e46 <mpu_dmp_init+0xce>
        res=mpu_configure_fifo(INV_XYZ_GYRO|INV_XYZ_ACCEL);//FIFO
 8003da4:	2078      	movs	r0, #120	@ 0x78
 8003da6:	f7fe fd1b 	bl	80027e0 <mpu_configure_fifo>
 8003daa:	4603      	mov	r3, r0
 8003dac:	71fb      	strb	r3, [r7, #7]
        if(res)return 2;
 8003dae:	79fb      	ldrb	r3, [r7, #7]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <mpu_dmp_init+0x40>
 8003db4:	2302      	movs	r3, #2
 8003db6:	e046      	b.n	8003e46 <mpu_dmp_init+0xce>
        res=mpu_set_sample_rate(DEFAULT_MPU_HZ);	//
 8003db8:	2064      	movs	r0, #100	@ 0x64
 8003dba:	f7fe fc25 	bl	8002608 <mpu_set_sample_rate>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	71fb      	strb	r3, [r7, #7]
        if(res)return 3;
 8003dc2:	79fb      	ldrb	r3, [r7, #7]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d001      	beq.n	8003dcc <mpu_dmp_init+0x54>
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e03c      	b.n	8003e46 <mpu_dmp_init+0xce>
        res=dmp_load_motion_driver_firmware();		//dmp
 8003dcc:	f000 f994 	bl	80040f8 <dmp_load_motion_driver_firmware>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	71fb      	strb	r3, [r7, #7]
        if(res)return 4;
 8003dd4:	79fb      	ldrb	r3, [r7, #7]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d001      	beq.n	8003dde <mpu_dmp_init+0x66>
 8003dda:	2304      	movs	r3, #4
 8003ddc:	e033      	b.n	8003e46 <mpu_dmp_init+0xce>
        res=dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));//
 8003dde:	481c      	ldr	r0, [pc, #112]	@ (8003e50 <mpu_dmp_init+0xd8>)
 8003de0:	f7ff ff58 	bl	8003c94 <inv_orientation_matrix_to_scalar>
 8003de4:	4603      	mov	r3, r0
 8003de6:	4618      	mov	r0, r3
 8003de8:	f000 f996 	bl	8004118 <dmp_set_orientation>
 8003dec:	4603      	mov	r3, r0
 8003dee:	71fb      	strb	r3, [r7, #7]
        if(res)return 5;
 8003df0:	79fb      	ldrb	r3, [r7, #7]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <mpu_dmp_init+0x82>
 8003df6:	2305      	movs	r3, #5
 8003df8:	e025      	b.n	8003e46 <mpu_dmp_init+0xce>
        res=dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT|DMP_FEATURE_TAP|	//dmp
 8003dfa:	f240 1073 	movw	r0, #371	@ 0x173
 8003dfe:	f000 ff03 	bl	8004c08 <dmp_enable_feature>
 8003e02:	4603      	mov	r3, r0
 8003e04:	71fb      	strb	r3, [r7, #7]
                               DMP_FEATURE_ANDROID_ORIENT|DMP_FEATURE_SEND_RAW_ACCEL|DMP_FEATURE_SEND_CAL_GYRO|
                               DMP_FEATURE_GYRO_CAL);
        if(res)return 6;
 8003e06:	79fb      	ldrb	r3, [r7, #7]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d001      	beq.n	8003e10 <mpu_dmp_init+0x98>
 8003e0c:	2306      	movs	r3, #6
 8003e0e:	e01a      	b.n	8003e46 <mpu_dmp_init+0xce>
        res=dmp_set_fifo_rate(DEFAULT_MPU_HZ);	//DMP(200Hz)
 8003e10:	2064      	movs	r0, #100	@ 0x64
 8003e12:	f000 fc7b 	bl	800470c <dmp_set_fifo_rate>
 8003e16:	4603      	mov	r3, r0
 8003e18:	71fb      	strb	r3, [r7, #7]
        if(res)return 7;
 8003e1a:	79fb      	ldrb	r3, [r7, #7]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d001      	beq.n	8003e24 <mpu_dmp_init+0xac>
 8003e20:	2307      	movs	r3, #7
 8003e22:	e010      	b.n	8003e46 <mpu_dmp_init+0xce>
        res=run_self_test();		//
 8003e24:	f7ff fece 	bl	8003bc4 <run_self_test>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	71fb      	strb	r3, [r7, #7]
//        if(res)return 8;
        res=mpu_set_dmp_state(1);	//DMP
 8003e2c:	2001      	movs	r0, #1
 8003e2e:	f7ff fe75 	bl	8003b1c <mpu_set_dmp_state>
 8003e32:	4603      	mov	r3, r0
 8003e34:	71fb      	strb	r3, [r7, #7]
        if(res)return 9;
 8003e36:	79fb      	ldrb	r3, [r7, #7]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d003      	beq.n	8003e44 <mpu_dmp_init+0xcc>
 8003e3c:	2309      	movs	r3, #9
 8003e3e:	e002      	b.n	8003e46 <mpu_dmp_init+0xce>
    } else return 10;
 8003e40:	230a      	movs	r3, #10
 8003e42:	e000      	b.n	8003e46 <mpu_dmp_init+0xce>
    return 0;
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3708      	adds	r7, #8
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	2000002c 	.word	0x2000002c
 8003e54:	00000000 	.word	0x00000000

08003e58 <mpu_dmp_get_data>:
//roll:  :0.1   :-180.0<---> +180.0
//yaw:   :0.1   :-180.0<---> +180.0
//:0,
//    ,
uint8_t mpu_dmp_get_data(float *pitch,float *roll,float *yaw)
{
 8003e58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e5a:	b095      	sub	sp, #84	@ 0x54
 8003e5c:	af02      	add	r7, sp, #8
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	60b9      	str	r1, [r7, #8]
 8003e62:	607a      	str	r2, [r7, #4]
    float q0=1.0f,q1=0.0f,q2=0.0f,q3=0.0f;
 8003e64:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003e68:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e6a:	f04f 0300 	mov.w	r3, #0
 8003e6e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e70:	f04f 0300 	mov.w	r3, #0
 8003e74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e76:	f04f 0300 	mov.w	r3, #0
 8003e7a:	63bb      	str	r3, [r7, #56]	@ 0x38
    unsigned long sensor_timestamp;
    short gyro[3], accel[3], sensors;
    unsigned char more;
    long quat[4];
    if(dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors,&more))return 1;
 8003e7c:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8003e80:	f107 0210 	add.w	r2, r7, #16
 8003e84:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8003e88:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8003e8c:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8003e90:	9301      	str	r3, [sp, #4]
 8003e92:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 8003e96:	9300      	str	r3, [sp, #0]
 8003e98:	4623      	mov	r3, r4
 8003e9a:	f001 f89f 	bl	8004fdc <dmp_read_fifo>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d001      	beq.n	8003ea8 <mpu_dmp_get_data+0x50>
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e11e      	b.n	80040e6 <mpu_dmp_get_data+0x28e>
    if (sensors & INV_XYZ_ACCEL)
    send_packet(PACKET_TYPE_ACCEL, accel); */
    /* Unlike gyro and accel, quaternions are written to the FIFO in the body frame, q30.
     * The orientation is set by the scalar passed to dmp_set_orientation during initialization.
    **/
    if(sensors&INV_WXYZ_QUAT)
 8003ea8:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	f000 8116 	beq.w	80040e4 <mpu_dmp_get_data+0x28c>
    {
        q0 = quat[0] / q30;	//q30
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f7fc fee6 	bl	8000c8c <__aeabi_i2f>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7fc ffe8 	bl	8000e9c <__aeabi_fdiv>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	647b      	str	r3, [r7, #68]	@ 0x44
        q1 = quat[1] / q30;
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f7fc feda 	bl	8000c8c <__aeabi_i2f>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7fc ffdc 	bl	8000e9c <__aeabi_fdiv>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	643b      	str	r3, [r7, #64]	@ 0x40
        q2 = quat[2] / q30;
 8003ee8:	69bb      	ldr	r3, [r7, #24]
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7fc fece 	bl	8000c8c <__aeabi_i2f>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f7fc ffd0 	bl	8000e9c <__aeabi_fdiv>
 8003efc:	4603      	mov	r3, r0
 8003efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        q3 = quat[3] / q30;
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	4618      	mov	r0, r3
 8003f04:	f7fc fec2 	bl	8000c8c <__aeabi_i2f>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f7fc ffc4 	bl	8000e9c <__aeabi_fdiv>
 8003f14:	4603      	mov	r3, r0
 8003f16:	63bb      	str	r3, [r7, #56]	@ 0x38
        ////
        *pitch = asin(-2 * q1 * q3 + 2 * q0* q2)* 57.3;	// pitch
 8003f18:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8003f1c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003f1e:	f7fc ff09 	bl	8000d34 <__aeabi_fmul>
 8003f22:	4603      	mov	r3, r0
 8003f24:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003f26:	4618      	mov	r0, r3
 8003f28:	f7fc ff04 	bl	8000d34 <__aeabi_fmul>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	461c      	mov	r4, r3
 8003f30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f32:	4619      	mov	r1, r3
 8003f34:	4618      	mov	r0, r3
 8003f36:	f7fc fdf5 	bl	8000b24 <__addsf3>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f7fc fef8 	bl	8000d34 <__aeabi_fmul>
 8003f44:	4603      	mov	r3, r0
 8003f46:	4619      	mov	r1, r3
 8003f48:	4620      	mov	r0, r4
 8003f4a:	f7fc fdeb 	bl	8000b24 <__addsf3>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	4618      	mov	r0, r3
 8003f52:	f7fc fa69 	bl	8000428 <__aeabi_f2d>
 8003f56:	4602      	mov	r2, r0
 8003f58:	460b      	mov	r3, r1
 8003f5a:	4610      	mov	r0, r2
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	f006 ff5b 	bl	800ae18 <asin>
 8003f62:	a363      	add	r3, pc, #396	@ (adr r3, 80040f0 <mpu_dmp_get_data+0x298>)
 8003f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f68:	f7fc fab6 	bl	80004d8 <__aeabi_dmul>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	460b      	mov	r3, r1
 8003f70:	4610      	mov	r0, r2
 8003f72:	4619      	mov	r1, r3
 8003f74:	f7fc fd80 	bl	8000a78 <__aeabi_d2f>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	601a      	str	r2, [r3, #0]
        *roll  = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2* q2 + 1)* 57.3;	// roll
 8003f7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f80:	4619      	mov	r1, r3
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7fc fdce 	bl	8000b24 <__addsf3>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f7fc fed1 	bl	8000d34 <__aeabi_fmul>
 8003f92:	4603      	mov	r3, r0
 8003f94:	461c      	mov	r4, r3
 8003f96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f98:	4619      	mov	r1, r3
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f7fc fdc2 	bl	8000b24 <__addsf3>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7fc fec5 	bl	8000d34 <__aeabi_fmul>
 8003faa:	4603      	mov	r3, r0
 8003fac:	4619      	mov	r1, r3
 8003fae:	4620      	mov	r0, r4
 8003fb0:	f7fc fdb8 	bl	8000b24 <__addsf3>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7fc fa36 	bl	8000428 <__aeabi_f2d>
 8003fbc:	4604      	mov	r4, r0
 8003fbe:	460d      	mov	r5, r1
 8003fc0:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8003fc4:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003fc6:	f7fc feb5 	bl	8000d34 <__aeabi_fmul>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f7fc feb0 	bl	8000d34 <__aeabi_fmul>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	461e      	mov	r6, r3
 8003fd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fda:	4619      	mov	r1, r3
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f7fc fda1 	bl	8000b24 <__addsf3>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f7fc fea4 	bl	8000d34 <__aeabi_fmul>
 8003fec:	4603      	mov	r3, r0
 8003fee:	4619      	mov	r1, r3
 8003ff0:	4630      	mov	r0, r6
 8003ff2:	f7fc fd95 	bl	8000b20 <__aeabi_fsub>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f7fc fd91 	bl	8000b24 <__addsf3>
 8004002:	4603      	mov	r3, r0
 8004004:	4618      	mov	r0, r3
 8004006:	f7fc fa0f 	bl	8000428 <__aeabi_f2d>
 800400a:	4602      	mov	r2, r0
 800400c:	460b      	mov	r3, r1
 800400e:	4620      	mov	r0, r4
 8004010:	4629      	mov	r1, r5
 8004012:	f006 ff29 	bl	800ae68 <atan2>
 8004016:	a336      	add	r3, pc, #216	@ (adr r3, 80040f0 <mpu_dmp_get_data+0x298>)
 8004018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800401c:	f7fc fa5c 	bl	80004d8 <__aeabi_dmul>
 8004020:	4602      	mov	r2, r0
 8004022:	460b      	mov	r3, r1
 8004024:	4610      	mov	r0, r2
 8004026:	4619      	mov	r1, r3
 8004028:	f7fc fd26 	bl	8000a78 <__aeabi_d2f>
 800402c:	4602      	mov	r2, r0
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	601a      	str	r2, [r3, #0]
        *yaw   = atan2(2*(q1*q2 + q0*q3),q0*q0+q1*q1-q2*q2-q3*q3) * 57.3;	//yaw
 8004032:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004034:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8004036:	f7fc fe7d 	bl	8000d34 <__aeabi_fmul>
 800403a:	4603      	mov	r3, r0
 800403c:	461c      	mov	r4, r3
 800403e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004040:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8004042:	f7fc fe77 	bl	8000d34 <__aeabi_fmul>
 8004046:	4603      	mov	r3, r0
 8004048:	4619      	mov	r1, r3
 800404a:	4620      	mov	r0, r4
 800404c:	f7fc fd6a 	bl	8000b24 <__addsf3>
 8004050:	4603      	mov	r3, r0
 8004052:	4619      	mov	r1, r3
 8004054:	4618      	mov	r0, r3
 8004056:	f7fc fd65 	bl	8000b24 <__addsf3>
 800405a:	4603      	mov	r3, r0
 800405c:	4618      	mov	r0, r3
 800405e:	f7fc f9e3 	bl	8000428 <__aeabi_f2d>
 8004062:	4604      	mov	r4, r0
 8004064:	460d      	mov	r5, r1
 8004066:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004068:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800406a:	f7fc fe63 	bl	8000d34 <__aeabi_fmul>
 800406e:	4603      	mov	r3, r0
 8004070:	461e      	mov	r6, r3
 8004072:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004074:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8004076:	f7fc fe5d 	bl	8000d34 <__aeabi_fmul>
 800407a:	4603      	mov	r3, r0
 800407c:	4619      	mov	r1, r3
 800407e:	4630      	mov	r0, r6
 8004080:	f7fc fd50 	bl	8000b24 <__addsf3>
 8004084:	4603      	mov	r3, r0
 8004086:	461e      	mov	r6, r3
 8004088:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800408a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800408c:	f7fc fe52 	bl	8000d34 <__aeabi_fmul>
 8004090:	4603      	mov	r3, r0
 8004092:	4619      	mov	r1, r3
 8004094:	4630      	mov	r0, r6
 8004096:	f7fc fd43 	bl	8000b20 <__aeabi_fsub>
 800409a:	4603      	mov	r3, r0
 800409c:	461e      	mov	r6, r3
 800409e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80040a0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80040a2:	f7fc fe47 	bl	8000d34 <__aeabi_fmul>
 80040a6:	4603      	mov	r3, r0
 80040a8:	4619      	mov	r1, r3
 80040aa:	4630      	mov	r0, r6
 80040ac:	f7fc fd38 	bl	8000b20 <__aeabi_fsub>
 80040b0:	4603      	mov	r3, r0
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7fc f9b8 	bl	8000428 <__aeabi_f2d>
 80040b8:	4602      	mov	r2, r0
 80040ba:	460b      	mov	r3, r1
 80040bc:	4620      	mov	r0, r4
 80040be:	4629      	mov	r1, r5
 80040c0:	f006 fed2 	bl	800ae68 <atan2>
 80040c4:	a30a      	add	r3, pc, #40	@ (adr r3, 80040f0 <mpu_dmp_get_data+0x298>)
 80040c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ca:	f7fc fa05 	bl	80004d8 <__aeabi_dmul>
 80040ce:	4602      	mov	r2, r0
 80040d0:	460b      	mov	r3, r1
 80040d2:	4610      	mov	r0, r2
 80040d4:	4619      	mov	r1, r3
 80040d6:	f7fc fccf 	bl	8000a78 <__aeabi_d2f>
 80040da:	4602      	mov	r2, r0
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	601a      	str	r2, [r3, #0]
    } else return 2;
    return 0;
 80040e0:	2300      	movs	r3, #0
 80040e2:	e000      	b.n	80040e6 <mpu_dmp_get_data+0x28e>
    } else return 2;
 80040e4:	2302      	movs	r3, #2
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	374c      	adds	r7, #76	@ 0x4c
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040ee:	bf00      	nop
 80040f0:	66666666 	.word	0x66666666
 80040f4:	404ca666 	.word	0x404ca666

080040f8 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 80040fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004100:	23c8      	movs	r3, #200	@ 0xc8
 8004102:	4904      	ldr	r1, [pc, #16]	@ (8004114 <dmp_load_motion_driver_firmware+0x1c>)
 8004104:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 8004108:	f7ff fc8a 	bl	8003a20 <mpu_load_firmware>
 800410c:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 800410e:	4618      	mov	r0, r3
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	0800cce4 	.word	0x0800cce4

08004118 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b088      	sub	sp, #32
 800411c:	af00      	add	r7, sp, #0
 800411e:	4603      	mov	r3, r0
 8004120:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 8004122:	4a6e      	ldr	r2, [pc, #440]	@ (80042dc <dmp_set_orientation+0x1c4>)
 8004124:	f107 0314 	add.w	r3, r7, #20
 8004128:	6812      	ldr	r2, [r2, #0]
 800412a:	4611      	mov	r1, r2
 800412c:	8019      	strh	r1, [r3, #0]
 800412e:	3302      	adds	r3, #2
 8004130:	0c12      	lsrs	r2, r2, #16
 8004132:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8004134:	4a6a      	ldr	r2, [pc, #424]	@ (80042e0 <dmp_set_orientation+0x1c8>)
 8004136:	f107 0310 	add.w	r3, r7, #16
 800413a:	6812      	ldr	r2, [r2, #0]
 800413c:	4611      	mov	r1, r2
 800413e:	8019      	strh	r1, [r3, #0]
 8004140:	3302      	adds	r3, #2
 8004142:	0c12      	lsrs	r2, r2, #16
 8004144:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 8004146:	4a67      	ldr	r2, [pc, #412]	@ (80042e4 <dmp_set_orientation+0x1cc>)
 8004148:	f107 030c 	add.w	r3, r7, #12
 800414c:	6812      	ldr	r2, [r2, #0]
 800414e:	4611      	mov	r1, r2
 8004150:	8019      	strh	r1, [r3, #0]
 8004152:	3302      	adds	r3, #2
 8004154:	0c12      	lsrs	r2, r2, #16
 8004156:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 8004158:	4a63      	ldr	r2, [pc, #396]	@ (80042e8 <dmp_set_orientation+0x1d0>)
 800415a:	f107 0308 	add.w	r3, r7, #8
 800415e:	6812      	ldr	r2, [r2, #0]
 8004160:	4611      	mov	r1, r2
 8004162:	8019      	strh	r1, [r3, #0]
 8004164:	3302      	adds	r3, #2
 8004166:	0c12      	lsrs	r2, r2, #16
 8004168:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 800416a:	88fb      	ldrh	r3, [r7, #6]
 800416c:	f003 0303 	and.w	r3, r3, #3
 8004170:	3320      	adds	r3, #32
 8004172:	443b      	add	r3, r7
 8004174:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8004178:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 800417a:	88fb      	ldrh	r3, [r7, #6]
 800417c:	08db      	lsrs	r3, r3, #3
 800417e:	b29b      	uxth	r3, r3
 8004180:	f003 0303 	and.w	r3, r3, #3
 8004184:	3320      	adds	r3, #32
 8004186:	443b      	add	r3, r7
 8004188:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800418c:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 800418e:	88fb      	ldrh	r3, [r7, #6]
 8004190:	099b      	lsrs	r3, r3, #6
 8004192:	b29b      	uxth	r3, r3
 8004194:	f003 0303 	and.w	r3, r3, #3
 8004198:	3320      	adds	r3, #32
 800419a:	443b      	add	r3, r7
 800419c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80041a0:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 80041a2:	88fb      	ldrh	r3, [r7, #6]
 80041a4:	f003 0303 	and.w	r3, r3, #3
 80041a8:	3320      	adds	r3, #32
 80041aa:	443b      	add	r3, r7
 80041ac:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80041b0:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 80041b2:	88fb      	ldrh	r3, [r7, #6]
 80041b4:	08db      	lsrs	r3, r3, #3
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	f003 0303 	and.w	r3, r3, #3
 80041bc:	3320      	adds	r3, #32
 80041be:	443b      	add	r3, r7
 80041c0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80041c4:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 80041c6:	88fb      	ldrh	r3, [r7, #6]
 80041c8:	099b      	lsrs	r3, r3, #6
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	f003 0303 	and.w	r3, r3, #3
 80041d0:	3320      	adds	r3, #32
 80041d2:	443b      	add	r3, r7
 80041d4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80041d8:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 80041da:	f107 031c 	add.w	r3, r7, #28
 80041de:	461a      	mov	r2, r3
 80041e0:	2103      	movs	r1, #3
 80041e2:	f240 4026 	movw	r0, #1062	@ 0x426
 80041e6:	f7ff fb77 	bl	80038d8 <mpu_write_mem>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d002      	beq.n	80041f6 <dmp_set_orientation+0xde>
        return -1;
 80041f0:	f04f 33ff 	mov.w	r3, #4294967295
 80041f4:	e06e      	b.n	80042d4 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 80041f6:	f107 0318 	add.w	r3, r7, #24
 80041fa:	461a      	mov	r2, r3
 80041fc:	2103      	movs	r1, #3
 80041fe:	f240 402a 	movw	r0, #1066	@ 0x42a
 8004202:	f7ff fb69 	bl	80038d8 <mpu_write_mem>
 8004206:	4603      	mov	r3, r0
 8004208:	2b00      	cmp	r3, #0
 800420a:	d002      	beq.n	8004212 <dmp_set_orientation+0xfa>
        return -1;
 800420c:	f04f 33ff 	mov.w	r3, #4294967295
 8004210:	e060      	b.n	80042d4 <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 8004212:	f107 031c 	add.w	r3, r7, #28
 8004216:	f107 020c 	add.w	r2, r7, #12
 800421a:	6812      	ldr	r2, [r2, #0]
 800421c:	4611      	mov	r1, r2
 800421e:	8019      	strh	r1, [r3, #0]
 8004220:	3302      	adds	r3, #2
 8004222:	0c12      	lsrs	r2, r2, #16
 8004224:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 8004226:	f107 0318 	add.w	r3, r7, #24
 800422a:	f107 0208 	add.w	r2, r7, #8
 800422e:	6812      	ldr	r2, [r2, #0]
 8004230:	4611      	mov	r1, r2
 8004232:	8019      	strh	r1, [r3, #0]
 8004234:	3302      	adds	r3, #2
 8004236:	0c12      	lsrs	r2, r2, #16
 8004238:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 800423a:	88fb      	ldrh	r3, [r7, #6]
 800423c:	f003 0304 	and.w	r3, r3, #4
 8004240:	2b00      	cmp	r3, #0
 8004242:	d009      	beq.n	8004258 <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 8004244:	7f3b      	ldrb	r3, [r7, #28]
 8004246:	f043 0301 	orr.w	r3, r3, #1
 800424a:	b2db      	uxtb	r3, r3
 800424c:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 800424e:	7e3b      	ldrb	r3, [r7, #24]
 8004250:	f043 0301 	orr.w	r3, r3, #1
 8004254:	b2db      	uxtb	r3, r3
 8004256:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 8004258:	88fb      	ldrh	r3, [r7, #6]
 800425a:	f003 0320 	and.w	r3, r3, #32
 800425e:	2b00      	cmp	r3, #0
 8004260:	d009      	beq.n	8004276 <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 8004262:	7f7b      	ldrb	r3, [r7, #29]
 8004264:	f043 0301 	orr.w	r3, r3, #1
 8004268:	b2db      	uxtb	r3, r3
 800426a:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 800426c:	7e7b      	ldrb	r3, [r7, #25]
 800426e:	f043 0301 	orr.w	r3, r3, #1
 8004272:	b2db      	uxtb	r3, r3
 8004274:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 8004276:	88fb      	ldrh	r3, [r7, #6]
 8004278:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800427c:	2b00      	cmp	r3, #0
 800427e:	d009      	beq.n	8004294 <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 8004280:	7fbb      	ldrb	r3, [r7, #30]
 8004282:	f043 0301 	orr.w	r3, r3, #1
 8004286:	b2db      	uxtb	r3, r3
 8004288:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 800428a:	7ebb      	ldrb	r3, [r7, #26]
 800428c:	f043 0301 	orr.w	r3, r3, #1
 8004290:	b2db      	uxtb	r3, r3
 8004292:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8004294:	f107 031c 	add.w	r3, r7, #28
 8004298:	461a      	mov	r2, r3
 800429a:	2103      	movs	r1, #3
 800429c:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 80042a0:	f7ff fb1a 	bl	80038d8 <mpu_write_mem>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d002      	beq.n	80042b0 <dmp_set_orientation+0x198>
        return -1;
 80042aa:	f04f 33ff 	mov.w	r3, #4294967295
 80042ae:	e011      	b.n	80042d4 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 80042b0:	f107 0318 	add.w	r3, r7, #24
 80042b4:	461a      	mov	r2, r3
 80042b6:	2103      	movs	r1, #3
 80042b8:	f240 4031 	movw	r0, #1073	@ 0x431
 80042bc:	f7ff fb0c 	bl	80038d8 <mpu_write_mem>
 80042c0:	4603      	mov	r3, r0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d002      	beq.n	80042cc <dmp_set_orientation+0x1b4>
        return -1;
 80042c6:	f04f 33ff 	mov.w	r3, #4294967295
 80042ca:	e003      	b.n	80042d4 <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 80042cc:	4a07      	ldr	r2, [pc, #28]	@ (80042ec <dmp_set_orientation+0x1d4>)
 80042ce:	88fb      	ldrh	r3, [r7, #6]
 80042d0:	8113      	strh	r3, [r2, #8]
    return 0;
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3720      	adds	r7, #32
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}
 80042dc:	0800c57c 	.word	0x0800c57c
 80042e0:	0800c580 	.word	0x0800c580
 80042e4:	0800c584 	.word	0x0800c584
 80042e8:	0800c588 	.word	0x0800c588
 80042ec:	20000108 	.word	0x20000108

080042f0 <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 80042f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042f4:	b08c      	sub	sp, #48	@ 0x30
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 80042fa:	4b80      	ldr	r3, [pc, #512]	@ (80044fc <dmp_set_gyro_bias+0x20c>)
 80042fc:	891b      	ldrh	r3, [r3, #8]
 80042fe:	f003 0303 	and.w	r3, r3, #3
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	69fa      	ldr	r2, [r7, #28]
 8004306:	4413      	add	r3, r2
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 800430c:	4b7b      	ldr	r3, [pc, #492]	@ (80044fc <dmp_set_gyro_bias+0x20c>)
 800430e:	891b      	ldrh	r3, [r3, #8]
 8004310:	f003 0304 	and.w	r3, r3, #4
 8004314:	2b00      	cmp	r3, #0
 8004316:	d002      	beq.n	800431e <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 8004318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800431a:	425b      	negs	r3, r3
 800431c:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 800431e:	4b77      	ldr	r3, [pc, #476]	@ (80044fc <dmp_set_gyro_bias+0x20c>)
 8004320:	891b      	ldrh	r3, [r3, #8]
 8004322:	08db      	lsrs	r3, r3, #3
 8004324:	b29b      	uxth	r3, r3
 8004326:	f003 0303 	and.w	r3, r3, #3
 800432a:	009b      	lsls	r3, r3, #2
 800432c:	69fa      	ldr	r2, [r7, #28]
 800432e:	4413      	add	r3, r2
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 8004334:	4b71      	ldr	r3, [pc, #452]	@ (80044fc <dmp_set_gyro_bias+0x20c>)
 8004336:	891b      	ldrh	r3, [r3, #8]
 8004338:	f003 0320 	and.w	r3, r3, #32
 800433c:	2b00      	cmp	r3, #0
 800433e:	d002      	beq.n	8004346 <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 8004340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004342:	425b      	negs	r3, r3
 8004344:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8004346:	4b6d      	ldr	r3, [pc, #436]	@ (80044fc <dmp_set_gyro_bias+0x20c>)
 8004348:	891b      	ldrh	r3, [r3, #8]
 800434a:	099b      	lsrs	r3, r3, #6
 800434c:	b29b      	uxth	r3, r3
 800434e:	f003 0303 	and.w	r3, r3, #3
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	69fa      	ldr	r2, [r7, #28]
 8004356:	4413      	add	r3, r2
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 800435c:	4b67      	ldr	r3, [pc, #412]	@ (80044fc <dmp_set_gyro_bias+0x20c>)
 800435e:	891b      	ldrh	r3, [r3, #8]
 8004360:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004364:	2b00      	cmp	r3, #0
 8004366:	d002      	beq.n	800436e <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 8004368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800436a:	425b      	negs	r3, r3
 800436c:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 800436e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004370:	17da      	asrs	r2, r3, #31
 8004372:	613b      	str	r3, [r7, #16]
 8004374:	617a      	str	r2, [r7, #20]
 8004376:	4b62      	ldr	r3, [pc, #392]	@ (8004500 <dmp_set_gyro_bias+0x210>)
 8004378:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800437c:	460a      	mov	r2, r1
 800437e:	fb03 f202 	mul.w	r2, r3, r2
 8004382:	2300      	movs	r3, #0
 8004384:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8004388:	4601      	mov	r1, r0
 800438a:	fb01 f303 	mul.w	r3, r1, r3
 800438e:	4413      	add	r3, r2
 8004390:	4a5b      	ldr	r2, [pc, #364]	@ (8004500 <dmp_set_gyro_bias+0x210>)
 8004392:	6939      	ldr	r1, [r7, #16]
 8004394:	fba1 ab02 	umull	sl, fp, r1, r2
 8004398:	445b      	add	r3, fp
 800439a:	469b      	mov	fp, r3
 800439c:	f04f 0200 	mov.w	r2, #0
 80043a0:	f04f 0300 	mov.w	r3, #0
 80043a4:	ea4f 729a 	mov.w	r2, sl, lsr #30
 80043a8:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 80043ac:	ea4f 73ab 	mov.w	r3, fp, asr #30
 80043b0:	4613      	mov	r3, r2
 80043b2:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 80043b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043b6:	17da      	asrs	r2, r3, #31
 80043b8:	60bb      	str	r3, [r7, #8]
 80043ba:	60fa      	str	r2, [r7, #12]
 80043bc:	4b50      	ldr	r3, [pc, #320]	@ (8004500 <dmp_set_gyro_bias+0x210>)
 80043be:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80043c2:	465a      	mov	r2, fp
 80043c4:	fb03 f202 	mul.w	r2, r3, r2
 80043c8:	2300      	movs	r3, #0
 80043ca:	4651      	mov	r1, sl
 80043cc:	fb01 f303 	mul.w	r3, r1, r3
 80043d0:	4413      	add	r3, r2
 80043d2:	4a4b      	ldr	r2, [pc, #300]	@ (8004500 <dmp_set_gyro_bias+0x210>)
 80043d4:	4651      	mov	r1, sl
 80043d6:	fba1 8902 	umull	r8, r9, r1, r2
 80043da:	444b      	add	r3, r9
 80043dc:	4699      	mov	r9, r3
 80043de:	f04f 0200 	mov.w	r2, #0
 80043e2:	f04f 0300 	mov.w	r3, #0
 80043e6:	ea4f 7298 	mov.w	r2, r8, lsr #30
 80043ea:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 80043ee:	ea4f 73a9 	mov.w	r3, r9, asr #30
 80043f2:	4613      	mov	r3, r2
 80043f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 80043f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043f8:	17da      	asrs	r2, r3, #31
 80043fa:	603b      	str	r3, [r7, #0]
 80043fc:	607a      	str	r2, [r7, #4]
 80043fe:	4b40      	ldr	r3, [pc, #256]	@ (8004500 <dmp_set_gyro_bias+0x210>)
 8004400:	e9d7 8900 	ldrd	r8, r9, [r7]
 8004404:	464a      	mov	r2, r9
 8004406:	fb03 f202 	mul.w	r2, r3, r2
 800440a:	2300      	movs	r3, #0
 800440c:	4641      	mov	r1, r8
 800440e:	fb01 f303 	mul.w	r3, r1, r3
 8004412:	4413      	add	r3, r2
 8004414:	4a3a      	ldr	r2, [pc, #232]	@ (8004500 <dmp_set_gyro_bias+0x210>)
 8004416:	4641      	mov	r1, r8
 8004418:	fba1 4502 	umull	r4, r5, r1, r2
 800441c:	442b      	add	r3, r5
 800441e:	461d      	mov	r5, r3
 8004420:	f04f 0200 	mov.w	r2, #0
 8004424:	f04f 0300 	mov.w	r3, #0
 8004428:	0fa2      	lsrs	r2, r4, #30
 800442a:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 800442e:	17ab      	asrs	r3, r5, #30
 8004430:	4613      	mov	r3, r2
 8004432:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 8004434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004436:	161b      	asrs	r3, r3, #24
 8004438:	b2db      	uxtb	r3, r3
 800443a:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 800443e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004440:	141b      	asrs	r3, r3, #16
 8004442:	b2db      	uxtb	r3, r3
 8004444:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 8004448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800444a:	121b      	asrs	r3, r3, #8
 800444c:	b2db      	uxtb	r3, r3
 800444e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 8004452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004454:	b2db      	uxtb	r3, r3
 8004456:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 800445a:	f107 0320 	add.w	r3, r7, #32
 800445e:	461a      	mov	r2, r3
 8004460:	2104      	movs	r1, #4
 8004462:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 8004466:	f7ff fa37 	bl	80038d8 <mpu_write_mem>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d002      	beq.n	8004476 <dmp_set_gyro_bias+0x186>
        return -1;
 8004470:	f04f 33ff 	mov.w	r3, #4294967295
 8004474:	e03c      	b.n	80044f0 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8004476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004478:	161b      	asrs	r3, r3, #24
 800447a:	b2db      	uxtb	r3, r3
 800447c:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 8004480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004482:	141b      	asrs	r3, r3, #16
 8004484:	b2db      	uxtb	r3, r3
 8004486:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 800448a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800448c:	121b      	asrs	r3, r3, #8
 800448e:	b2db      	uxtb	r3, r3
 8004490:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 8004494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004496:	b2db      	uxtb	r3, r3
 8004498:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 800449c:	f107 0320 	add.w	r3, r7, #32
 80044a0:	461a      	mov	r2, r3
 80044a2:	2104      	movs	r1, #4
 80044a4:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 80044a8:	f7ff fa16 	bl	80038d8 <mpu_write_mem>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d002      	beq.n	80044b8 <dmp_set_gyro_bias+0x1c8>
        return -1;
 80044b2:	f04f 33ff 	mov.w	r3, #4294967295
 80044b6:	e01b      	b.n	80044f0 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 80044b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044ba:	161b      	asrs	r3, r3, #24
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 80044c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044c4:	141b      	asrs	r3, r3, #16
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 80044cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044ce:	121b      	asrs	r3, r3, #8
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 80044d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 80044de:	f107 0320 	add.w	r3, r7, #32
 80044e2:	461a      	mov	r2, r3
 80044e4:	2104      	movs	r1, #4
 80044e6:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 80044ea:	f7ff f9f5 	bl	80038d8 <mpu_write_mem>
 80044ee:	4603      	mov	r3, r0
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3730      	adds	r7, #48	@ 0x30
 80044f4:	46bd      	mov	sp, r7
 80044f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044fa:	bf00      	nop
 80044fc:	20000108 	.word	0x20000108
 8004500:	02cae309 	.word	0x02cae309

08004504 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8004504:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004508:	b094      	sub	sp, #80	@ 0x50
 800450a:	af00      	add	r7, sp, #0
 800450c:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 800450e:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8004512:	4618      	mov	r0, r3
 8004514:	f7fe f916 	bl	8002744 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 8004518:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800451a:	b29b      	uxth	r3, r3
 800451c:	2200      	movs	r2, #0
 800451e:	613b      	str	r3, [r7, #16]
 8004520:	617a      	str	r2, [r7, #20]
 8004522:	f04f 0200 	mov.w	r2, #0
 8004526:	f04f 0300 	mov.w	r3, #0
 800452a:	6979      	ldr	r1, [r7, #20]
 800452c:	03cb      	lsls	r3, r1, #15
 800452e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004532:	4684      	mov	ip, r0
 8004534:	ea43 435c 	orr.w	r3, r3, ip, lsr #17
 8004538:	4601      	mov	r1, r0
 800453a:	03ca      	lsls	r2, r1, #15
 800453c:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();

    accel_bias_body[0] = bias[dmp.orient & 3];
 8004540:	4b71      	ldr	r3, [pc, #452]	@ (8004708 <dmp_set_accel_bias+0x204>)
 8004542:	891b      	ldrh	r3, [r3, #8]
 8004544:	f003 0303 	and.w	r3, r3, #3
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800454c:	4413      	add	r3, r2
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 8004552:	4b6d      	ldr	r3, [pc, #436]	@ (8004708 <dmp_set_accel_bias+0x204>)
 8004554:	891b      	ldrh	r3, [r3, #8]
 8004556:	f003 0304 	and.w	r3, r3, #4
 800455a:	2b00      	cmp	r3, #0
 800455c:	d002      	beq.n	8004564 <dmp_set_accel_bias+0x60>
        accel_bias_body[0] *= -1;
 800455e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004560:	425b      	negs	r3, r3
 8004562:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8004564:	4b68      	ldr	r3, [pc, #416]	@ (8004708 <dmp_set_accel_bias+0x204>)
 8004566:	891b      	ldrh	r3, [r3, #8]
 8004568:	08db      	lsrs	r3, r3, #3
 800456a:	b29b      	uxth	r3, r3
 800456c:	f003 0303 	and.w	r3, r3, #3
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004574:	4413      	add	r3, r2
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 800457a:	4b63      	ldr	r3, [pc, #396]	@ (8004708 <dmp_set_accel_bias+0x204>)
 800457c:	891b      	ldrh	r3, [r3, #8]
 800457e:	f003 0320 	and.w	r3, r3, #32
 8004582:	2b00      	cmp	r3, #0
 8004584:	d002      	beq.n	800458c <dmp_set_accel_bias+0x88>
        accel_bias_body[1] *= -1;
 8004586:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004588:	425b      	negs	r3, r3
 800458a:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 800458c:	4b5e      	ldr	r3, [pc, #376]	@ (8004708 <dmp_set_accel_bias+0x204>)
 800458e:	891b      	ldrh	r3, [r3, #8]
 8004590:	099b      	lsrs	r3, r3, #6
 8004592:	b29b      	uxth	r3, r3
 8004594:	f003 0303 	and.w	r3, r3, #3
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800459c:	4413      	add	r3, r2
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 80045a2:	4b59      	ldr	r3, [pc, #356]	@ (8004708 <dmp_set_accel_bias+0x204>)
 80045a4:	891b      	ldrh	r3, [r3, #8]
 80045a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d002      	beq.n	80045b4 <dmp_set_accel_bias+0xb0>
        accel_bias_body[2] *= -1;
 80045ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045b0:	425b      	negs	r3, r3
 80045b2:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 80045b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045b6:	17da      	asrs	r2, r3, #31
 80045b8:	61bb      	str	r3, [r7, #24]
 80045ba:	61fa      	str	r2, [r7, #28]
 80045bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80045be:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80045c2:	460a      	mov	r2, r1
 80045c4:	fb02 f203 	mul.w	r2, r2, r3
 80045c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045ca:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80045ce:	4601      	mov	r1, r0
 80045d0:	fb01 f303 	mul.w	r3, r1, r3
 80045d4:	4413      	add	r3, r2
 80045d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80045d8:	69b9      	ldr	r1, [r7, #24]
 80045da:	fba2 ab01 	umull	sl, fp, r2, r1
 80045de:	445b      	add	r3, fp
 80045e0:	469b      	mov	fp, r3
 80045e2:	f04f 0200 	mov.w	r2, #0
 80045e6:	f04f 0300 	mov.w	r3, #0
 80045ea:	ea4f 729a 	mov.w	r2, sl, lsr #30
 80045ee:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 80045f2:	ea4f 73ab 	mov.w	r3, fp, asr #30
 80045f6:	4613      	mov	r3, r2
 80045f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 80045fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045fc:	17da      	asrs	r2, r3, #31
 80045fe:	60bb      	str	r3, [r7, #8]
 8004600:	60fa      	str	r2, [r7, #12]
 8004602:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004604:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004608:	465a      	mov	r2, fp
 800460a:	fb02 f203 	mul.w	r2, r2, r3
 800460e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004610:	4651      	mov	r1, sl
 8004612:	fb01 f303 	mul.w	r3, r1, r3
 8004616:	4413      	add	r3, r2
 8004618:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800461a:	4651      	mov	r1, sl
 800461c:	fba2 8901 	umull	r8, r9, r2, r1
 8004620:	444b      	add	r3, r9
 8004622:	4699      	mov	r9, r3
 8004624:	f04f 0200 	mov.w	r2, #0
 8004628:	f04f 0300 	mov.w	r3, #0
 800462c:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8004630:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8004634:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8004638:	4613      	mov	r3, r2
 800463a:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 800463c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800463e:	17da      	asrs	r2, r3, #31
 8004640:	603b      	str	r3, [r7, #0]
 8004642:	607a      	str	r2, [r7, #4]
 8004644:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004646:	e9d7 8900 	ldrd	r8, r9, [r7]
 800464a:	464a      	mov	r2, r9
 800464c:	fb02 f203 	mul.w	r2, r2, r3
 8004650:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004652:	4641      	mov	r1, r8
 8004654:	fb01 f303 	mul.w	r3, r1, r3
 8004658:	4413      	add	r3, r2
 800465a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800465c:	4641      	mov	r1, r8
 800465e:	fba2 4501 	umull	r4, r5, r2, r1
 8004662:	442b      	add	r3, r5
 8004664:	461d      	mov	r5, r3
 8004666:	f04f 0200 	mov.w	r2, #0
 800466a:	f04f 0300 	mov.w	r3, #0
 800466e:	0fa2      	lsrs	r2, r4, #30
 8004670:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8004674:	17ab      	asrs	r3, r5, #30
 8004676:	4613      	mov	r3, r2
 8004678:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 800467a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800467c:	161b      	asrs	r3, r3, #24
 800467e:	b2db      	uxtb	r3, r3
 8004680:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 8004684:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004686:	141b      	asrs	r3, r3, #16
 8004688:	b2db      	uxtb	r3, r3
 800468a:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 800468e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004690:	121b      	asrs	r3, r3, #8
 8004692:	b2db      	uxtb	r3, r3
 8004694:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 8004698:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800469a:	b2db      	uxtb	r3, r3
 800469c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 80046a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046a2:	161b      	asrs	r3, r3, #24
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 80046aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046ac:	141b      	asrs	r3, r3, #16
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 80046b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046b6:	121b      	asrs	r3, r3, #8
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 80046be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 80046c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046c8:	161b      	asrs	r3, r3, #24
 80046ca:	b2db      	uxtb	r3, r3
 80046cc:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 80046d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046d2:	141b      	asrs	r3, r3, #16
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 80046da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046dc:	121b      	asrs	r3, r3, #8
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 80046e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 80046ec:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80046f0:	461a      	mov	r2, r3
 80046f2:	210c      	movs	r1, #12
 80046f4:	f44f 7025 	mov.w	r0, #660	@ 0x294
 80046f8:	f7ff f8ee 	bl	80038d8 <mpu_write_mem>
 80046fc:	4603      	mov	r3, r0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3750      	adds	r7, #80	@ 0x50
 8004702:	46bd      	mov	sp, r7
 8004704:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004708:	20000108 	.word	0x20000108

0800470c <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b088      	sub	sp, #32
 8004710:	af00      	add	r7, sp, #0
 8004712:	4603      	mov	r3, r0
 8004714:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8004716:	4a1f      	ldr	r2, [pc, #124]	@ (8004794 <dmp_set_fifo_rate+0x88>)
 8004718:	f107 0310 	add.w	r3, r7, #16
 800471c:	ca07      	ldmia	r2, {r0, r1, r2}
 800471e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 8004722:	88fb      	ldrh	r3, [r7, #6]
 8004724:	2bc8      	cmp	r3, #200	@ 0xc8
 8004726:	d902      	bls.n	800472e <dmp_set_fifo_rate+0x22>
        return -1;
 8004728:	f04f 33ff 	mov.w	r3, #4294967295
 800472c:	e02e      	b.n	800478c <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 800472e:	88fb      	ldrh	r3, [r7, #6]
 8004730:	22c8      	movs	r2, #200	@ 0xc8
 8004732:	fb92 f3f3 	sdiv	r3, r2, r3
 8004736:	b29b      	uxth	r3, r3
 8004738:	3b01      	subs	r3, #1
 800473a:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 800473c:	8bfb      	ldrh	r3, [r7, #30]
 800473e:	0a1b      	lsrs	r3, r3, #8
 8004740:	b29b      	uxth	r3, r3
 8004742:	b2db      	uxtb	r3, r3
 8004744:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 8004746:	8bfb      	ldrh	r3, [r7, #30]
 8004748:	b2db      	uxtb	r3, r3
 800474a:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 800474c:	f107 0308 	add.w	r3, r7, #8
 8004750:	461a      	mov	r2, r3
 8004752:	2102      	movs	r1, #2
 8004754:	f240 2016 	movw	r0, #534	@ 0x216
 8004758:	f7ff f8be 	bl	80038d8 <mpu_write_mem>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d002      	beq.n	8004768 <dmp_set_fifo_rate+0x5c>
        return -1;
 8004762:	f04f 33ff 	mov.w	r3, #4294967295
 8004766:	e011      	b.n	800478c <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8004768:	f107 0310 	add.w	r3, r7, #16
 800476c:	461a      	mov	r2, r3
 800476e:	210c      	movs	r1, #12
 8004770:	f640 20c1 	movw	r0, #2753	@ 0xac1
 8004774:	f7ff f8b0 	bl	80038d8 <mpu_write_mem>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d002      	beq.n	8004784 <dmp_set_fifo_rate+0x78>
        return -1;
 800477e:	f04f 33ff 	mov.w	r3, #4294967295
 8004782:	e003      	b.n	800478c <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 8004784:	4a04      	ldr	r2, [pc, #16]	@ (8004798 <dmp_set_fifo_rate+0x8c>)
 8004786:	88fb      	ldrh	r3, [r7, #6]
 8004788:	8193      	strh	r3, [r2, #12]
    return 0;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	3720      	adds	r7, #32
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}
 8004794:	0800c58c 	.word	0x0800c58c
 8004798:	20000108 	.word	0x20000108

0800479c <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b086      	sub	sp, #24
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	4603      	mov	r3, r0
 80047a4:	460a      	mov	r2, r1
 80047a6:	71fb      	strb	r3, [r7, #7]
 80047a8:	4613      	mov	r3, r2
 80047aa:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 80047ac:	79fb      	ldrb	r3, [r7, #7]
 80047ae:	f003 0307 	and.w	r3, r3, #7
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d003      	beq.n	80047be <dmp_set_tap_thresh+0x22>
 80047b6:	88bb      	ldrh	r3, [r7, #4]
 80047b8:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80047bc:	d902      	bls.n	80047c4 <dmp_set_tap_thresh+0x28>
        return -1;
 80047be:	f04f 33ff 	mov.w	r3, #4294967295
 80047c2:	e107      	b.n	80049d4 <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 80047c4:	88bb      	ldrh	r3, [r7, #4]
 80047c6:	4618      	mov	r0, r3
 80047c8:	f7fc fa5c 	bl	8000c84 <__aeabi_ui2f>
 80047cc:	4603      	mov	r3, r0
 80047ce:	4983      	ldr	r1, [pc, #524]	@ (80049dc <dmp_set_tap_thresh+0x240>)
 80047d0:	4618      	mov	r0, r3
 80047d2:	f7fc fb63 	bl	8000e9c <__aeabi_fdiv>
 80047d6:	4603      	mov	r3, r0
 80047d8:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 80047da:	f107 030b 	add.w	r3, r7, #11
 80047de:	4618      	mov	r0, r3
 80047e0:	f7fd fdce 	bl	8002380 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 80047e4:	7afb      	ldrb	r3, [r7, #11]
 80047e6:	3b02      	subs	r3, #2
 80047e8:	2b0e      	cmp	r3, #14
 80047ea:	d879      	bhi.n	80048e0 <dmp_set_tap_thresh+0x144>
 80047ec:	a201      	add	r2, pc, #4	@ (adr r2, 80047f4 <dmp_set_tap_thresh+0x58>)
 80047ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047f2:	bf00      	nop
 80047f4:	08004831 	.word	0x08004831
 80047f8:	080048e1 	.word	0x080048e1
 80047fc:	0800485d 	.word	0x0800485d
 8004800:	080048e1 	.word	0x080048e1
 8004804:	080048e1 	.word	0x080048e1
 8004808:	080048e1 	.word	0x080048e1
 800480c:	08004889 	.word	0x08004889
 8004810:	080048e1 	.word	0x080048e1
 8004814:	080048e1 	.word	0x080048e1
 8004818:	080048e1 	.word	0x080048e1
 800481c:	080048e1 	.word	0x080048e1
 8004820:	080048e1 	.word	0x080048e1
 8004824:	080048e1 	.word	0x080048e1
 8004828:	080048e1 	.word	0x080048e1
 800482c:	080048b5 	.word	0x080048b5
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8004830:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8004834:	6938      	ldr	r0, [r7, #16]
 8004836:	f7fc fa7d 	bl	8000d34 <__aeabi_fmul>
 800483a:	4603      	mov	r3, r0
 800483c:	4618      	mov	r0, r3
 800483e:	f7fc fc65 	bl	800110c <__aeabi_f2uiz>
 8004842:	4603      	mov	r3, r0
 8004844:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 8004846:	4966      	ldr	r1, [pc, #408]	@ (80049e0 <dmp_set_tap_thresh+0x244>)
 8004848:	6938      	ldr	r0, [r7, #16]
 800484a:	f7fc fa73 	bl	8000d34 <__aeabi_fmul>
 800484e:	4603      	mov	r3, r0
 8004850:	4618      	mov	r0, r3
 8004852:	f7fc fc5b 	bl	800110c <__aeabi_f2uiz>
 8004856:	4603      	mov	r3, r0
 8004858:	82bb      	strh	r3, [r7, #20]
        break;
 800485a:	e044      	b.n	80048e6 <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 800485c:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8004860:	6938      	ldr	r0, [r7, #16]
 8004862:	f7fc fa67 	bl	8000d34 <__aeabi_fmul>
 8004866:	4603      	mov	r3, r0
 8004868:	4618      	mov	r0, r3
 800486a:	f7fc fc4f 	bl	800110c <__aeabi_f2uiz>
 800486e:	4603      	mov	r3, r0
 8004870:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 8004872:	495c      	ldr	r1, [pc, #368]	@ (80049e4 <dmp_set_tap_thresh+0x248>)
 8004874:	6938      	ldr	r0, [r7, #16]
 8004876:	f7fc fa5d 	bl	8000d34 <__aeabi_fmul>
 800487a:	4603      	mov	r3, r0
 800487c:	4618      	mov	r0, r3
 800487e:	f7fc fc45 	bl	800110c <__aeabi_f2uiz>
 8004882:	4603      	mov	r3, r0
 8004884:	82bb      	strh	r3, [r7, #20]
        break;
 8004886:	e02e      	b.n	80048e6 <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8004888:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 800488c:	6938      	ldr	r0, [r7, #16]
 800488e:	f7fc fa51 	bl	8000d34 <__aeabi_fmul>
 8004892:	4603      	mov	r3, r0
 8004894:	4618      	mov	r0, r3
 8004896:	f7fc fc39 	bl	800110c <__aeabi_f2uiz>
 800489a:	4603      	mov	r3, r0
 800489c:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 800489e:	4952      	ldr	r1, [pc, #328]	@ (80049e8 <dmp_set_tap_thresh+0x24c>)
 80048a0:	6938      	ldr	r0, [r7, #16]
 80048a2:	f7fc fa47 	bl	8000d34 <__aeabi_fmul>
 80048a6:	4603      	mov	r3, r0
 80048a8:	4618      	mov	r0, r3
 80048aa:	f7fc fc2f 	bl	800110c <__aeabi_f2uiz>
 80048ae:	4603      	mov	r3, r0
 80048b0:	82bb      	strh	r3, [r7, #20]
        break;
 80048b2:	e018      	b.n	80048e6 <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 80048b4:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 80048b8:	6938      	ldr	r0, [r7, #16]
 80048ba:	f7fc fa3b 	bl	8000d34 <__aeabi_fmul>
 80048be:	4603      	mov	r3, r0
 80048c0:	4618      	mov	r0, r3
 80048c2:	f7fc fc23 	bl	800110c <__aeabi_f2uiz>
 80048c6:	4603      	mov	r3, r0
 80048c8:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 80048ca:	4948      	ldr	r1, [pc, #288]	@ (80049ec <dmp_set_tap_thresh+0x250>)
 80048cc:	6938      	ldr	r0, [r7, #16]
 80048ce:	f7fc fa31 	bl	8000d34 <__aeabi_fmul>
 80048d2:	4603      	mov	r3, r0
 80048d4:	4618      	mov	r0, r3
 80048d6:	f7fc fc19 	bl	800110c <__aeabi_f2uiz>
 80048da:	4603      	mov	r3, r0
 80048dc:	82bb      	strh	r3, [r7, #20]
        break;
 80048de:	e002      	b.n	80048e6 <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 80048e0:	f04f 33ff 	mov.w	r3, #4294967295
 80048e4:	e076      	b.n	80049d4 <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 80048e6:	8afb      	ldrh	r3, [r7, #22]
 80048e8:	0a1b      	lsrs	r3, r3, #8
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 80048f0:	8afb      	ldrh	r3, [r7, #22]
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 80048f6:	8abb      	ldrh	r3, [r7, #20]
 80048f8:	0a1b      	lsrs	r3, r3, #8
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8004900:	8abb      	ldrh	r3, [r7, #20]
 8004902:	b2db      	uxtb	r3, r3
 8004904:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 8004906:	79fb      	ldrb	r3, [r7, #7]
 8004908:	f003 0301 	and.w	r3, r3, #1
 800490c:	2b00      	cmp	r3, #0
 800490e:	d01c      	beq.n	800494a <dmp_set_tap_thresh+0x1ae>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8004910:	f107 030c 	add.w	r3, r7, #12
 8004914:	461a      	mov	r2, r3
 8004916:	2102      	movs	r1, #2
 8004918:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 800491c:	f7fe ffdc 	bl	80038d8 <mpu_write_mem>
 8004920:	4603      	mov	r3, r0
 8004922:	2b00      	cmp	r3, #0
 8004924:	d002      	beq.n	800492c <dmp_set_tap_thresh+0x190>
            return -1;
 8004926:	f04f 33ff 	mov.w	r3, #4294967295
 800492a:	e053      	b.n	80049d4 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 800492c:	f107 030c 	add.w	r3, r7, #12
 8004930:	3302      	adds	r3, #2
 8004932:	461a      	mov	r2, r3
 8004934:	2102      	movs	r1, #2
 8004936:	f44f 7092 	mov.w	r0, #292	@ 0x124
 800493a:	f7fe ffcd 	bl	80038d8 <mpu_write_mem>
 800493e:	4603      	mov	r3, r0
 8004940:	2b00      	cmp	r3, #0
 8004942:	d002      	beq.n	800494a <dmp_set_tap_thresh+0x1ae>
            return -1;
 8004944:	f04f 33ff 	mov.w	r3, #4294967295
 8004948:	e044      	b.n	80049d4 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y) {
 800494a:	79fb      	ldrb	r3, [r7, #7]
 800494c:	f003 0302 	and.w	r3, r3, #2
 8004950:	2b00      	cmp	r3, #0
 8004952:	d01c      	beq.n	800498e <dmp_set_tap_thresh+0x1f2>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8004954:	f107 030c 	add.w	r3, r7, #12
 8004958:	461a      	mov	r2, r3
 800495a:	2102      	movs	r1, #2
 800495c:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 8004960:	f7fe ffba 	bl	80038d8 <mpu_write_mem>
 8004964:	4603      	mov	r3, r0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d002      	beq.n	8004970 <dmp_set_tap_thresh+0x1d4>
            return -1;
 800496a:	f04f 33ff 	mov.w	r3, #4294967295
 800496e:	e031      	b.n	80049d4 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8004970:	f107 030c 	add.w	r3, r7, #12
 8004974:	3302      	adds	r3, #2
 8004976:	461a      	mov	r2, r3
 8004978:	2102      	movs	r1, #2
 800497a:	f44f 7094 	mov.w	r0, #296	@ 0x128
 800497e:	f7fe ffab 	bl	80038d8 <mpu_write_mem>
 8004982:	4603      	mov	r3, r0
 8004984:	2b00      	cmp	r3, #0
 8004986:	d002      	beq.n	800498e <dmp_set_tap_thresh+0x1f2>
            return -1;
 8004988:	f04f 33ff 	mov.w	r3, #4294967295
 800498c:	e022      	b.n	80049d4 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z) {
 800498e:	79fb      	ldrb	r3, [r7, #7]
 8004990:	f003 0304 	and.w	r3, r3, #4
 8004994:	2b00      	cmp	r3, #0
 8004996:	d01c      	beq.n	80049d2 <dmp_set_tap_thresh+0x236>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8004998:	f107 030c 	add.w	r3, r7, #12
 800499c:	461a      	mov	r2, r3
 800499e:	2102      	movs	r1, #2
 80049a0:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 80049a4:	f7fe ff98 	bl	80038d8 <mpu_write_mem>
 80049a8:	4603      	mov	r3, r0
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d002      	beq.n	80049b4 <dmp_set_tap_thresh+0x218>
            return -1;
 80049ae:	f04f 33ff 	mov.w	r3, #4294967295
 80049b2:	e00f      	b.n	80049d4 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 80049b4:	f107 030c 	add.w	r3, r7, #12
 80049b8:	3302      	adds	r3, #2
 80049ba:	461a      	mov	r2, r3
 80049bc:	2102      	movs	r1, #2
 80049be:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80049c2:	f7fe ff89 	bl	80038d8 <mpu_write_mem>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d002      	beq.n	80049d2 <dmp_set_tap_thresh+0x236>
            return -1;
 80049cc:	f04f 33ff 	mov.w	r3, #4294967295
 80049d0:	e000      	b.n	80049d4 <dmp_set_tap_thresh+0x238>
    }
    return 0;
 80049d2:	2300      	movs	r3, #0
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3718      	adds	r7, #24
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	43480000 	.word	0x43480000
 80049e0:	46400000 	.word	0x46400000
 80049e4:	45c00000 	.word	0x45c00000
 80049e8:	45400000 	.word	0x45400000
 80049ec:	44c00000 	.word	0x44c00000

080049f0 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	4603      	mov	r3, r0
 80049f8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 80049fa:	2300      	movs	r3, #0
 80049fc:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 80049fe:	79fb      	ldrb	r3, [r7, #7]
 8004a00:	f003 0301 	and.w	r3, r3, #1
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d004      	beq.n	8004a12 <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8004a08:	7bfb      	ldrb	r3, [r7, #15]
 8004a0a:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 8004a12:	79fb      	ldrb	r3, [r7, #7]
 8004a14:	f003 0302 	and.w	r3, r3, #2
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d004      	beq.n	8004a26 <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 8004a1c:	7bfb      	ldrb	r3, [r7, #15]
 8004a1e:	f043 030c 	orr.w	r3, r3, #12
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8004a26:	79fb      	ldrb	r3, [r7, #7]
 8004a28:	f003 0304 	and.w	r3, r3, #4
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d004      	beq.n	8004a3a <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8004a30:	7bfb      	ldrb	r3, [r7, #15]
 8004a32:	f043 0303 	orr.w	r3, r3, #3
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8004a3a:	f107 030f 	add.w	r3, r7, #15
 8004a3e:	461a      	mov	r2, r3
 8004a40:	2101      	movs	r1, #1
 8004a42:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 8004a46:	f7fe ff47 	bl	80038d8 <mpu_write_mem>
 8004a4a:	4603      	mov	r3, r0
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3710      	adds	r7, #16
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b084      	sub	sp, #16
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8004a5e:	79fb      	ldrb	r3, [r7, #7]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d102      	bne.n	8004a6a <dmp_set_tap_count+0x16>
        min_taps = 1;
 8004a64:	2301      	movs	r3, #1
 8004a66:	71fb      	strb	r3, [r7, #7]
 8004a68:	e004      	b.n	8004a74 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8004a6a:	79fb      	ldrb	r3, [r7, #7]
 8004a6c:	2b04      	cmp	r3, #4
 8004a6e:	d901      	bls.n	8004a74 <dmp_set_tap_count+0x20>
        min_taps = 4;
 8004a70:	2304      	movs	r3, #4
 8004a72:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 8004a74:	79fb      	ldrb	r3, [r7, #7]
 8004a76:	3b01      	subs	r3, #1
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8004a7c:	f107 030f 	add.w	r3, r7, #15
 8004a80:	461a      	mov	r2, r3
 8004a82:	2101      	movs	r1, #1
 8004a84:	f240 104f 	movw	r0, #335	@ 0x14f
 8004a88:	f7fe ff26 	bl	80038d8 <mpu_write_mem>
 8004a8c:	4603      	mov	r3, r0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
	...

08004a98 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b084      	sub	sp, #16
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8004aa2:	88fb      	ldrh	r3, [r7, #6]
 8004aa4:	4a0c      	ldr	r2, [pc, #48]	@ (8004ad8 <dmp_set_tap_time+0x40>)
 8004aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8004aaa:	089b      	lsrs	r3, r3, #2
 8004aac:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004aae:	89fb      	ldrh	r3, [r7, #14]
 8004ab0:	0a1b      	lsrs	r3, r3, #8
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004ab8:	89fb      	ldrh	r3, [r7, #14]
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8004abe:	f107 030c 	add.w	r3, r7, #12
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	2102      	movs	r1, #2
 8004ac6:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 8004aca:	f7fe ff05 	bl	80038d8 <mpu_write_mem>
 8004ace:	4603      	mov	r3, r0
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3710      	adds	r7, #16
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}
 8004ad8:	cccccccd 	.word	0xcccccccd

08004adc <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8004ae6:	88fb      	ldrh	r3, [r7, #6]
 8004ae8:	4a0c      	ldr	r2, [pc, #48]	@ (8004b1c <dmp_set_tap_time_multi+0x40>)
 8004aea:	fba2 2303 	umull	r2, r3, r2, r3
 8004aee:	089b      	lsrs	r3, r3, #2
 8004af0:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004af2:	89fb      	ldrh	r3, [r7, #14]
 8004af4:	0a1b      	lsrs	r3, r3, #8
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004afc:	89fb      	ldrh	r3, [r7, #14]
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 8004b02:	f107 030c 	add.w	r3, r7, #12
 8004b06:	461a      	mov	r2, r3
 8004b08:	2102      	movs	r1, #2
 8004b0a:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 8004b0e:	f7fe fee3 	bl	80038d8 <mpu_write_mem>
 8004b12:	4603      	mov	r3, r0
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3710      	adds	r7, #16
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	cccccccd 	.word	0xcccccccd

08004b20 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	460b      	mov	r3, r1
 8004b2a:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	4a13      	ldr	r2, [pc, #76]	@ (8004b7c <dmp_set_shake_reject_thresh+0x5c>)
 8004b30:	fb82 1203 	smull	r1, r2, r2, r3
 8004b34:	1192      	asrs	r2, r2, #6
 8004b36:	17db      	asrs	r3, r3, #31
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	887a      	ldrh	r2, [r7, #2]
 8004b3c:	fb02 f303 	mul.w	r3, r2, r3
 8004b40:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	161b      	asrs	r3, r3, #24
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	141b      	asrs	r3, r3, #16
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	121b      	asrs	r3, r3, #8
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 8004b60:	f107 0308 	add.w	r3, r7, #8
 8004b64:	461a      	mov	r2, r3
 8004b66:	2104      	movs	r1, #4
 8004b68:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 8004b6c:	f7fe feb4 	bl	80038d8 <mpu_write_mem>
 8004b70:	4603      	mov	r3, r0
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	10624dd3 	.word	0x10624dd3

08004b80 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	4603      	mov	r3, r0
 8004b88:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8004b8a:	88fb      	ldrh	r3, [r7, #6]
 8004b8c:	4a0c      	ldr	r2, [pc, #48]	@ (8004bc0 <dmp_set_shake_reject_time+0x40>)
 8004b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b92:	089b      	lsrs	r3, r3, #2
 8004b94:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8004b96:	88fb      	ldrh	r3, [r7, #6]
 8004b98:	0a1b      	lsrs	r3, r3, #8
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8004ba0:	88fb      	ldrh	r3, [r7, #6]
 8004ba2:	b2db      	uxtb	r3, r3
 8004ba4:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 8004ba6:	f107 030c 	add.w	r3, r7, #12
 8004baa:	461a      	mov	r2, r3
 8004bac:	2102      	movs	r1, #2
 8004bae:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 8004bb2:	f7fe fe91 	bl	80038d8 <mpu_write_mem>
 8004bb6:	4603      	mov	r3, r0
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3710      	adds	r7, #16
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	cccccccd 	.word	0xcccccccd

08004bc4 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	4603      	mov	r3, r0
 8004bcc:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8004bce:	88fb      	ldrh	r3, [r7, #6]
 8004bd0:	4a0c      	ldr	r2, [pc, #48]	@ (8004c04 <dmp_set_shake_reject_timeout+0x40>)
 8004bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd6:	089b      	lsrs	r3, r3, #2
 8004bd8:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8004bda:	88fb      	ldrh	r3, [r7, #6]
 8004bdc:	0a1b      	lsrs	r3, r3, #8
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8004be4:	88fb      	ldrh	r3, [r7, #6]
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 8004bea:	f107 030c 	add.w	r3, r7, #12
 8004bee:	461a      	mov	r2, r3
 8004bf0:	2102      	movs	r1, #2
 8004bf2:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 8004bf6:	f7fe fe6f 	bl	80038d8 <mpu_write_mem>
 8004bfa:	4603      	mov	r3, r0
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3710      	adds	r7, #16
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	cccccccd 	.word	0xcccccccd

08004c08 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b086      	sub	sp, #24
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	4603      	mov	r3, r0
 8004c10:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 8004c12:	2302      	movs	r3, #2
 8004c14:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 8004c16:	23ca      	movs	r3, #202	@ 0xca
 8004c18:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 8004c1a:	23e3      	movs	r3, #227	@ 0xe3
 8004c1c:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 8004c1e:	2309      	movs	r3, #9
 8004c20:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 8004c22:	f107 030c 	add.w	r3, r7, #12
 8004c26:	461a      	mov	r2, r3
 8004c28:	2104      	movs	r1, #4
 8004c2a:	2068      	movs	r0, #104	@ 0x68
 8004c2c:	f7fe fe54 	bl	80038d8 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 8004c30:	23a3      	movs	r3, #163	@ 0xa3
 8004c32:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8004c34:	88fb      	ldrh	r3, [r7, #6]
 8004c36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d006      	beq.n	8004c4c <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 8004c3e:	23c0      	movs	r3, #192	@ 0xc0
 8004c40:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 8004c42:	23c8      	movs	r3, #200	@ 0xc8
 8004c44:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 8004c46:	23c2      	movs	r3, #194	@ 0xc2
 8004c48:	73fb      	strb	r3, [r7, #15]
 8004c4a:	e005      	b.n	8004c58 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 8004c4c:	23a3      	movs	r3, #163	@ 0xa3
 8004c4e:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 8004c50:	23a3      	movs	r3, #163	@ 0xa3
 8004c52:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 8004c54:	23a3      	movs	r3, #163	@ 0xa3
 8004c56:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004c58:	88fb      	ldrh	r3, [r7, #6]
 8004c5a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d006      	beq.n	8004c70 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 8004c62:	23c4      	movs	r3, #196	@ 0xc4
 8004c64:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 8004c66:	23cc      	movs	r3, #204	@ 0xcc
 8004c68:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 8004c6a:	23c6      	movs	r3, #198	@ 0xc6
 8004c6c:	74bb      	strb	r3, [r7, #18]
 8004c6e:	e005      	b.n	8004c7c <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 8004c70:	23a3      	movs	r3, #163	@ 0xa3
 8004c72:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 8004c74:	23a3      	movs	r3, #163	@ 0xa3
 8004c76:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 8004c78:	23a3      	movs	r3, #163	@ 0xa3
 8004c7a:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 8004c7c:	23a3      	movs	r3, #163	@ 0xa3
 8004c7e:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 8004c80:	23a3      	movs	r3, #163	@ 0xa3
 8004c82:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 8004c84:	23a3      	movs	r3, #163	@ 0xa3
 8004c86:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 8004c88:	f107 030c 	add.w	r3, r7, #12
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	210a      	movs	r1, #10
 8004c90:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 8004c94:	f7fe fe20 	bl	80038d8 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004c98:	88fb      	ldrh	r3, [r7, #6]
 8004c9a:	f003 0303 	and.w	r3, r3, #3
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d002      	beq.n	8004ca8 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 8004ca2:	2320      	movs	r3, #32
 8004ca4:	733b      	strb	r3, [r7, #12]
 8004ca6:	e001      	b.n	8004cac <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 8004ca8:	23d8      	movs	r3, #216	@ 0xd8
 8004caa:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 8004cac:	f107 030c 	add.w	r3, r7, #12
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	2101      	movs	r1, #1
 8004cb4:	f640 20b6 	movw	r0, #2742	@ 0xab6
 8004cb8:	f7fe fe0e 	bl	80038d8 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 8004cbc:	88fb      	ldrh	r3, [r7, #6]
 8004cbe:	f003 0320 	and.w	r3, r3, #32
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d003      	beq.n	8004cce <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 8004cc6:	2001      	movs	r0, #1
 8004cc8:	f000 f8c6 	bl	8004e58 <dmp_enable_gyro_cal>
 8004ccc:	e002      	b.n	8004cd4 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 8004cce:	2000      	movs	r0, #0
 8004cd0:	f000 f8c2 	bl	8004e58 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004cd4:	88fb      	ldrh	r3, [r7, #6]
 8004cd6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d01d      	beq.n	8004d1a <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 8004cde:	88fb      	ldrh	r3, [r7, #6]
 8004ce0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d008      	beq.n	8004cfa <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 8004ce8:	23b2      	movs	r3, #178	@ 0xb2
 8004cea:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 8004cec:	238b      	movs	r3, #139	@ 0x8b
 8004cee:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 8004cf0:	23b6      	movs	r3, #182	@ 0xb6
 8004cf2:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8004cf4:	239b      	movs	r3, #155	@ 0x9b
 8004cf6:	73fb      	strb	r3, [r7, #15]
 8004cf8:	e007      	b.n	8004d0a <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 8004cfa:	23b0      	movs	r3, #176	@ 0xb0
 8004cfc:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 8004cfe:	2380      	movs	r3, #128	@ 0x80
 8004d00:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 8004d02:	23b4      	movs	r3, #180	@ 0xb4
 8004d04:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 8004d06:	2390      	movs	r3, #144	@ 0x90
 8004d08:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 8004d0a:	f107 030c 	add.w	r3, r7, #12
 8004d0e:	461a      	mov	r2, r3
 8004d10:	2104      	movs	r1, #4
 8004d12:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 8004d16:	f7fe fddf 	bl	80038d8 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 8004d1a:	88fb      	ldrh	r3, [r7, #6]
 8004d1c:	f003 0301 	and.w	r3, r3, #1
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d025      	beq.n	8004d70 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 8004d24:	23f8      	movs	r3, #248	@ 0xf8
 8004d26:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8004d28:	f107 030c 	add.w	r3, r7, #12
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	2101      	movs	r1, #1
 8004d30:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004d34:	f7fe fdd0 	bl	80038d8 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 8004d38:	21fa      	movs	r1, #250	@ 0xfa
 8004d3a:	2007      	movs	r0, #7
 8004d3c:	f7ff fd2e 	bl	800479c <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 8004d40:	2007      	movs	r0, #7
 8004d42:	f7ff fe55 	bl	80049f0 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 8004d46:	2001      	movs	r0, #1
 8004d48:	f7ff fe84 	bl	8004a54 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 8004d4c:	2064      	movs	r0, #100	@ 0x64
 8004d4e:	f7ff fea3 	bl	8004a98 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 8004d52:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004d56:	f7ff fec1 	bl	8004adc <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 8004d5a:	21c8      	movs	r1, #200	@ 0xc8
 8004d5c:	483c      	ldr	r0, [pc, #240]	@ (8004e50 <dmp_enable_feature+0x248>)
 8004d5e:	f7ff fedf 	bl	8004b20 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 8004d62:	2028      	movs	r0, #40	@ 0x28
 8004d64:	f7ff ff0c 	bl	8004b80 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 8004d68:	200a      	movs	r0, #10
 8004d6a:	f7ff ff2b 	bl	8004bc4 <dmp_set_shake_reject_timeout>
 8004d6e:	e009      	b.n	8004d84 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 8004d70:	23d8      	movs	r3, #216	@ 0xd8
 8004d72:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8004d74:	f107 030c 	add.w	r3, r7, #12
 8004d78:	461a      	mov	r2, r3
 8004d7a:	2101      	movs	r1, #1
 8004d7c:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004d80:	f7fe fdaa 	bl	80038d8 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 8004d84:	88fb      	ldrh	r3, [r7, #6]
 8004d86:	f003 0302 	and.w	r3, r3, #2
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d002      	beq.n	8004d94 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 8004d8e:	23d9      	movs	r3, #217	@ 0xd9
 8004d90:	733b      	strb	r3, [r7, #12]
 8004d92:	e001      	b.n	8004d98 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 8004d94:	23d8      	movs	r3, #216	@ 0xd8
 8004d96:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 8004d98:	f107 030c 	add.w	r3, r7, #12
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	2101      	movs	r1, #1
 8004da0:	f240 703d 	movw	r0, #1853	@ 0x73d
 8004da4:	f7fe fd98 	bl	80038d8 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 8004da8:	88fb      	ldrh	r3, [r7, #6]
 8004daa:	f003 0304 	and.w	r3, r3, #4
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d003      	beq.n	8004dba <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 8004db2:	2001      	movs	r0, #1
 8004db4:	f000 f880 	bl	8004eb8 <dmp_enable_lp_quat>
 8004db8:	e002      	b.n	8004dc0 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 8004dba:	2000      	movs	r0, #0
 8004dbc:	f000 f87c 	bl	8004eb8 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 8004dc0:	88fb      	ldrh	r3, [r7, #6]
 8004dc2:	f003 0310 	and.w	r3, r3, #16
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d003      	beq.n	8004dd2 <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 8004dca:	2001      	movs	r0, #1
 8004dcc:	f000 f89b 	bl	8004f06 <dmp_enable_6x_lp_quat>
 8004dd0:	e002      	b.n	8004dd8 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 8004dd2:	2000      	movs	r0, #0
 8004dd4:	f000 f897 	bl	8004f06 <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 8004dd8:	88fb      	ldrh	r3, [r7, #6]
 8004dda:	f043 0308 	orr.w	r3, r3, #8
 8004dde:	b29a      	uxth	r2, r3
 8004de0:	4b1c      	ldr	r3, [pc, #112]	@ (8004e54 <dmp_enable_feature+0x24c>)
 8004de2:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 8004de4:	f7fd f940 	bl	8002068 <mpu_reset_fifo>

    dmp.packet_length = 0;
 8004de8:	4b1a      	ldr	r3, [pc, #104]	@ (8004e54 <dmp_enable_feature+0x24c>)
 8004dea:	2200      	movs	r2, #0
 8004dec:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 8004dee:	88fb      	ldrh	r3, [r7, #6]
 8004df0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d005      	beq.n	8004e04 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 8004df8:	4b16      	ldr	r3, [pc, #88]	@ (8004e54 <dmp_enable_feature+0x24c>)
 8004dfa:	7b9b      	ldrb	r3, [r3, #14]
 8004dfc:	3306      	adds	r3, #6
 8004dfe:	b2da      	uxtb	r2, r3
 8004e00:	4b14      	ldr	r3, [pc, #80]	@ (8004e54 <dmp_enable_feature+0x24c>)
 8004e02:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8004e04:	88fb      	ldrh	r3, [r7, #6]
 8004e06:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d005      	beq.n	8004e1a <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 8004e0e:	4b11      	ldr	r3, [pc, #68]	@ (8004e54 <dmp_enable_feature+0x24c>)
 8004e10:	7b9b      	ldrb	r3, [r3, #14]
 8004e12:	3306      	adds	r3, #6
 8004e14:	b2da      	uxtb	r2, r3
 8004e16:	4b0f      	ldr	r3, [pc, #60]	@ (8004e54 <dmp_enable_feature+0x24c>)
 8004e18:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 8004e1a:	88fb      	ldrh	r3, [r7, #6]
 8004e1c:	f003 0314 	and.w	r3, r3, #20
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d005      	beq.n	8004e30 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 8004e24:	4b0b      	ldr	r3, [pc, #44]	@ (8004e54 <dmp_enable_feature+0x24c>)
 8004e26:	7b9b      	ldrb	r3, [r3, #14]
 8004e28:	3310      	adds	r3, #16
 8004e2a:	b2da      	uxtb	r2, r3
 8004e2c:	4b09      	ldr	r3, [pc, #36]	@ (8004e54 <dmp_enable_feature+0x24c>)
 8004e2e:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004e30:	88fb      	ldrh	r3, [r7, #6]
 8004e32:	f003 0303 	and.w	r3, r3, #3
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d005      	beq.n	8004e46 <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 8004e3a:	4b06      	ldr	r3, [pc, #24]	@ (8004e54 <dmp_enable_feature+0x24c>)
 8004e3c:	7b9b      	ldrb	r3, [r3, #14]
 8004e3e:	3304      	adds	r3, #4
 8004e40:	b2da      	uxtb	r2, r3
 8004e42:	4b04      	ldr	r3, [pc, #16]	@ (8004e54 <dmp_enable_feature+0x24c>)
 8004e44:	739a      	strb	r2, [r3, #14]

    return 0;
 8004e46:	2300      	movs	r3, #0
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3718      	adds	r7, #24
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	02cae309 	.word	0x02cae309
 8004e54:	20000108 	.word	0x20000108

08004e58 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b088      	sub	sp, #32
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	4603      	mov	r3, r0
 8004e60:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 8004e62:	79fb      	ldrb	r3, [r7, #7]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d00f      	beq.n	8004e88 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 8004e68:	4a11      	ldr	r2, [pc, #68]	@ (8004eb0 <dmp_enable_gyro_cal+0x58>)
 8004e6a:	f107 0314 	add.w	r3, r7, #20
 8004e6e:	ca07      	ldmia	r2, {r0, r1, r2}
 8004e70:	c303      	stmia	r3!, {r0, r1}
 8004e72:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8004e74:	f107 0314 	add.w	r3, r7, #20
 8004e78:	461a      	mov	r2, r3
 8004e7a:	2109      	movs	r1, #9
 8004e7c:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8004e80:	f7fe fd2a 	bl	80038d8 <mpu_write_mem>
 8004e84:	4603      	mov	r3, r0
 8004e86:	e00e      	b.n	8004ea6 <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 8004e88:	4a0a      	ldr	r2, [pc, #40]	@ (8004eb4 <dmp_enable_gyro_cal+0x5c>)
 8004e8a:	f107 0308 	add.w	r3, r7, #8
 8004e8e:	ca07      	ldmia	r2, {r0, r1, r2}
 8004e90:	c303      	stmia	r3!, {r0, r1}
 8004e92:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8004e94:	f107 0308 	add.w	r3, r7, #8
 8004e98:	461a      	mov	r2, r3
 8004e9a:	2109      	movs	r1, #9
 8004e9c:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8004ea0:	f7fe fd1a 	bl	80038d8 <mpu_write_mem>
 8004ea4:	4603      	mov	r3, r0
    }
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3720      	adds	r7, #32
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	0800c598 	.word	0x0800c598
 8004eb4:	0800c5a4 	.word	0x0800c5a4

08004eb8 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8004ec2:	79fb      	ldrb	r3, [r7, #7]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d008      	beq.n	8004eda <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 8004ec8:	23c0      	movs	r3, #192	@ 0xc0
 8004eca:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 8004ecc:	23c2      	movs	r3, #194	@ 0xc2
 8004ece:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 8004ed0:	23c4      	movs	r3, #196	@ 0xc4
 8004ed2:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 8004ed4:	23c6      	movs	r3, #198	@ 0xc6
 8004ed6:	73fb      	strb	r3, [r7, #15]
 8004ed8:	e006      	b.n	8004ee8 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 8004eda:	f107 030c 	add.w	r3, r7, #12
 8004ede:	2204      	movs	r2, #4
 8004ee0:	218b      	movs	r1, #139	@ 0x8b
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f005 fafa 	bl	800a4dc <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 8004ee8:	f107 030c 	add.w	r3, r7, #12
 8004eec:	461a      	mov	r2, r3
 8004eee:	2104      	movs	r1, #4
 8004ef0:	f640 2098 	movw	r0, #2712	@ 0xa98
 8004ef4:	f7fe fcf0 	bl	80038d8 <mpu_write_mem>

    return mpu_reset_fifo();
 8004ef8:	f7fd f8b6 	bl	8002068 <mpu_reset_fifo>
 8004efc:	4603      	mov	r3, r0
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3710      	adds	r7, #16
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}

08004f06 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 8004f06:	b580      	push	{r7, lr}
 8004f08:	b084      	sub	sp, #16
 8004f0a:	af00      	add	r7, sp, #0
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8004f10:	79fb      	ldrb	r3, [r7, #7]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d008      	beq.n	8004f28 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 8004f16:	2320      	movs	r3, #32
 8004f18:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 8004f1a:	2328      	movs	r3, #40	@ 0x28
 8004f1c:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 8004f1e:	2330      	movs	r3, #48	@ 0x30
 8004f20:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 8004f22:	2338      	movs	r3, #56	@ 0x38
 8004f24:	73fb      	strb	r3, [r7, #15]
 8004f26:	e006      	b.n	8004f36 <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 8004f28:	f107 030c 	add.w	r3, r7, #12
 8004f2c:	2204      	movs	r2, #4
 8004f2e:	21a3      	movs	r1, #163	@ 0xa3
 8004f30:	4618      	mov	r0, r3
 8004f32:	f005 fad3 	bl	800a4dc <memset>

    mpu_write_mem(CFG_8, 4, regs);
 8004f36:	f107 030c 	add.w	r3, r7, #12
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	2104      	movs	r1, #4
 8004f3e:	f640 209e 	movw	r0, #2718	@ 0xa9e
 8004f42:	f7fe fcc9 	bl	80038d8 <mpu_write_mem>

    return mpu_reset_fifo();
 8004f46:	f7fd f88f 	bl	8002068 <mpu_reset_fifo>
 8004f4a:	4603      	mov	r3, r0
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3710      	adds	r7, #16
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	3303      	adds	r3, #3
 8004f60:	781b      	ldrb	r3, [r3, #0]
 8004f62:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004f66:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	3303      	adds	r3, #3
 8004f6c:	781b      	ldrb	r3, [r3, #0]
 8004f6e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f72:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	3301      	adds	r3, #1
 8004f78:	781b      	ldrb	r3, [r3, #0]
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d012      	beq.n	8004fa8 <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 8004f82:	7bbb      	ldrb	r3, [r7, #14]
 8004f84:	08db      	lsrs	r3, r3, #3
 8004f86:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 8004f88:	7bbb      	ldrb	r3, [r7, #14]
 8004f8a:	f003 0307 	and.w	r3, r3, #7
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	3301      	adds	r3, #1
 8004f92:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 8004f94:	4b10      	ldr	r3, [pc, #64]	@ (8004fd8 <decode_gesture+0x84>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d005      	beq.n	8004fa8 <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 8004f9c:	4b0e      	ldr	r3, [pc, #56]	@ (8004fd8 <decode_gesture+0x84>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	7b39      	ldrb	r1, [r7, #12]
 8004fa2:	7b7a      	ldrb	r2, [r7, #13]
 8004fa4:	4610      	mov	r0, r2
 8004fa6:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	3301      	adds	r3, #1
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	f003 0308 	and.w	r3, r3, #8
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d00a      	beq.n	8004fcc <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 8004fb6:	4b08      	ldr	r3, [pc, #32]	@ (8004fd8 <decode_gesture+0x84>)
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d006      	beq.n	8004fcc <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 8004fbe:	4b06      	ldr	r3, [pc, #24]	@ (8004fd8 <decode_gesture+0x84>)
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	7bfa      	ldrb	r2, [r7, #15]
 8004fc4:	0992      	lsrs	r2, r2, #6
 8004fc6:	b2d2      	uxtb	r2, r2
 8004fc8:	4610      	mov	r0, r2
 8004fca:	4798      	blx	r3
    }

    return 0;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3710      	adds	r7, #16
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	20000108 	.word	0x20000108

08004fdc <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b092      	sub	sp, #72	@ 0x48
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	607a      	str	r2, [r7, #4]
 8004fe8:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 8004fea:	2300      	movs	r3, #0
 8004fec:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    /* TODO: sensors[0] only changes when dmp_enable_feature is called. We can
     * cache this value and save some cycles.
     */
    sensors[0] = 0;
 8004ff0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 8004ff6:	4bb1      	ldr	r3, [pc, #708]	@ (80052bc <dmp_read_fifo+0x2e0>)
 8004ff8:	7b9b      	ldrb	r3, [r3, #14]
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f107 0320 	add.w	r3, r7, #32
 8005000:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005002:	4619      	mov	r1, r3
 8005004:	f7fd fcc4 	bl	8002990 <mpu_read_fifo_stream>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d002      	beq.n	8005014 <dmp_read_fifo+0x38>
        return -1;
 800500e:	f04f 33ff 	mov.w	r3, #4294967295
 8005012:	e14e      	b.n	80052b2 <dmp_read_fifo+0x2d6>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 8005014:	4ba9      	ldr	r3, [pc, #676]	@ (80052bc <dmp_read_fifo+0x2e0>)
 8005016:	895b      	ldrh	r3, [r3, #10]
 8005018:	f003 0314 	and.w	r3, r3, #20
 800501c:	2b00      	cmp	r3, #0
 800501e:	f000 808a 	beq.w	8005136 <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8005022:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005026:	061a      	lsls	r2, r3, #24
 8005028:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800502c:	041b      	lsls	r3, r3, #16
 800502e:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8005030:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005034:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8005036:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8005038:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800503c:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8005042:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005046:	061a      	lsls	r2, r3, #24
 8005048:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800504c:	041b      	lsls	r3, r3, #16
 800504e:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8005050:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005054:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8005056:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8005058:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800505c:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8005062:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8005064:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8005066:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800506a:	061a      	lsls	r2, r3, #24
 800506c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005070:	041b      	lsls	r3, r3, #16
 8005072:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8005074:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005078:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800507a:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 800507c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005080:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8005086:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8005088:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800508a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800508e:	061a      	lsls	r2, r3, #24
 8005090:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005094:	041b      	lsls	r3, r3, #16
 8005096:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8005098:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800509c:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800509e:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 80050a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80050a4:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 80050aa:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80050ac:	601a      	str	r2, [r3, #0]
        ii += 16;
 80050ae:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80050b2:	3310      	adds	r3, #16
 80050b4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	141b      	asrs	r3, r3, #16
 80050be:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	3304      	adds	r3, #4
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	141b      	asrs	r3, r3, #16
 80050c8:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	3308      	adds	r3, #8
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	141b      	asrs	r3, r3, #16
 80050d2:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	330c      	adds	r3, #12
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	141b      	asrs	r3, r3, #16
 80050dc:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	fb03 f202 	mul.w	r2, r3, r2
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	6979      	ldr	r1, [r7, #20]
 80050ea:	fb01 f303 	mul.w	r3, r1, r3
 80050ee:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	69b9      	ldr	r1, [r7, #24]
 80050f4:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 80050f8:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	69f9      	ldr	r1, [r7, #28]
 80050fe:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8005102:	4413      	add	r3, r2
 8005104:	643b      	str	r3, [r7, #64]	@ 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 8005106:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005108:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800510c:	db03      	blt.n	8005116 <dmp_read_fifo+0x13a>
 800510e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005110:	f1b3 5f88 	cmp.w	r3, #285212672	@ 0x11000000
 8005114:	dd07      	ble.n	8005126 <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 8005116:	f7fc ffa7 	bl	8002068 <mpu_reset_fifo>
            sensors[0] = 0;
 800511a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800511c:	2200      	movs	r2, #0
 800511e:	801a      	strh	r2, [r3, #0]
            return -1;
 8005120:	f04f 33ff 	mov.w	r3, #4294967295
 8005124:	e0c5      	b.n	80052b2 <dmp_read_fifo+0x2d6>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 8005126:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005128:	f9b3 3000 	ldrsh.w	r3, [r3]
 800512c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005130:	b21a      	sxth	r2, r3
 8005132:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005134:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8005136:	4b61      	ldr	r3, [pc, #388]	@ (80052bc <dmp_read_fifo+0x2e0>)
 8005138:	895b      	ldrh	r3, [r3, #10]
 800513a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800513e:	2b00      	cmp	r3, #0
 8005140:	d04f      	beq.n	80051e2 <dmp_read_fifo+0x206>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8005142:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005146:	3348      	adds	r3, #72	@ 0x48
 8005148:	443b      	add	r3, r7
 800514a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800514e:	b21b      	sxth	r3, r3
 8005150:	021b      	lsls	r3, r3, #8
 8005152:	b21a      	sxth	r2, r3
 8005154:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005158:	3301      	adds	r3, #1
 800515a:	3348      	adds	r3, #72	@ 0x48
 800515c:	443b      	add	r3, r7
 800515e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005162:	b21b      	sxth	r3, r3
 8005164:	4313      	orrs	r3, r2
 8005166:	b21a      	sxth	r2, r3
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 800516c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005170:	3302      	adds	r3, #2
 8005172:	3348      	adds	r3, #72	@ 0x48
 8005174:	443b      	add	r3, r7
 8005176:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800517a:	b21b      	sxth	r3, r3
 800517c:	021b      	lsls	r3, r3, #8
 800517e:	b219      	sxth	r1, r3
 8005180:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005184:	3303      	adds	r3, #3
 8005186:	3348      	adds	r3, #72	@ 0x48
 8005188:	443b      	add	r3, r7
 800518a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800518e:	b21a      	sxth	r2, r3
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	3302      	adds	r3, #2
 8005194:	430a      	orrs	r2, r1
 8005196:	b212      	sxth	r2, r2
 8005198:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 800519a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800519e:	3304      	adds	r3, #4
 80051a0:	3348      	adds	r3, #72	@ 0x48
 80051a2:	443b      	add	r3, r7
 80051a4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80051a8:	b21b      	sxth	r3, r3
 80051aa:	021b      	lsls	r3, r3, #8
 80051ac:	b219      	sxth	r1, r3
 80051ae:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80051b2:	3305      	adds	r3, #5
 80051b4:	3348      	adds	r3, #72	@ 0x48
 80051b6:	443b      	add	r3, r7
 80051b8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80051bc:	b21a      	sxth	r2, r3
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	3304      	adds	r3, #4
 80051c2:	430a      	orrs	r2, r1
 80051c4:	b212      	sxth	r2, r2
 80051c6:	801a      	strh	r2, [r3, #0]
        ii += 6;
 80051c8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80051cc:	3306      	adds	r3, #6
 80051ce:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 80051d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80051d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80051d8:	f043 0308 	orr.w	r3, r3, #8
 80051dc:	b21a      	sxth	r2, r3
 80051de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80051e0:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 80051e2:	4b36      	ldr	r3, [pc, #216]	@ (80052bc <dmp_read_fifo+0x2e0>)
 80051e4:	895b      	ldrh	r3, [r3, #10]
 80051e6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d04f      	beq.n	800528e <dmp_read_fifo+0x2b2>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 80051ee:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80051f2:	3348      	adds	r3, #72	@ 0x48
 80051f4:	443b      	add	r3, r7
 80051f6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80051fa:	b21b      	sxth	r3, r3
 80051fc:	021b      	lsls	r3, r3, #8
 80051fe:	b21a      	sxth	r2, r3
 8005200:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005204:	3301      	adds	r3, #1
 8005206:	3348      	adds	r3, #72	@ 0x48
 8005208:	443b      	add	r3, r7
 800520a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800520e:	b21b      	sxth	r3, r3
 8005210:	4313      	orrs	r3, r2
 8005212:	b21a      	sxth	r2, r3
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 8005218:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800521c:	3302      	adds	r3, #2
 800521e:	3348      	adds	r3, #72	@ 0x48
 8005220:	443b      	add	r3, r7
 8005222:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005226:	b21b      	sxth	r3, r3
 8005228:	021b      	lsls	r3, r3, #8
 800522a:	b219      	sxth	r1, r3
 800522c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005230:	3303      	adds	r3, #3
 8005232:	3348      	adds	r3, #72	@ 0x48
 8005234:	443b      	add	r3, r7
 8005236:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800523a:	b21a      	sxth	r2, r3
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	3302      	adds	r3, #2
 8005240:	430a      	orrs	r2, r1
 8005242:	b212      	sxth	r2, r2
 8005244:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8005246:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800524a:	3304      	adds	r3, #4
 800524c:	3348      	adds	r3, #72	@ 0x48
 800524e:	443b      	add	r3, r7
 8005250:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005254:	b21b      	sxth	r3, r3
 8005256:	021b      	lsls	r3, r3, #8
 8005258:	b219      	sxth	r1, r3
 800525a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800525e:	3305      	adds	r3, #5
 8005260:	3348      	adds	r3, #72	@ 0x48
 8005262:	443b      	add	r3, r7
 8005264:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005268:	b21a      	sxth	r2, r3
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	3304      	adds	r3, #4
 800526e:	430a      	orrs	r2, r1
 8005270:	b212      	sxth	r2, r2
 8005272:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8005274:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005278:	3306      	adds	r3, #6
 800527a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_GYRO;
 800527e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005280:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005284:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8005288:	b21a      	sxth	r2, r3
 800528a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800528c:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800528e:	4b0b      	ldr	r3, [pc, #44]	@ (80052bc <dmp_read_fifo+0x2e0>)
 8005290:	895b      	ldrh	r3, [r3, #10]
 8005292:	f003 0303 	and.w	r3, r3, #3
 8005296:	2b00      	cmp	r3, #0
 8005298:	d007      	beq.n	80052aa <dmp_read_fifo+0x2ce>
        decode_gesture(fifo_data + ii);
 800529a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800529e:	f107 0220 	add.w	r2, r7, #32
 80052a2:	4413      	add	r3, r2
 80052a4:	4618      	mov	r0, r3
 80052a6:	f7ff fe55 	bl	8004f54 <decode_gesture>

    get_ms(timestamp);
 80052aa:	6838      	ldr	r0, [r7, #0]
 80052ac:	f7fe fd5a 	bl	8003d64 <mget_ms>
    return 0;
 80052b0:	2300      	movs	r3, #0
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3748      	adds	r7, #72	@ 0x48
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}
 80052ba:	bf00      	nop
 80052bc:	20000108 	.word	0x20000108

080052c0 <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b082      	sub	sp, #8
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
	if(huart == &huart3){
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4a12      	ldr	r2, [pc, #72]	@ (8005314 <HAL_UART_RxCpltCallback+0x54>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d11c      	bne.n	800530a <HAL_UART_RxCpltCallback+0x4a>
		switch(rx_buf[0]){
 80052d0:	4b11      	ldr	r3, [pc, #68]	@ (8005318 <HAL_UART_RxCpltCallback+0x58>)
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	2b07      	cmp	r3, #7
 80052d6:	d813      	bhi.n	8005300 <HAL_UART_RxCpltCallback+0x40>
 80052d8:	a201      	add	r2, pc, #4	@ (adr r2, 80052e0 <HAL_UART_RxCpltCallback+0x20>)
 80052da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052de:	bf00      	nop
 80052e0:	08005301 	.word	0x08005301
 80052e4:	08005301 	.word	0x08005301
 80052e8:	08005301 	.word	0x08005301
 80052ec:	08005301 	.word	0x08005301
 80052f0:	08005301 	.word	0x08005301
 80052f4:	08005301 	.word	0x08005301
 80052f8:	08005301 	.word	0x08005301
 80052fc:	08005301 	.word	0x08005301
				break;
			case 0x07:
				break;
		}

		HAL_UART_Receive_IT(huart, (uint8_t *)rx_buf, 1);
 8005300:	2201      	movs	r2, #1
 8005302:	4905      	ldr	r1, [pc, #20]	@ (8005318 <HAL_UART_RxCpltCallback+0x58>)
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f004 fb27 	bl	8009958 <HAL_UART_Receive_IT>
	}
}
 800530a:	bf00      	nop
 800530c:	3708      	adds	r7, #8
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
 8005312:	bf00      	nop
 8005314:	20000730 	.word	0x20000730
 8005318:	20000138 	.word	0x20000138

0800531c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005320:	f001 fc88 	bl	8006c34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005324:	f000 f824 	bl	8005370 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005328:	f7fc fbb4 	bl	8001a94 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800532c:	f001 fbde 	bl	8006aec <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8005330:	f7fc fc40 	bl	8001bb4 <MX_I2C1_Init>
  MX_TIM3_Init();
 8005334:	f001 fa56 	bl	80067e4 <MX_TIM3_Init>
  MX_TIM1_Init();
 8005338:	f001 f972 	bl	8006620 <MX_TIM1_Init>
  MX_TIM2_Init();
 800533c:	f001 f9fe 	bl	800673c <MX_TIM2_Init>
  MX_TIM4_Init();
 8005340:	f001 fa9e 	bl	8006880 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  Project_Init();
 8005344:	f000 f85a 	bl	80053fc <Project_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      HAL_Delay(50);
 8005348:	2032      	movs	r0, #50	@ 0x32
 800534a:	f001 fcd5 	bl	8006cf8 <HAL_Delay>

      //
      mpu_dmp_get_data(&pitch, &roll, &yaw);
 800534e:	4a05      	ldr	r2, [pc, #20]	@ (8005364 <main+0x48>)
 8005350:	4905      	ldr	r1, [pc, #20]	@ (8005368 <main+0x4c>)
 8005352:	4806      	ldr	r0, [pc, #24]	@ (800536c <main+0x50>)
 8005354:	f7fe fd80 	bl	8003e58 <mpu_dmp_get_data>
      Get_Distance();
 8005358:	f001 f846 	bl	80063e8 <Get_Distance>

      //
      OLED_PRINT();
 800535c:	f000 f88c 	bl	8005478 <OLED_PRINT>
      HAL_Delay(50);
 8005360:	bf00      	nop
 8005362:	e7f1      	b.n	8005348 <main+0x2c>
 8005364:	20000120 	.word	0x20000120
 8005368:	2000011c 	.word	0x2000011c
 800536c:	20000118 	.word	0x20000118

08005370 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b090      	sub	sp, #64	@ 0x40
 8005374:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005376:	f107 0318 	add.w	r3, r7, #24
 800537a:	2228      	movs	r2, #40	@ 0x28
 800537c:	2100      	movs	r1, #0
 800537e:	4618      	mov	r0, r3
 8005380:	f005 f8ac 	bl	800a4dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005384:	1d3b      	adds	r3, r7, #4
 8005386:	2200      	movs	r2, #0
 8005388:	601a      	str	r2, [r3, #0]
 800538a:	605a      	str	r2, [r3, #4]
 800538c:	609a      	str	r2, [r3, #8]
 800538e:	60da      	str	r2, [r3, #12]
 8005390:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005392:	2301      	movs	r3, #1
 8005394:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005396:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800539a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800539c:	2300      	movs	r3, #0
 800539e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80053a0:	2301      	movs	r3, #1
 80053a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80053a4:	2302      	movs	r3, #2
 80053a6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80053a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80053ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80053ae:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80053b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80053b4:	f107 0318 	add.w	r3, r7, #24
 80053b8:	4618      	mov	r0, r3
 80053ba:	f002 fce9 	bl	8007d90 <HAL_RCC_OscConfig>
 80053be:	4603      	mov	r3, r0
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d001      	beq.n	80053c8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80053c4:	f000 f8b2 	bl	800552c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80053c8:	230f      	movs	r3, #15
 80053ca:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80053cc:	2302      	movs	r3, #2
 80053ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80053d0:	2300      	movs	r3, #0
 80053d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80053d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80053d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80053da:	2300      	movs	r3, #0
 80053dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80053de:	1d3b      	adds	r3, r7, #4
 80053e0:	2102      	movs	r1, #2
 80053e2:	4618      	mov	r0, r3
 80053e4:	f002 ff56 	bl	8008294 <HAL_RCC_ClockConfig>
 80053e8:	4603      	mov	r3, r0
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d001      	beq.n	80053f2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80053ee:	f000 f89d 	bl	800552c <Error_Handler>
  }
}
 80053f2:	bf00      	nop
 80053f4:	3740      	adds	r7, #64	@ 0x40
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
	...

080053fc <Project_Init>:

/* USER CODE BEGIN 4 */
void Project_Init(){
 80053fc:	b580      	push	{r7, lr}
 80053fe:	af00      	add	r7, sp, #0
      HAL_Delay(20);
 8005400:	2014      	movs	r0, #20
 8005402:	f001 fc79 	bl	8006cf8 <HAL_Delay>
      OLED_Init();
 8005406:	f000 fb55 	bl	8005ab4 <OLED_Init>

      MPU_Init();
 800540a:	f000 f915 	bl	8005638 <MPU_Init>
      mpu_dmp_init();
 800540e:	f7fe fcb3 	bl	8003d78 <mpu_dmp_init>

      //
      HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8005412:	2200      	movs	r2, #0
 8005414:	2100      	movs	r1, #0
 8005416:	2017      	movs	r0, #23
 8005418:	f001 fd69 	bl	8006eee <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800541c:	2017      	movs	r0, #23
 800541e:	f001 fd82 	bl	8006f26 <HAL_NVIC_EnableIRQ>

      HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8005422:	2100      	movs	r1, #0
 8005424:	480e      	ldr	r0, [pc, #56]	@ (8005460 <Project_Init+0x64>)
 8005426:	f003 f9d3 	bl	80087d0 <HAL_TIM_PWM_Start>
      HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800542a:	210c      	movs	r1, #12
 800542c:	480c      	ldr	r0, [pc, #48]	@ (8005460 <Project_Init+0x64>)
 800542e:	f003 f9cf 	bl	80087d0 <HAL_TIM_PWM_Start>
      HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8005432:	213c      	movs	r1, #60	@ 0x3c
 8005434:	480b      	ldr	r0, [pc, #44]	@ (8005464 <Project_Init+0x68>)
 8005436:	f003 fb0f 	bl	8008a58 <HAL_TIM_Encoder_Start>
      HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 800543a:	213c      	movs	r1, #60	@ 0x3c
 800543c:	480a      	ldr	r0, [pc, #40]	@ (8005468 <Project_Init+0x6c>)
 800543e:	f003 fb0b 	bl	8008a58 <HAL_TIM_Encoder_Start>

      HAL_UART_Receive_IT(&huart3, rx_buf, 1);
 8005442:	2201      	movs	r2, #1
 8005444:	4909      	ldr	r1, [pc, #36]	@ (800546c <Project_Init+0x70>)
 8005446:	480a      	ldr	r0, [pc, #40]	@ (8005470 <Project_Init+0x74>)
 8005448:	f004 fa86 	bl	8009958 <HAL_UART_Receive_IT>
      HAL_UART_Transmit(&huart3, (uint8_t *)"Hello world!\r\n", 13, 1000);
 800544c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005450:	220d      	movs	r2, #13
 8005452:	4908      	ldr	r1, [pc, #32]	@ (8005474 <Project_Init+0x78>)
 8005454:	4806      	ldr	r0, [pc, #24]	@ (8005470 <Project_Init+0x74>)
 8005456:	f004 f9f4 	bl	8009842 <HAL_UART_Transmit>


}
 800545a:	bf00      	nop
 800545c:	bd80      	pop	{r7, pc}
 800545e:	bf00      	nop
 8005460:	20000610 	.word	0x20000610
 8005464:	20000658 	.word	0x20000658
 8005468:	200006e8 	.word	0x200006e8
 800546c:	20000138 	.word	0x20000138
 8005470:	20000730 	.word	0x20000730
 8005474:	0800c5c8 	.word	0x0800c5c8

08005478 <OLED_PRINT>:

void OLED_PRINT(){
 8005478:	b580      	push	{r7, lr}
 800547a:	b082      	sub	sp, #8
 800547c:	af02      	add	r7, sp, #8
      OLED_NewFrame();
 800547e:	f000 fb75 	bl	8005b6c <OLED_NewFrame>

      PRINT(pitch,1);
 8005482:	4b20      	ldr	r3, [pc, #128]	@ (8005504 <OLED_PRINT+0x8c>)
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	2301      	movs	r3, #1
 8005488:	491f      	ldr	r1, [pc, #124]	@ (8005508 <OLED_PRINT+0x90>)
 800548a:	4820      	ldr	r0, [pc, #128]	@ (800550c <OLED_PRINT+0x94>)
 800548c:	f7fc fae6 	bl	8001a5c <my_sprintf>
 8005490:	2300      	movs	r3, #0
 8005492:	9300      	str	r3, [sp, #0]
 8005494:	4b1e      	ldr	r3, [pc, #120]	@ (8005510 <OLED_PRINT+0x98>)
 8005496:	4a1d      	ldr	r2, [pc, #116]	@ (800550c <OLED_PRINT+0x94>)
 8005498:	2101      	movs	r1, #1
 800549a:	2000      	movs	r0, #0
 800549c:	f000 fd8b 	bl	8005fb6 <OLED_PrintString>
      PRINT(roll,17);
 80054a0:	4b1c      	ldr	r3, [pc, #112]	@ (8005514 <OLED_PRINT+0x9c>)
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	2301      	movs	r3, #1
 80054a6:	491c      	ldr	r1, [pc, #112]	@ (8005518 <OLED_PRINT+0xa0>)
 80054a8:	4818      	ldr	r0, [pc, #96]	@ (800550c <OLED_PRINT+0x94>)
 80054aa:	f7fc fad7 	bl	8001a5c <my_sprintf>
 80054ae:	2300      	movs	r3, #0
 80054b0:	9300      	str	r3, [sp, #0]
 80054b2:	4b17      	ldr	r3, [pc, #92]	@ (8005510 <OLED_PRINT+0x98>)
 80054b4:	4a15      	ldr	r2, [pc, #84]	@ (800550c <OLED_PRINT+0x94>)
 80054b6:	2111      	movs	r1, #17
 80054b8:	2000      	movs	r0, #0
 80054ba:	f000 fd7c 	bl	8005fb6 <OLED_PrintString>
      PRINT(yaw,33);
 80054be:	4b17      	ldr	r3, [pc, #92]	@ (800551c <OLED_PRINT+0xa4>)
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	2301      	movs	r3, #1
 80054c4:	4916      	ldr	r1, [pc, #88]	@ (8005520 <OLED_PRINT+0xa8>)
 80054c6:	4811      	ldr	r0, [pc, #68]	@ (800550c <OLED_PRINT+0x94>)
 80054c8:	f7fc fac8 	bl	8001a5c <my_sprintf>
 80054cc:	2300      	movs	r3, #0
 80054ce:	9300      	str	r3, [sp, #0]
 80054d0:	4b0f      	ldr	r3, [pc, #60]	@ (8005510 <OLED_PRINT+0x98>)
 80054d2:	4a0e      	ldr	r2, [pc, #56]	@ (800550c <OLED_PRINT+0x94>)
 80054d4:	2121      	movs	r1, #33	@ 0x21
 80054d6:	2000      	movs	r0, #0
 80054d8:	f000 fd6d 	bl	8005fb6 <OLED_PrintString>
      PRINT(distance,48);
 80054dc:	4b11      	ldr	r3, [pc, #68]	@ (8005524 <OLED_PRINT+0xac>)
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	2301      	movs	r3, #1
 80054e2:	4911      	ldr	r1, [pc, #68]	@ (8005528 <OLED_PRINT+0xb0>)
 80054e4:	4809      	ldr	r0, [pc, #36]	@ (800550c <OLED_PRINT+0x94>)
 80054e6:	f7fc fab9 	bl	8001a5c <my_sprintf>
 80054ea:	2300      	movs	r3, #0
 80054ec:	9300      	str	r3, [sp, #0]
 80054ee:	4b08      	ldr	r3, [pc, #32]	@ (8005510 <OLED_PRINT+0x98>)
 80054f0:	4a06      	ldr	r2, [pc, #24]	@ (800550c <OLED_PRINT+0x94>)
 80054f2:	2130      	movs	r1, #48	@ 0x30
 80054f4:	2000      	movs	r0, #0
 80054f6:	f000 fd5e 	bl	8005fb6 <OLED_PrintString>

      OLED_ShowFrame();
 80054fa:	f000 fb43 	bl	8005b84 <OLED_ShowFrame>
}
 80054fe:	bf00      	nop
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}
 8005504:	20000118 	.word	0x20000118
 8005508:	0800c5d8 	.word	0x0800c5d8
 800550c:	20000124 	.word	0x20000124
 8005510:	0800cc84 	.word	0x0800cc84
 8005514:	2000011c 	.word	0x2000011c
 8005518:	0800c5e0 	.word	0x0800c5e0
 800551c:	20000120 	.word	0x20000120
 8005520:	0800c5e8 	.word	0x0800c5e8
 8005524:	20000608 	.word	0x20000608
 8005528:	0800c5f0 	.word	0x0800c5f0

0800552c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800552c:	b480      	push	{r7}
 800552e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005530:	b672      	cpsid	i
}
 8005532:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005534:	bf00      	nop
 8005536:	e7fd      	b.n	8005534 <Error_Handler+0x8>

08005538 <Motor_Start>:
	else
		return -p;
}

void Motor_Start(int moto1,int moto2)			//-100~100
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b082      	sub	sp, #8
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	6039      	str	r1, [r7, #0]
	if(moto1>0)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2b00      	cmp	r3, #0
 8005546:	dd0c      	ble.n	8005562 <Motor_Start+0x2a>
	{
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_SET);
 8005548:	2201      	movs	r2, #1
 800554a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800554e:	4823      	ldr	r0, [pc, #140]	@ (80055dc <Motor_Start+0xa4>)
 8005550:	f001 ff51 	bl	80073f6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_RESET);
 8005554:	2200      	movs	r2, #0
 8005556:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800555a:	4820      	ldr	r0, [pc, #128]	@ (80055dc <Motor_Start+0xa4>)
 800555c:	f001 ff4b 	bl	80073f6 <HAL_GPIO_WritePin>
 8005560:	e00b      	b.n	800557a <Motor_Start+0x42>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
 8005562:	2200      	movs	r2, #0
 8005564:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005568:	481c      	ldr	r0, [pc, #112]	@ (80055dc <Motor_Start+0xa4>)
 800556a:	f001 ff44 	bl	80073f6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_SET);
 800556e:	2201      	movs	r2, #1
 8005570:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005574:	4819      	ldr	r0, [pc, #100]	@ (80055dc <Motor_Start+0xa4>)
 8005576:	f001 ff3e 	bl	80073f6 <HAL_GPIO_WritePin>
	}
	__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,abs(moto1));
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8005580:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8005584:	4b16      	ldr	r3, [pc, #88]	@ (80055e0 <Motor_Start+0xa8>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	641a      	str	r2, [r3, #64]	@ 0x40
	if(moto2>0)
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	2b00      	cmp	r3, #0
 800558e:	dd0c      	ble.n	80055aa <Motor_Start+0x72>
	{
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_SET);
 8005590:	2201      	movs	r2, #1
 8005592:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005596:	4811      	ldr	r0, [pc, #68]	@ (80055dc <Motor_Start+0xa4>)
 8005598:	f001 ff2d 	bl	80073f6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_RESET);
 800559c:	2200      	movs	r2, #0
 800559e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80055a2:	480e      	ldr	r0, [pc, #56]	@ (80055dc <Motor_Start+0xa4>)
 80055a4:	f001 ff27 	bl	80073f6 <HAL_GPIO_WritePin>
 80055a8:	e00b      	b.n	80055c2 <Motor_Start+0x8a>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
 80055aa:	2200      	movs	r2, #0
 80055ac:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80055b0:	480a      	ldr	r0, [pc, #40]	@ (80055dc <Motor_Start+0xa4>)
 80055b2:	f001 ff20 	bl	80073f6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_SET);
 80055b6:	2201      	movs	r2, #1
 80055b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80055bc:	4807      	ldr	r0, [pc, #28]	@ (80055dc <Motor_Start+0xa4>)
 80055be:	f001 ff1a 	bl	80073f6 <HAL_GPIO_WritePin>
	}
	__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_1,abs(moto2));
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80055c8:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80055cc:	4b04      	ldr	r3, [pc, #16]	@ (80055e0 <Motor_Start+0xa8>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80055d2:	bf00      	nop
 80055d4:	3708      	adds	r7, #8
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	40010c00 	.word	0x40010c00
 80055e0:	20000610 	.word	0x20000610

080055e4 <Limit>:

void Limit(int *motoA,int *motoB)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b083      	sub	sp, #12
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
 80055ec:	6039      	str	r1, [r7, #0]
	if(*motoA>PWM_MAX)*motoA=PWM_MAX;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	2b64      	cmp	r3, #100	@ 0x64
 80055f4:	dd02      	ble.n	80055fc <Limit+0x18>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2264      	movs	r2, #100	@ 0x64
 80055fa:	601a      	str	r2, [r3, #0]
	if(*motoA<PWM_MIN)*motoA=PWM_MIN;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8005604:	da03      	bge.n	800560e <Limit+0x2a>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 800560c:	601a      	str	r2, [r3, #0]
	if(*motoB>PWM_MAX)*motoB=PWM_MAX;
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	2b64      	cmp	r3, #100	@ 0x64
 8005614:	dd02      	ble.n	800561c <Limit+0x38>
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	2264      	movs	r2, #100	@ 0x64
 800561a:	601a      	str	r2, [r3, #0]
	if(*motoB<PWM_MIN)*motoB=PWM_MIN;
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8005624:	da03      	bge.n	800562e <Limit+0x4a>
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 800562c:	601a      	str	r2, [r3, #0]
}
 800562e:	bf00      	nop
 8005630:	370c      	adds	r7, #12
 8005632:	46bd      	mov	sp, r7
 8005634:	bc80      	pop	{r7}
 8005636:	4770      	bx	lr

08005638 <MPU_Init>:

//MPU6050
//:0,
//    ,
uint8_t MPU_Init(void)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b082      	sub	sp, #8
 800563c:	af00      	add	r7, sp, #0
    uint8_t res;

    MPU_IIC_Init();//IIC
 800563e:	f7fc f8b7 	bl	80017b0 <IIC_GPIO_Init>
    MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X80);	//MPU6050
 8005642:	2180      	movs	r1, #128	@ 0x80
 8005644:	206b      	movs	r0, #107	@ 0x6b
 8005646:	f000 f9b7 	bl	80059b8 <MPU_Write_Byte>
    delay_ms(100);
 800564a:	2064      	movs	r0, #100	@ 0x64
 800564c:	f001 fb54 	bl	8006cf8 <HAL_Delay>
    MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X00);	//MPU6050
 8005650:	2100      	movs	r1, #0
 8005652:	206b      	movs	r0, #107	@ 0x6b
 8005654:	f000 f9b0 	bl	80059b8 <MPU_Write_Byte>
    MPU_Set_Gyro_Fsr(3);					//,2000dps
 8005658:	2003      	movs	r0, #3
 800565a:	f000 f830 	bl	80056be <MPU_Set_Gyro_Fsr>
    MPU_Set_Accel_Fsr(0);					//,2g
 800565e:	2000      	movs	r0, #0
 8005660:	f000 f83e 	bl	80056e0 <MPU_Set_Accel_Fsr>
    MPU_Set_Rate(100);						//100Hz
 8005664:	2064      	movs	r0, #100	@ 0x64
 8005666:	f000 f87d 	bl	8005764 <MPU_Set_Rate>
    MPU_Write_Byte(MPU_INT_EN_REG,0X00);	//
 800566a:	2100      	movs	r1, #0
 800566c:	2038      	movs	r0, #56	@ 0x38
 800566e:	f000 f9a3 	bl	80059b8 <MPU_Write_Byte>
    MPU_Write_Byte(MPU_USER_CTRL_REG,0X00);	//I2C
 8005672:	2100      	movs	r1, #0
 8005674:	206a      	movs	r0, #106	@ 0x6a
 8005676:	f000 f99f 	bl	80059b8 <MPU_Write_Byte>
    MPU_Write_Byte(MPU_FIFO_EN_REG,0X00);	//FIFO
 800567a:	2100      	movs	r1, #0
 800567c:	2023      	movs	r0, #35	@ 0x23
 800567e:	f000 f99b 	bl	80059b8 <MPU_Write_Byte>
    MPU_Write_Byte(MPU_INTBP_CFG_REG,0X80);	//INT
 8005682:	2180      	movs	r1, #128	@ 0x80
 8005684:	2037      	movs	r0, #55	@ 0x37
 8005686:	f000 f997 	bl	80059b8 <MPU_Write_Byte>
    res=MPU_Read_Byte(MPU_DEVICE_ID_REG);
 800568a:	2075      	movs	r0, #117	@ 0x75
 800568c:	f000 f9c4 	bl	8005a18 <MPU_Read_Byte>
 8005690:	4603      	mov	r3, r0
 8005692:	71fb      	strb	r3, [r7, #7]
    if(res==MPU_ADDR)//ID
 8005694:	79fb      	ldrb	r3, [r7, #7]
 8005696:	2b68      	cmp	r3, #104	@ 0x68
 8005698:	d10c      	bne.n	80056b4 <MPU_Init+0x7c>
    {
        MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X01);	//CLKSEL,PLL X
 800569a:	2101      	movs	r1, #1
 800569c:	206b      	movs	r0, #107	@ 0x6b
 800569e:	f000 f98b 	bl	80059b8 <MPU_Write_Byte>
        MPU_Write_Byte(MPU_PWR_MGMT2_REG,0X00);	//
 80056a2:	2100      	movs	r1, #0
 80056a4:	206c      	movs	r0, #108	@ 0x6c
 80056a6:	f000 f987 	bl	80059b8 <MPU_Write_Byte>
        MPU_Set_Rate(100);						//100Hz
 80056aa:	2064      	movs	r0, #100	@ 0x64
 80056ac:	f000 f85a 	bl	8005764 <MPU_Set_Rate>
    } else return 1;
    return 0;
 80056b0:	2300      	movs	r3, #0
 80056b2:	e000      	b.n	80056b6 <MPU_Init+0x7e>
    } else return 1;
 80056b4:	2301      	movs	r3, #1
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3708      	adds	r7, #8
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}

080056be <MPU_Set_Gyro_Fsr>:
//MPU6050
//fsr:0,250dps;1,500dps;2,1000dps;3,2000dps
//:0,
//    ,
uint8_t MPU_Set_Gyro_Fsr(uint8_t fsr)
{
 80056be:	b580      	push	{r7, lr}
 80056c0:	b082      	sub	sp, #8
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	4603      	mov	r3, r0
 80056c6:	71fb      	strb	r3, [r7, #7]
    return MPU_Write_Byte(MPU_GYRO_CFG_REG,fsr<<3);//
 80056c8:	79fb      	ldrb	r3, [r7, #7]
 80056ca:	00db      	lsls	r3, r3, #3
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	4619      	mov	r1, r3
 80056d0:	201b      	movs	r0, #27
 80056d2:	f000 f971 	bl	80059b8 <MPU_Write_Byte>
 80056d6:	4603      	mov	r3, r0
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3708      	adds	r7, #8
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}

080056e0 <MPU_Set_Accel_Fsr>:
//MPU6050
//fsr:0,2g;1,4g;2,8g;3,16g
//:0,
//    ,
uint8_t MPU_Set_Accel_Fsr(uint8_t fsr)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b082      	sub	sp, #8
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	4603      	mov	r3, r0
 80056e8:	71fb      	strb	r3, [r7, #7]
    return MPU_Write_Byte(MPU_ACCEL_CFG_REG,fsr<<3);//
 80056ea:	79fb      	ldrb	r3, [r7, #7]
 80056ec:	00db      	lsls	r3, r3, #3
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	4619      	mov	r1, r3
 80056f2:	201c      	movs	r0, #28
 80056f4:	f000 f960 	bl	80059b8 <MPU_Write_Byte>
 80056f8:	4603      	mov	r3, r0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3708      	adds	r7, #8
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}

08005702 <MPU_Set_LPF>:
//MPU6050
//lpf:(Hz)
//:0,
//    ,
uint8_t MPU_Set_LPF(uint16_t lpf)
{
 8005702:	b580      	push	{r7, lr}
 8005704:	b084      	sub	sp, #16
 8005706:	af00      	add	r7, sp, #0
 8005708:	4603      	mov	r3, r0
 800570a:	80fb      	strh	r3, [r7, #6]
    uint8_t data=0;
 800570c:	2300      	movs	r3, #0
 800570e:	73fb      	strb	r3, [r7, #15]
    if(lpf>=188)data=1;
 8005710:	88fb      	ldrh	r3, [r7, #6]
 8005712:	2bbb      	cmp	r3, #187	@ 0xbb
 8005714:	d902      	bls.n	800571c <MPU_Set_LPF+0x1a>
 8005716:	2301      	movs	r3, #1
 8005718:	73fb      	strb	r3, [r7, #15]
 800571a:	e019      	b.n	8005750 <MPU_Set_LPF+0x4e>
    else if(lpf>=98)data=2;
 800571c:	88fb      	ldrh	r3, [r7, #6]
 800571e:	2b61      	cmp	r3, #97	@ 0x61
 8005720:	d902      	bls.n	8005728 <MPU_Set_LPF+0x26>
 8005722:	2302      	movs	r3, #2
 8005724:	73fb      	strb	r3, [r7, #15]
 8005726:	e013      	b.n	8005750 <MPU_Set_LPF+0x4e>
    else if(lpf>=42)data=3;
 8005728:	88fb      	ldrh	r3, [r7, #6]
 800572a:	2b29      	cmp	r3, #41	@ 0x29
 800572c:	d902      	bls.n	8005734 <MPU_Set_LPF+0x32>
 800572e:	2303      	movs	r3, #3
 8005730:	73fb      	strb	r3, [r7, #15]
 8005732:	e00d      	b.n	8005750 <MPU_Set_LPF+0x4e>
    else if(lpf>=20)data=4;
 8005734:	88fb      	ldrh	r3, [r7, #6]
 8005736:	2b13      	cmp	r3, #19
 8005738:	d902      	bls.n	8005740 <MPU_Set_LPF+0x3e>
 800573a:	2304      	movs	r3, #4
 800573c:	73fb      	strb	r3, [r7, #15]
 800573e:	e007      	b.n	8005750 <MPU_Set_LPF+0x4e>
    else if(lpf>=10)data=5;
 8005740:	88fb      	ldrh	r3, [r7, #6]
 8005742:	2b09      	cmp	r3, #9
 8005744:	d902      	bls.n	800574c <MPU_Set_LPF+0x4a>
 8005746:	2305      	movs	r3, #5
 8005748:	73fb      	strb	r3, [r7, #15]
 800574a:	e001      	b.n	8005750 <MPU_Set_LPF+0x4e>
    else data=6;
 800574c:	2306      	movs	r3, #6
 800574e:	73fb      	strb	r3, [r7, #15]
    return MPU_Write_Byte(MPU_CFG_REG,data);//
 8005750:	7bfb      	ldrb	r3, [r7, #15]
 8005752:	4619      	mov	r1, r3
 8005754:	201a      	movs	r0, #26
 8005756:	f000 f92f 	bl	80059b8 <MPU_Write_Byte>
 800575a:	4603      	mov	r3, r0
}
 800575c:	4618      	mov	r0, r3
 800575e:	3710      	adds	r7, #16
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <MPU_Set_Rate>:
//MPU6050(Fs=1KHz)
//rate:4~1000(Hz)
//:0,
//    ,
uint8_t MPU_Set_Rate(uint16_t rate)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	4603      	mov	r3, r0
 800576c:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    if(rate>1000)rate=1000;
 800576e:	88fb      	ldrh	r3, [r7, #6]
 8005770:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005774:	d902      	bls.n	800577c <MPU_Set_Rate+0x18>
 8005776:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800577a:	80fb      	strh	r3, [r7, #6]
    if(rate<4)rate=4;
 800577c:	88fb      	ldrh	r3, [r7, #6]
 800577e:	2b03      	cmp	r3, #3
 8005780:	d801      	bhi.n	8005786 <MPU_Set_Rate+0x22>
 8005782:	2304      	movs	r3, #4
 8005784:	80fb      	strh	r3, [r7, #6]
    data=1000/rate-1;
 8005786:	88fb      	ldrh	r3, [r7, #6]
 8005788:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800578c:	fb92 f3f3 	sdiv	r3, r2, r3
 8005790:	b2db      	uxtb	r3, r3
 8005792:	3b01      	subs	r3, #1
 8005794:	73fb      	strb	r3, [r7, #15]
    data=MPU_Write_Byte(MPU_SAMPLE_RATE_REG,data);	//
 8005796:	7bfb      	ldrb	r3, [r7, #15]
 8005798:	4619      	mov	r1, r3
 800579a:	2019      	movs	r0, #25
 800579c:	f000 f90c 	bl	80059b8 <MPU_Write_Byte>
 80057a0:	4603      	mov	r3, r0
 80057a2:	73fb      	strb	r3, [r7, #15]
    return MPU_Set_LPF(rate/2);	//LPF
 80057a4:	88fb      	ldrh	r3, [r7, #6]
 80057a6:	085b      	lsrs	r3, r3, #1
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7ff ffa9 	bl	8005702 <MPU_Set_LPF>
 80057b0:	4603      	mov	r3, r0
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	3710      	adds	r7, #16
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}

080057ba <MPU_Get_Gyroscope>:
//()
//gx,gy,gz:x,y,z()
//:0,
//    ,
uint8_t MPU_Get_Gyroscope(short *gx,short *gy,short *gz)
{
 80057ba:	b580      	push	{r7, lr}
 80057bc:	b086      	sub	sp, #24
 80057be:	af00      	add	r7, sp, #0
 80057c0:	60f8      	str	r0, [r7, #12]
 80057c2:	60b9      	str	r1, [r7, #8]
 80057c4:	607a      	str	r2, [r7, #4]
    uint8_t buf[6],res;
    res=MPU_Read_Len(MPU_ADDR,MPU_GYRO_XOUTH_REG,6,buf);
 80057c6:	f107 0310 	add.w	r3, r7, #16
 80057ca:	2206      	movs	r2, #6
 80057cc:	2143      	movs	r1, #67	@ 0x43
 80057ce:	2068      	movs	r0, #104	@ 0x68
 80057d0:	f000 f89f 	bl	8005912 <MPU_Read_Len>
 80057d4:	4603      	mov	r3, r0
 80057d6:	75fb      	strb	r3, [r7, #23]
    if(res==0)
 80057d8:	7dfb      	ldrb	r3, [r7, #23]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d11d      	bne.n	800581a <MPU_Get_Gyroscope+0x60>
    {
        *gx=((uint16_t)buf[0]<<8)|buf[1];
 80057de:	7c3b      	ldrb	r3, [r7, #16]
 80057e0:	b21b      	sxth	r3, r3
 80057e2:	021b      	lsls	r3, r3, #8
 80057e4:	b21a      	sxth	r2, r3
 80057e6:	7c7b      	ldrb	r3, [r7, #17]
 80057e8:	b21b      	sxth	r3, r3
 80057ea:	4313      	orrs	r3, r2
 80057ec:	b21a      	sxth	r2, r3
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	801a      	strh	r2, [r3, #0]
        *gy=((uint16_t)buf[2]<<8)|buf[3];
 80057f2:	7cbb      	ldrb	r3, [r7, #18]
 80057f4:	b21b      	sxth	r3, r3
 80057f6:	021b      	lsls	r3, r3, #8
 80057f8:	b21a      	sxth	r2, r3
 80057fa:	7cfb      	ldrb	r3, [r7, #19]
 80057fc:	b21b      	sxth	r3, r3
 80057fe:	4313      	orrs	r3, r2
 8005800:	b21a      	sxth	r2, r3
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	801a      	strh	r2, [r3, #0]
        *gz=((uint16_t)buf[4]<<8)|buf[5];
 8005806:	7d3b      	ldrb	r3, [r7, #20]
 8005808:	b21b      	sxth	r3, r3
 800580a:	021b      	lsls	r3, r3, #8
 800580c:	b21a      	sxth	r2, r3
 800580e:	7d7b      	ldrb	r3, [r7, #21]
 8005810:	b21b      	sxth	r3, r3
 8005812:	4313      	orrs	r3, r2
 8005814:	b21a      	sxth	r2, r3
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	801a      	strh	r2, [r3, #0]
    }
    return res;;
 800581a:	7dfb      	ldrb	r3, [r7, #23]
}
 800581c:	4618      	mov	r0, r3
 800581e:	3718      	adds	r7, #24
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}

08005824 <MPU_Get_Accelerometer>:
//()
//gx,gy,gz:x,y,z()
//:0,
//    ,
uint8_t MPU_Get_Accelerometer(short *ax,short *ay,short *az)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b086      	sub	sp, #24
 8005828:	af00      	add	r7, sp, #0
 800582a:	60f8      	str	r0, [r7, #12]
 800582c:	60b9      	str	r1, [r7, #8]
 800582e:	607a      	str	r2, [r7, #4]
    uint8_t buf[6],res;
    res=MPU_Read_Len(MPU_ADDR,MPU_ACCEL_XOUTH_REG,6,buf);
 8005830:	f107 0310 	add.w	r3, r7, #16
 8005834:	2206      	movs	r2, #6
 8005836:	213b      	movs	r1, #59	@ 0x3b
 8005838:	2068      	movs	r0, #104	@ 0x68
 800583a:	f000 f86a 	bl	8005912 <MPU_Read_Len>
 800583e:	4603      	mov	r3, r0
 8005840:	75fb      	strb	r3, [r7, #23]
    if(res==0)
 8005842:	7dfb      	ldrb	r3, [r7, #23]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d11d      	bne.n	8005884 <MPU_Get_Accelerometer+0x60>
    {
        *ax=((uint16_t)buf[0]<<8)|buf[1];
 8005848:	7c3b      	ldrb	r3, [r7, #16]
 800584a:	b21b      	sxth	r3, r3
 800584c:	021b      	lsls	r3, r3, #8
 800584e:	b21a      	sxth	r2, r3
 8005850:	7c7b      	ldrb	r3, [r7, #17]
 8005852:	b21b      	sxth	r3, r3
 8005854:	4313      	orrs	r3, r2
 8005856:	b21a      	sxth	r2, r3
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	801a      	strh	r2, [r3, #0]
        *ay=((uint16_t)buf[2]<<8)|buf[3];
 800585c:	7cbb      	ldrb	r3, [r7, #18]
 800585e:	b21b      	sxth	r3, r3
 8005860:	021b      	lsls	r3, r3, #8
 8005862:	b21a      	sxth	r2, r3
 8005864:	7cfb      	ldrb	r3, [r7, #19]
 8005866:	b21b      	sxth	r3, r3
 8005868:	4313      	orrs	r3, r2
 800586a:	b21a      	sxth	r2, r3
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	801a      	strh	r2, [r3, #0]
        *az=((uint16_t)buf[4]<<8)|buf[5];
 8005870:	7d3b      	ldrb	r3, [r7, #20]
 8005872:	b21b      	sxth	r3, r3
 8005874:	021b      	lsls	r3, r3, #8
 8005876:	b21a      	sxth	r2, r3
 8005878:	7d7b      	ldrb	r3, [r7, #21]
 800587a:	b21b      	sxth	r3, r3
 800587c:	4313      	orrs	r3, r2
 800587e:	b21a      	sxth	r2, r3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	801a      	strh	r2, [r3, #0]
    }
    return res;;
 8005884:	7dfb      	ldrb	r3, [r7, #23]
}
 8005886:	4618      	mov	r0, r3
 8005888:	3718      	adds	r7, #24
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}

0800588e <MPU_Write_Len>:
//len:
//buf:
//:0,
//    ,
uint8_t MPU_Write_Len(uint8_t addr,uint8_t reg,uint8_t len,uint8_t *buf)
{
 800588e:	b580      	push	{r7, lr}
 8005890:	b084      	sub	sp, #16
 8005892:	af00      	add	r7, sp, #0
 8005894:	603b      	str	r3, [r7, #0]
 8005896:	4603      	mov	r3, r0
 8005898:	71fb      	strb	r3, [r7, #7]
 800589a:	460b      	mov	r3, r1
 800589c:	71bb      	strb	r3, [r7, #6]
 800589e:	4613      	mov	r3, r2
 80058a0:	717b      	strb	r3, [r7, #5]
    uint8_t i;
    MPU_IIC_Start();
 80058a2:	f7fb fe6b 	bl	800157c <IIC_Start>
    MPU_IIC_Send_Byte((addr<<1)|0);//+
 80058a6:	79fb      	ldrb	r3, [r7, #7]
 80058a8:	005b      	lsls	r3, r3, #1
 80058aa:	b2db      	uxtb	r3, r3
 80058ac:	4618      	mov	r0, r3
 80058ae:	f7fb fe9d 	bl	80015ec <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//
 80058b2:	f7fb ff15 	bl	80016e0 <IIC_Wait_Ack>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d003      	beq.n	80058c4 <MPU_Write_Len+0x36>
    {
        MPU_IIC_Stop();
 80058bc:	f7fb fe7e 	bl	80015bc <IIC_Stop>
        return 1;
 80058c0:	2301      	movs	r3, #1
 80058c2:	e022      	b.n	800590a <MPU_Write_Len+0x7c>
    }
    MPU_IIC_Send_Byte(reg);	//
 80058c4:	79bb      	ldrb	r3, [r7, #6]
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7fb fe90 	bl	80015ec <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 80058cc:	f7fb ff08 	bl	80016e0 <IIC_Wait_Ack>
    for(i=0; i<len; i++)
 80058d0:	2300      	movs	r3, #0
 80058d2:	73fb      	strb	r3, [r7, #15]
 80058d4:	e012      	b.n	80058fc <MPU_Write_Len+0x6e>
    {
        MPU_IIC_Send_Byte(buf[i]);	//
 80058d6:	7bfb      	ldrb	r3, [r7, #15]
 80058d8:	683a      	ldr	r2, [r7, #0]
 80058da:	4413      	add	r3, r2
 80058dc:	781b      	ldrb	r3, [r3, #0]
 80058de:	4618      	mov	r0, r3
 80058e0:	f7fb fe84 	bl	80015ec <IIC_Send_Byte>
        if(MPU_IIC_Wait_Ack())		//ACK
 80058e4:	f7fb fefc 	bl	80016e0 <IIC_Wait_Ack>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d003      	beq.n	80058f6 <MPU_Write_Len+0x68>
        {
            MPU_IIC_Stop();
 80058ee:	f7fb fe65 	bl	80015bc <IIC_Stop>
            return 1;
 80058f2:	2301      	movs	r3, #1
 80058f4:	e009      	b.n	800590a <MPU_Write_Len+0x7c>
    for(i=0; i<len; i++)
 80058f6:	7bfb      	ldrb	r3, [r7, #15]
 80058f8:	3301      	adds	r3, #1
 80058fa:	73fb      	strb	r3, [r7, #15]
 80058fc:	7bfa      	ldrb	r2, [r7, #15]
 80058fe:	797b      	ldrb	r3, [r7, #5]
 8005900:	429a      	cmp	r2, r3
 8005902:	d3e8      	bcc.n	80058d6 <MPU_Write_Len+0x48>
        }
    }
    MPU_IIC_Stop();
 8005904:	f7fb fe5a 	bl	80015bc <IIC_Stop>
    return 0;
 8005908:	2300      	movs	r3, #0
}
 800590a:	4618      	mov	r0, r3
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}

08005912 <MPU_Read_Len>:
//len:
//buf:
//:0,
//    ,
uint8_t MPU_Read_Len(uint8_t addr,uint8_t reg,uint8_t len,uint8_t *buf)
{
 8005912:	b580      	push	{r7, lr}
 8005914:	b082      	sub	sp, #8
 8005916:	af00      	add	r7, sp, #0
 8005918:	603b      	str	r3, [r7, #0]
 800591a:	4603      	mov	r3, r0
 800591c:	71fb      	strb	r3, [r7, #7]
 800591e:	460b      	mov	r3, r1
 8005920:	71bb      	strb	r3, [r7, #6]
 8005922:	4613      	mov	r3, r2
 8005924:	717b      	strb	r3, [r7, #5]
    MPU_IIC_Start();
 8005926:	f7fb fe29 	bl	800157c <IIC_Start>
    MPU_IIC_Send_Byte((addr<<1)|0);//+
 800592a:	79fb      	ldrb	r3, [r7, #7]
 800592c:	005b      	lsls	r3, r3, #1
 800592e:	b2db      	uxtb	r3, r3
 8005930:	4618      	mov	r0, r3
 8005932:	f7fb fe5b 	bl	80015ec <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//
 8005936:	f7fb fed3 	bl	80016e0 <IIC_Wait_Ack>
 800593a:	4603      	mov	r3, r0
 800593c:	2b00      	cmp	r3, #0
 800593e:	d003      	beq.n	8005948 <MPU_Read_Len+0x36>
    {
        MPU_IIC_Stop();
 8005940:	f7fb fe3c 	bl	80015bc <IIC_Stop>
        return 1;
 8005944:	2301      	movs	r3, #1
 8005946:	e033      	b.n	80059b0 <MPU_Read_Len+0x9e>
    }
    MPU_IIC_Send_Byte(reg);	//
 8005948:	79bb      	ldrb	r3, [r7, #6]
 800594a:	4618      	mov	r0, r3
 800594c:	f7fb fe4e 	bl	80015ec <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8005950:	f7fb fec6 	bl	80016e0 <IIC_Wait_Ack>
    MPU_IIC_Start();
 8005954:	f7fb fe12 	bl	800157c <IIC_Start>
    MPU_IIC_Send_Byte((addr<<1)|1);//+
 8005958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800595c:	005b      	lsls	r3, r3, #1
 800595e:	b25b      	sxtb	r3, r3
 8005960:	f043 0301 	orr.w	r3, r3, #1
 8005964:	b25b      	sxtb	r3, r3
 8005966:	b2db      	uxtb	r3, r3
 8005968:	4618      	mov	r0, r3
 800596a:	f7fb fe3f 	bl	80015ec <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 800596e:	f7fb feb7 	bl	80016e0 <IIC_Wait_Ack>
    while(len)
 8005972:	e017      	b.n	80059a4 <MPU_Read_Len+0x92>
    {
        if(len==1)*buf=MPU_IIC_Read_Byte(0);//,nACK
 8005974:	797b      	ldrb	r3, [r7, #5]
 8005976:	2b01      	cmp	r3, #1
 8005978:	d107      	bne.n	800598a <MPU_Read_Len+0x78>
 800597a:	2000      	movs	r0, #0
 800597c:	f7fb fe76 	bl	800166c <IIC_Read_Byte>
 8005980:	4603      	mov	r3, r0
 8005982:	461a      	mov	r2, r3
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	701a      	strb	r2, [r3, #0]
 8005988:	e006      	b.n	8005998 <MPU_Read_Len+0x86>
        else *buf=MPU_IIC_Read_Byte(1);		//,ACK
 800598a:	2001      	movs	r0, #1
 800598c:	f7fb fe6e 	bl	800166c <IIC_Read_Byte>
 8005990:	4603      	mov	r3, r0
 8005992:	461a      	mov	r2, r3
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	701a      	strb	r2, [r3, #0]
        len--;
 8005998:	797b      	ldrb	r3, [r7, #5]
 800599a:	3b01      	subs	r3, #1
 800599c:	717b      	strb	r3, [r7, #5]
        buf++;
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	3301      	adds	r3, #1
 80059a2:	603b      	str	r3, [r7, #0]
    while(len)
 80059a4:	797b      	ldrb	r3, [r7, #5]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d1e4      	bne.n	8005974 <MPU_Read_Len+0x62>
    }
    MPU_IIC_Stop();	//
 80059aa:	f7fb fe07 	bl	80015bc <IIC_Stop>
    return 0;
 80059ae:	2300      	movs	r3, #0
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3708      	adds	r7, #8
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}

080059b8 <MPU_Write_Byte>:
//reg:
//data:
//:0,
//    ,
uint8_t MPU_Write_Byte(uint8_t reg,uint8_t data)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b082      	sub	sp, #8
 80059bc:	af00      	add	r7, sp, #0
 80059be:	4603      	mov	r3, r0
 80059c0:	460a      	mov	r2, r1
 80059c2:	71fb      	strb	r3, [r7, #7]
 80059c4:	4613      	mov	r3, r2
 80059c6:	71bb      	strb	r3, [r7, #6]
    MPU_IIC_Start();
 80059c8:	f7fb fdd8 	bl	800157c <IIC_Start>
    MPU_IIC_Send_Byte((MPU_ADDR<<1)|0);//+
 80059cc:	20d0      	movs	r0, #208	@ 0xd0
 80059ce:	f7fb fe0d 	bl	80015ec <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//
 80059d2:	f7fb fe85 	bl	80016e0 <IIC_Wait_Ack>
 80059d6:	4603      	mov	r3, r0
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d003      	beq.n	80059e4 <MPU_Write_Byte+0x2c>
    {
        MPU_IIC_Stop();
 80059dc:	f7fb fdee 	bl	80015bc <IIC_Stop>
        return 1;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e015      	b.n	8005a10 <MPU_Write_Byte+0x58>
    }
    MPU_IIC_Send_Byte(reg);	//
 80059e4:	79fb      	ldrb	r3, [r7, #7]
 80059e6:	4618      	mov	r0, r3
 80059e8:	f7fb fe00 	bl	80015ec <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 80059ec:	f7fb fe78 	bl	80016e0 <IIC_Wait_Ack>
    MPU_IIC_Send_Byte(data);//
 80059f0:	79bb      	ldrb	r3, [r7, #6]
 80059f2:	4618      	mov	r0, r3
 80059f4:	f7fb fdfa 	bl	80015ec <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//ACK
 80059f8:	f7fb fe72 	bl	80016e0 <IIC_Wait_Ack>
 80059fc:	4603      	mov	r3, r0
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d003      	beq.n	8005a0a <MPU_Write_Byte+0x52>
    {
        MPU_IIC_Stop();
 8005a02:	f7fb fddb 	bl	80015bc <IIC_Stop>
        return 1;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e002      	b.n	8005a10 <MPU_Write_Byte+0x58>
    }
    MPU_IIC_Stop();
 8005a0a:	f7fb fdd7 	bl	80015bc <IIC_Stop>
    return 0;
 8005a0e:	2300      	movs	r3, #0
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3708      	adds	r7, #8
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}

08005a18 <MPU_Read_Byte>:
//IIC
//reg:
//:
uint8_t MPU_Read_Byte(uint8_t reg)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	4603      	mov	r3, r0
 8005a20:	71fb      	strb	r3, [r7, #7]
    uint8_t res;
    MPU_IIC_Start();
 8005a22:	f7fb fdab 	bl	800157c <IIC_Start>
    MPU_IIC_Send_Byte((MPU_ADDR<<1)|0);//+
 8005a26:	20d0      	movs	r0, #208	@ 0xd0
 8005a28:	f7fb fde0 	bl	80015ec <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8005a2c:	f7fb fe58 	bl	80016e0 <IIC_Wait_Ack>
    MPU_IIC_Send_Byte(reg);	//
 8005a30:	79fb      	ldrb	r3, [r7, #7]
 8005a32:	4618      	mov	r0, r3
 8005a34:	f7fb fdda 	bl	80015ec <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8005a38:	f7fb fe52 	bl	80016e0 <IIC_Wait_Ack>
    MPU_IIC_Start();
 8005a3c:	f7fb fd9e 	bl	800157c <IIC_Start>
    MPU_IIC_Send_Byte((MPU_ADDR<<1)|1);//+
 8005a40:	20d1      	movs	r0, #209	@ 0xd1
 8005a42:	f7fb fdd3 	bl	80015ec <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8005a46:	f7fb fe4b 	bl	80016e0 <IIC_Wait_Ack>
    res=MPU_IIC_Read_Byte(0);//,nACK
 8005a4a:	2000      	movs	r0, #0
 8005a4c:	f7fb fe0e 	bl	800166c <IIC_Read_Byte>
 8005a50:	4603      	mov	r3, r0
 8005a52:	73fb      	strb	r3, [r7, #15]
    MPU_IIC_Stop();			//
 8005a54:	f7fb fdb2 	bl	80015bc <IIC_Stop>
    return res;
 8005a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	3710      	adds	r7, #16
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}
	...

08005a64 <OLED_Send>:
 * @param len 
 * @return None
 * @note  
 */
void OLED_Send(uint8_t *data, uint8_t len)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b084      	sub	sp, #16
 8005a68:	af02      	add	r7, sp, #8
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	460b      	mov	r3, r1
 8005a6e:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDRESS, data, len, HAL_MAX_DELAY);
 8005a70:	78fb      	ldrb	r3, [r7, #3]
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	f04f 32ff 	mov.w	r2, #4294967295
 8005a78:	9200      	str	r2, [sp, #0]
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	2178      	movs	r1, #120	@ 0x78
 8005a7e:	4803      	ldr	r0, [pc, #12]	@ (8005a8c <OLED_Send+0x28>)
 8005a80:	f001 fe2e 	bl	80076e0 <HAL_I2C_Master_Transmit>
}
 8005a84:	bf00      	nop
 8005a86:	3708      	adds	r7, #8
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}
 8005a8c:	200000b4 	.word	0x200000b4

08005a90 <OLED_SendCmd>:

/**
 * @brief OLED
 */
void OLED_SendCmd(uint8_t cmd)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b082      	sub	sp, #8
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	4603      	mov	r3, r0
 8005a98:	71fb      	strb	r3, [r7, #7]
  static uint8_t sendBuffer[2] = {0};
  sendBuffer[1] = cmd;
 8005a9a:	4a05      	ldr	r2, [pc, #20]	@ (8005ab0 <OLED_SendCmd+0x20>)
 8005a9c:	79fb      	ldrb	r3, [r7, #7]
 8005a9e:	7053      	strb	r3, [r2, #1]
  OLED_Send(sendBuffer, 2);
 8005aa0:	2102      	movs	r1, #2
 8005aa2:	4803      	ldr	r0, [pc, #12]	@ (8005ab0 <OLED_SendCmd+0x20>)
 8005aa4:	f7ff ffde 	bl	8005a64 <OLED_Send>
}
 8005aa8:	bf00      	nop
 8005aaa:	3708      	adds	r7, #8
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}
 8005ab0:	2000053c 	.word	0x2000053c

08005ab4 <OLED_Init>:
/**
 * @brief OLED (SSD1306)
 * @note  
 */
void OLED_Init()
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	af00      	add	r7, sp, #0
  OLED_SendCmd(0xAE); /* display off*/
 8005ab8:	20ae      	movs	r0, #174	@ 0xae
 8005aba:	f7ff ffe9 	bl	8005a90 <OLED_SendCmd>

  OLED_SendCmd(0x20);
 8005abe:	2020      	movs	r0, #32
 8005ac0:	f7ff ffe6 	bl	8005a90 <OLED_SendCmd>
  OLED_SendCmd(0x10);
 8005ac4:	2010      	movs	r0, #16
 8005ac6:	f7ff ffe3 	bl	8005a90 <OLED_SendCmd>

  OLED_SendCmd(0xB0);
 8005aca:	20b0      	movs	r0, #176	@ 0xb0
 8005acc:	f7ff ffe0 	bl	8005a90 <OLED_SendCmd>

  OLED_SendCmd(0xC8);
 8005ad0:	20c8      	movs	r0, #200	@ 0xc8
 8005ad2:	f7ff ffdd 	bl	8005a90 <OLED_SendCmd>

  OLED_SendCmd(0x00);
 8005ad6:	2000      	movs	r0, #0
 8005ad8:	f7ff ffda 	bl	8005a90 <OLED_SendCmd>
  OLED_SendCmd(0x10);
 8005adc:	2010      	movs	r0, #16
 8005ade:	f7ff ffd7 	bl	8005a90 <OLED_SendCmd>

  OLED_SendCmd(0x40);
 8005ae2:	2040      	movs	r0, #64	@ 0x40
 8005ae4:	f7ff ffd4 	bl	8005a90 <OLED_SendCmd>

  OLED_SendCmd(0x81);
 8005ae8:	2081      	movs	r0, #129	@ 0x81
 8005aea:	f7ff ffd1 	bl	8005a90 <OLED_SendCmd>

  OLED_SendCmd(0xDF);
 8005aee:	20df      	movs	r0, #223	@ 0xdf
 8005af0:	f7ff ffce 	bl	8005a90 <OLED_SendCmd>
  OLED_SendCmd(0xA1);
 8005af4:	20a1      	movs	r0, #161	@ 0xa1
 8005af6:	f7ff ffcb 	bl	8005a90 <OLED_SendCmd>

  OLED_SendCmd(0xA6);
 8005afa:	20a6      	movs	r0, #166	@ 0xa6
 8005afc:	f7ff ffc8 	bl	8005a90 <OLED_SendCmd>
  OLED_SendCmd(0xA8);
 8005b00:	20a8      	movs	r0, #168	@ 0xa8
 8005b02:	f7ff ffc5 	bl	8005a90 <OLED_SendCmd>

  OLED_SendCmd(0x3F);
 8005b06:	203f      	movs	r0, #63	@ 0x3f
 8005b08:	f7ff ffc2 	bl	8005a90 <OLED_SendCmd>

  OLED_SendCmd(0xA4);
 8005b0c:	20a4      	movs	r0, #164	@ 0xa4
 8005b0e:	f7ff ffbf 	bl	8005a90 <OLED_SendCmd>

  OLED_SendCmd(0xD3);
 8005b12:	20d3      	movs	r0, #211	@ 0xd3
 8005b14:	f7ff ffbc 	bl	8005a90 <OLED_SendCmd>
  OLED_SendCmd(0x00);
 8005b18:	2000      	movs	r0, #0
 8005b1a:	f7ff ffb9 	bl	8005a90 <OLED_SendCmd>

  OLED_SendCmd(0xD5);
 8005b1e:	20d5      	movs	r0, #213	@ 0xd5
 8005b20:	f7ff ffb6 	bl	8005a90 <OLED_SendCmd>
  OLED_SendCmd(0xF0);
 8005b24:	20f0      	movs	r0, #240	@ 0xf0
 8005b26:	f7ff ffb3 	bl	8005a90 <OLED_SendCmd>

  OLED_SendCmd(0xD9);
 8005b2a:	20d9      	movs	r0, #217	@ 0xd9
 8005b2c:	f7ff ffb0 	bl	8005a90 <OLED_SendCmd>
  OLED_SendCmd(0x22);
 8005b30:	2022      	movs	r0, #34	@ 0x22
 8005b32:	f7ff ffad 	bl	8005a90 <OLED_SendCmd>

  OLED_SendCmd(0xDA);
 8005b36:	20da      	movs	r0, #218	@ 0xda
 8005b38:	f7ff ffaa 	bl	8005a90 <OLED_SendCmd>
  OLED_SendCmd(0x12);
 8005b3c:	2012      	movs	r0, #18
 8005b3e:	f7ff ffa7 	bl	8005a90 <OLED_SendCmd>

  OLED_SendCmd(0xDB);
 8005b42:	20db      	movs	r0, #219	@ 0xdb
 8005b44:	f7ff ffa4 	bl	8005a90 <OLED_SendCmd>
  OLED_SendCmd(0x20);
 8005b48:	2020      	movs	r0, #32
 8005b4a:	f7ff ffa1 	bl	8005a90 <OLED_SendCmd>

  OLED_SendCmd(0x8D);
 8005b4e:	208d      	movs	r0, #141	@ 0x8d
 8005b50:	f7ff ff9e 	bl	8005a90 <OLED_SendCmd>
  OLED_SendCmd(0x14);
 8005b54:	2014      	movs	r0, #20
 8005b56:	f7ff ff9b 	bl	8005a90 <OLED_SendCmd>

  OLED_NewFrame();
 8005b5a:	f000 f807 	bl	8005b6c <OLED_NewFrame>
  OLED_ShowFrame();
 8005b5e:	f000 f811 	bl	8005b84 <OLED_ShowFrame>

  OLED_SendCmd(0xAF); /* display ON*/
 8005b62:	20af      	movs	r0, #175	@ 0xaf
 8005b64:	f7ff ff94 	bl	8005a90 <OLED_SendCmd>
}
 8005b68:	bf00      	nop
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <OLED_NewFrame>:

/**
 * @brief  
 */
void OLED_NewFrame()
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	af00      	add	r7, sp, #0
  memset(OLED_GRAM, 0, sizeof(OLED_GRAM));
 8005b70:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b74:	2100      	movs	r1, #0
 8005b76:	4802      	ldr	r0, [pc, #8]	@ (8005b80 <OLED_NewFrame+0x14>)
 8005b78:	f004 fcb0 	bl	800a4dc <memset>
}
 8005b7c:	bf00      	nop
 8005b7e:	bd80      	pop	{r7, pc}
 8005b80:	2000013c 	.word	0x2000013c

08005b84 <OLED_ShowFrame>:
/**
 * @brief 
 * @note  
 */
void OLED_ShowFrame()
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b082      	sub	sp, #8
 8005b88:	af00      	add	r7, sp, #0
  static uint8_t sendBuffer[OLED_COLUMN + 1];
  sendBuffer[0] = 0x40;
 8005b8a:	4b15      	ldr	r3, [pc, #84]	@ (8005be0 <OLED_ShowFrame+0x5c>)
 8005b8c:	2240      	movs	r2, #64	@ 0x40
 8005b8e:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < OLED_PAGE; i++)
 8005b90:	2300      	movs	r3, #0
 8005b92:	71fb      	strb	r3, [r7, #7]
 8005b94:	e01b      	b.n	8005bce <OLED_ShowFrame+0x4a>
  {
    OLED_SendCmd(0xB0 + i); // 
 8005b96:	79fb      	ldrb	r3, [r7, #7]
 8005b98:	3b50      	subs	r3, #80	@ 0x50
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f7ff ff77 	bl	8005a90 <OLED_SendCmd>
    OLED_SendCmd(0x00);     // 4
 8005ba2:	2000      	movs	r0, #0
 8005ba4:	f7ff ff74 	bl	8005a90 <OLED_SendCmd>
    OLED_SendCmd(0x10);     // 4
 8005ba8:	2010      	movs	r0, #16
 8005baa:	f7ff ff71 	bl	8005a90 <OLED_SendCmd>
    memcpy(sendBuffer + 1, OLED_GRAM[i], OLED_COLUMN);
 8005bae:	480d      	ldr	r0, [pc, #52]	@ (8005be4 <OLED_ShowFrame+0x60>)
 8005bb0:	79fb      	ldrb	r3, [r7, #7]
 8005bb2:	01db      	lsls	r3, r3, #7
 8005bb4:	4a0c      	ldr	r2, [pc, #48]	@ (8005be8 <OLED_ShowFrame+0x64>)
 8005bb6:	4413      	add	r3, r2
 8005bb8:	2280      	movs	r2, #128	@ 0x80
 8005bba:	4619      	mov	r1, r3
 8005bbc:	f004 fcd2 	bl	800a564 <memcpy>
    OLED_Send(sendBuffer, OLED_COLUMN + 1);
 8005bc0:	2181      	movs	r1, #129	@ 0x81
 8005bc2:	4807      	ldr	r0, [pc, #28]	@ (8005be0 <OLED_ShowFrame+0x5c>)
 8005bc4:	f7ff ff4e 	bl	8005a64 <OLED_Send>
  for (uint8_t i = 0; i < OLED_PAGE; i++)
 8005bc8:	79fb      	ldrb	r3, [r7, #7]
 8005bca:	3301      	adds	r3, #1
 8005bcc:	71fb      	strb	r3, [r7, #7]
 8005bce:	79fb      	ldrb	r3, [r7, #7]
 8005bd0:	2b07      	cmp	r3, #7
 8005bd2:	d9e0      	bls.n	8005b96 <OLED_ShowFrame+0x12>
  }
}
 8005bd4:	bf00      	nop
 8005bd6:	bf00      	nop
 8005bd8:	3708      	adds	r7, #8
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	20000540 	.word	0x20000540
 8005be4:	20000541 	.word	0x20000541
 8005be8:	2000013c 	.word	0x2000013c

08005bec <OLED_SetByte_Fine>:
 * @note startenddata
 * @note startend0-7, startend
 * @note OLED_SetByte_Fine
 */
void OLED_SetByte_Fine(uint8_t page, uint8_t column, uint8_t data, uint8_t start, uint8_t end, OLED_ColorMode color)
{
 8005bec:	b490      	push	{r4, r7}
 8005bee:	b082      	sub	sp, #8
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	4604      	mov	r4, r0
 8005bf4:	4608      	mov	r0, r1
 8005bf6:	4611      	mov	r1, r2
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	4623      	mov	r3, r4
 8005bfc:	71fb      	strb	r3, [r7, #7]
 8005bfe:	4603      	mov	r3, r0
 8005c00:	71bb      	strb	r3, [r7, #6]
 8005c02:	460b      	mov	r3, r1
 8005c04:	717b      	strb	r3, [r7, #5]
 8005c06:	4613      	mov	r3, r2
 8005c08:	713b      	strb	r3, [r7, #4]
  static uint8_t temp;
  if (page >= OLED_PAGE || column >= OLED_COLUMN)
 8005c0a:	79fb      	ldrb	r3, [r7, #7]
 8005c0c:	2b07      	cmp	r3, #7
 8005c0e:	d85f      	bhi.n	8005cd0 <OLED_SetByte_Fine+0xe4>
 8005c10:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	db5b      	blt.n	8005cd0 <OLED_SetByte_Fine+0xe4>
    return;
  if (color)
 8005c18:	7d3b      	ldrb	r3, [r7, #20]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d002      	beq.n	8005c24 <OLED_SetByte_Fine+0x38>
    data = ~data;
 8005c1e:	797b      	ldrb	r3, [r7, #5]
 8005c20:	43db      	mvns	r3, r3
 8005c22:	717b      	strb	r3, [r7, #5]

  temp = data | (0xff << (end + 1)) | (0xff >> (8 - start));
 8005c24:	7c3b      	ldrb	r3, [r7, #16]
 8005c26:	3301      	adds	r3, #1
 8005c28:	22ff      	movs	r2, #255	@ 0xff
 8005c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c2e:	b25a      	sxtb	r2, r3
 8005c30:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	b25a      	sxtb	r2, r3
 8005c38:	793b      	ldrb	r3, [r7, #4]
 8005c3a:	f1c3 0308 	rsb	r3, r3, #8
 8005c3e:	21ff      	movs	r1, #255	@ 0xff
 8005c40:	fa41 f303 	asr.w	r3, r1, r3
 8005c44:	b25b      	sxtb	r3, r3
 8005c46:	4313      	orrs	r3, r2
 8005c48:	b25b      	sxtb	r3, r3
 8005c4a:	b2da      	uxtb	r2, r3
 8005c4c:	4b23      	ldr	r3, [pc, #140]	@ (8005cdc <OLED_SetByte_Fine+0xf0>)
 8005c4e:	701a      	strb	r2, [r3, #0]
  OLED_GRAM[page][column] &= temp;
 8005c50:	79fa      	ldrb	r2, [r7, #7]
 8005c52:	79bb      	ldrb	r3, [r7, #6]
 8005c54:	4922      	ldr	r1, [pc, #136]	@ (8005ce0 <OLED_SetByte_Fine+0xf4>)
 8005c56:	01d2      	lsls	r2, r2, #7
 8005c58:	440a      	add	r2, r1
 8005c5a:	4413      	add	r3, r2
 8005c5c:	7818      	ldrb	r0, [r3, #0]
 8005c5e:	4b1f      	ldr	r3, [pc, #124]	@ (8005cdc <OLED_SetByte_Fine+0xf0>)
 8005c60:	7819      	ldrb	r1, [r3, #0]
 8005c62:	79fa      	ldrb	r2, [r7, #7]
 8005c64:	79bb      	ldrb	r3, [r7, #6]
 8005c66:	4001      	ands	r1, r0
 8005c68:	b2c8      	uxtb	r0, r1
 8005c6a:	491d      	ldr	r1, [pc, #116]	@ (8005ce0 <OLED_SetByte_Fine+0xf4>)
 8005c6c:	01d2      	lsls	r2, r2, #7
 8005c6e:	440a      	add	r2, r1
 8005c70:	4413      	add	r3, r2
 8005c72:	4602      	mov	r2, r0
 8005c74:	701a      	strb	r2, [r3, #0]
  temp = data & ~(0xff << (end + 1)) & ~(0xff >> (8 - start));
 8005c76:	7c3b      	ldrb	r3, [r7, #16]
 8005c78:	3301      	adds	r3, #1
 8005c7a:	22ff      	movs	r2, #255	@ 0xff
 8005c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c80:	b25b      	sxtb	r3, r3
 8005c82:	43db      	mvns	r3, r3
 8005c84:	b25a      	sxtb	r2, r3
 8005c86:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8005c8a:	4013      	ands	r3, r2
 8005c8c:	b25a      	sxtb	r2, r3
 8005c8e:	793b      	ldrb	r3, [r7, #4]
 8005c90:	f1c3 0308 	rsb	r3, r3, #8
 8005c94:	f06f 01ff 	mvn.w	r1, #255	@ 0xff
 8005c98:	fa41 f303 	asr.w	r3, r1, r3
 8005c9c:	b25b      	sxtb	r3, r3
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	b25b      	sxtb	r3, r3
 8005ca2:	b2da      	uxtb	r2, r3
 8005ca4:	4b0d      	ldr	r3, [pc, #52]	@ (8005cdc <OLED_SetByte_Fine+0xf0>)
 8005ca6:	701a      	strb	r2, [r3, #0]
  OLED_GRAM[page][column] |= temp;
 8005ca8:	79fa      	ldrb	r2, [r7, #7]
 8005caa:	79bb      	ldrb	r3, [r7, #6]
 8005cac:	490c      	ldr	r1, [pc, #48]	@ (8005ce0 <OLED_SetByte_Fine+0xf4>)
 8005cae:	01d2      	lsls	r2, r2, #7
 8005cb0:	440a      	add	r2, r1
 8005cb2:	4413      	add	r3, r2
 8005cb4:	7818      	ldrb	r0, [r3, #0]
 8005cb6:	4b09      	ldr	r3, [pc, #36]	@ (8005cdc <OLED_SetByte_Fine+0xf0>)
 8005cb8:	7819      	ldrb	r1, [r3, #0]
 8005cba:	79fa      	ldrb	r2, [r7, #7]
 8005cbc:	79bb      	ldrb	r3, [r7, #6]
 8005cbe:	4301      	orrs	r1, r0
 8005cc0:	b2c8      	uxtb	r0, r1
 8005cc2:	4907      	ldr	r1, [pc, #28]	@ (8005ce0 <OLED_SetByte_Fine+0xf4>)
 8005cc4:	01d2      	lsls	r2, r2, #7
 8005cc6:	440a      	add	r2, r1
 8005cc8:	4413      	add	r3, r2
 8005cca:	4602      	mov	r2, r0
 8005ccc:	701a      	strb	r2, [r3, #0]
 8005cce:	e000      	b.n	8005cd2 <OLED_SetByte_Fine+0xe6>
    return;
 8005cd0:	bf00      	nop
  // OLED_SetPixel
  // for (uint8_t i = start; i <= end; i++) {
  //   OLED_SetPixel(column, page * 8 + i, !((data >> i) & 0x01));
  // }
}
 8005cd2:	3708      	adds	r7, #8
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bc90      	pop	{r4, r7}
 8005cd8:	4770      	bx	lr
 8005cda:	bf00      	nop
 8005cdc:	200005c1 	.word	0x200005c1
 8005ce0:	2000013c 	.word	0x2000013c

08005ce4 <OLED_SetBits_Fine>:
 * @note (x,y)lendata
 * @note len1-8
 * @note OLED_SetByte_Fine, ()
 */
void OLED_SetBits_Fine(uint8_t x, uint8_t y, uint8_t data, uint8_t len, OLED_ColorMode color)
{
 8005ce4:	b5b0      	push	{r4, r5, r7, lr}
 8005ce6:	b086      	sub	sp, #24
 8005ce8:	af02      	add	r7, sp, #8
 8005cea:	4604      	mov	r4, r0
 8005cec:	4608      	mov	r0, r1
 8005cee:	4611      	mov	r1, r2
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	4623      	mov	r3, r4
 8005cf4:	71fb      	strb	r3, [r7, #7]
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	71bb      	strb	r3, [r7, #6]
 8005cfa:	460b      	mov	r3, r1
 8005cfc:	717b      	strb	r3, [r7, #5]
 8005cfe:	4613      	mov	r3, r2
 8005d00:	713b      	strb	r3, [r7, #4]
  uint8_t page = y / 8;
 8005d02:	79bb      	ldrb	r3, [r7, #6]
 8005d04:	08db      	lsrs	r3, r3, #3
 8005d06:	73fb      	strb	r3, [r7, #15]
  uint8_t bit = y % 8;
 8005d08:	79bb      	ldrb	r3, [r7, #6]
 8005d0a:	f003 0307 	and.w	r3, r3, #7
 8005d0e:	73bb      	strb	r3, [r7, #14]
  if (bit + len > 8)
 8005d10:	7bba      	ldrb	r2, [r7, #14]
 8005d12:	793b      	ldrb	r3, [r7, #4]
 8005d14:	4413      	add	r3, r2
 8005d16:	2b08      	cmp	r3, #8
 8005d18:	dd29      	ble.n	8005d6e <OLED_SetBits_Fine+0x8a>
  {
    OLED_SetByte_Fine(page, x, data << bit, bit, 7, color);
 8005d1a:	797a      	ldrb	r2, [r7, #5]
 8005d1c:	7bbb      	ldrb	r3, [r7, #14]
 8005d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d22:	b2da      	uxtb	r2, r3
 8005d24:	7bbc      	ldrb	r4, [r7, #14]
 8005d26:	79f9      	ldrb	r1, [r7, #7]
 8005d28:	7bf8      	ldrb	r0, [r7, #15]
 8005d2a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005d2e:	9301      	str	r3, [sp, #4]
 8005d30:	2307      	movs	r3, #7
 8005d32:	9300      	str	r3, [sp, #0]
 8005d34:	4623      	mov	r3, r4
 8005d36:	f7ff ff59 	bl	8005bec <OLED_SetByte_Fine>
    OLED_SetByte_Fine(page + 1, x, data >> (8 - bit), 0, len + bit - 1 - 8, color);
 8005d3a:	7bfb      	ldrb	r3, [r7, #15]
 8005d3c:	3301      	adds	r3, #1
 8005d3e:	b2d8      	uxtb	r0, r3
 8005d40:	797a      	ldrb	r2, [r7, #5]
 8005d42:	7bbb      	ldrb	r3, [r7, #14]
 8005d44:	f1c3 0308 	rsb	r3, r3, #8
 8005d48:	fa42 f303 	asr.w	r3, r2, r3
 8005d4c:	b2dc      	uxtb	r4, r3
 8005d4e:	793a      	ldrb	r2, [r7, #4]
 8005d50:	7bbb      	ldrb	r3, [r7, #14]
 8005d52:	4413      	add	r3, r2
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	3b09      	subs	r3, #9
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	79f9      	ldrb	r1, [r7, #7]
 8005d5c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005d60:	9201      	str	r2, [sp, #4]
 8005d62:	9300      	str	r3, [sp, #0]
 8005d64:	2300      	movs	r3, #0
 8005d66:	4622      	mov	r2, r4
 8005d68:	f7ff ff40 	bl	8005bec <OLED_SetByte_Fine>
  }
  // OLED_SetPixel
  // for (uint8_t i = 0; i < len; i++) {
  //   OLED_SetPixel(x, y + i, !((data >> i) & 0x01));
  // }
}
 8005d6c:	e015      	b.n	8005d9a <OLED_SetBits_Fine+0xb6>
    OLED_SetByte_Fine(page, x, data << bit, bit, bit + len - 1, color);
 8005d6e:	797a      	ldrb	r2, [r7, #5]
 8005d70:	7bbb      	ldrb	r3, [r7, #14]
 8005d72:	fa02 f303 	lsl.w	r3, r2, r3
 8005d76:	b2dc      	uxtb	r4, r3
 8005d78:	7bba      	ldrb	r2, [r7, #14]
 8005d7a:	793b      	ldrb	r3, [r7, #4]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	b2db      	uxtb	r3, r3
 8005d80:	3b01      	subs	r3, #1
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	7bbd      	ldrb	r5, [r7, #14]
 8005d86:	79f9      	ldrb	r1, [r7, #7]
 8005d88:	7bf8      	ldrb	r0, [r7, #15]
 8005d8a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005d8e:	9201      	str	r2, [sp, #4]
 8005d90:	9300      	str	r3, [sp, #0]
 8005d92:	462b      	mov	r3, r5
 8005d94:	4622      	mov	r2, r4
 8005d96:	f7ff ff29 	bl	8005bec <OLED_SetByte_Fine>
}
 8005d9a:	bf00      	nop
 8005d9c:	3710      	adds	r7, #16
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bdb0      	pop	{r4, r5, r7, pc}

08005da2 <OLED_SetBits>:
 * @param color 
 * @note (x,y)8data
 * @note OLED_SetByte, ()
 */
void OLED_SetBits(uint8_t x, uint8_t y, uint8_t data, OLED_ColorMode color)
{
 8005da2:	b590      	push	{r4, r7, lr}
 8005da4:	b087      	sub	sp, #28
 8005da6:	af02      	add	r7, sp, #8
 8005da8:	4604      	mov	r4, r0
 8005daa:	4608      	mov	r0, r1
 8005dac:	4611      	mov	r1, r2
 8005dae:	461a      	mov	r2, r3
 8005db0:	4623      	mov	r3, r4
 8005db2:	71fb      	strb	r3, [r7, #7]
 8005db4:	4603      	mov	r3, r0
 8005db6:	71bb      	strb	r3, [r7, #6]
 8005db8:	460b      	mov	r3, r1
 8005dba:	717b      	strb	r3, [r7, #5]
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	713b      	strb	r3, [r7, #4]
  uint8_t page = y / 8;
 8005dc0:	79bb      	ldrb	r3, [r7, #6]
 8005dc2:	08db      	lsrs	r3, r3, #3
 8005dc4:	73fb      	strb	r3, [r7, #15]
  uint8_t bit = y % 8;
 8005dc6:	79bb      	ldrb	r3, [r7, #6]
 8005dc8:	f003 0307 	and.w	r3, r3, #7
 8005dcc:	73bb      	strb	r3, [r7, #14]
  OLED_SetByte_Fine(page, x, data << bit, bit, 7, color);
 8005dce:	797a      	ldrb	r2, [r7, #5]
 8005dd0:	7bbb      	ldrb	r3, [r7, #14]
 8005dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd6:	b2da      	uxtb	r2, r3
 8005dd8:	7bbc      	ldrb	r4, [r7, #14]
 8005dda:	79f9      	ldrb	r1, [r7, #7]
 8005ddc:	7bf8      	ldrb	r0, [r7, #15]
 8005dde:	793b      	ldrb	r3, [r7, #4]
 8005de0:	9301      	str	r3, [sp, #4]
 8005de2:	2307      	movs	r3, #7
 8005de4:	9300      	str	r3, [sp, #0]
 8005de6:	4623      	mov	r3, r4
 8005de8:	f7ff ff00 	bl	8005bec <OLED_SetByte_Fine>
  if (bit)
 8005dec:	7bbb      	ldrb	r3, [r7, #14]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d014      	beq.n	8005e1c <OLED_SetBits+0x7a>
  {
    OLED_SetByte_Fine(page + 1, x, data >> (8 - bit), 0, bit - 1, color);
 8005df2:	7bfb      	ldrb	r3, [r7, #15]
 8005df4:	3301      	adds	r3, #1
 8005df6:	b2d8      	uxtb	r0, r3
 8005df8:	797a      	ldrb	r2, [r7, #5]
 8005dfa:	7bbb      	ldrb	r3, [r7, #14]
 8005dfc:	f1c3 0308 	rsb	r3, r3, #8
 8005e00:	fa42 f303 	asr.w	r3, r2, r3
 8005e04:	b2dc      	uxtb	r4, r3
 8005e06:	7bbb      	ldrb	r3, [r7, #14]
 8005e08:	3b01      	subs	r3, #1
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	79f9      	ldrb	r1, [r7, #7]
 8005e0e:	793a      	ldrb	r2, [r7, #4]
 8005e10:	9201      	str	r2, [sp, #4]
 8005e12:	9300      	str	r3, [sp, #0]
 8005e14:	2300      	movs	r3, #0
 8005e16:	4622      	mov	r2, r4
 8005e18:	f7ff fee8 	bl	8005bec <OLED_SetByte_Fine>
  }
}
 8005e1c:	bf00      	nop
 8005e1e:	3714      	adds	r7, #20
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd90      	pop	{r4, r7, pc}

08005e24 <OLED_SetBlock>:
 * @param color 
 * @note (x,y)w*hdata
 * @note data
 */
void OLED_SetBlock(uint8_t x, uint8_t y, const uint8_t *data, uint8_t w, uint8_t h, OLED_ColorMode color)
{
 8005e24:	b590      	push	{r4, r7, lr}
 8005e26:	b087      	sub	sp, #28
 8005e28:	af02      	add	r7, sp, #8
 8005e2a:	603a      	str	r2, [r7, #0]
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	4603      	mov	r3, r0
 8005e30:	71fb      	strb	r3, [r7, #7]
 8005e32:	460b      	mov	r3, r1
 8005e34:	71bb      	strb	r3, [r7, #6]
 8005e36:	4613      	mov	r3, r2
 8005e38:	717b      	strb	r3, [r7, #5]
  uint8_t fullRow = h / 8; // 
 8005e3a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005e3e:	08db      	lsrs	r3, r3, #3
 8005e40:	733b      	strb	r3, [r7, #12]
  uint8_t partBit = h % 8; // 
 8005e42:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005e46:	f003 0307 	and.w	r3, r3, #7
 8005e4a:	72fb      	strb	r3, [r7, #11]
  for (uint8_t i = 0; i < w; i++)
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	73fb      	strb	r3, [r7, #15]
 8005e50:	e025      	b.n	8005e9e <OLED_SetBlock+0x7a>
  {
    for (uint8_t j = 0; j < fullRow; j++)
 8005e52:	2300      	movs	r3, #0
 8005e54:	73bb      	strb	r3, [r7, #14]
 8005e56:	e01b      	b.n	8005e90 <OLED_SetBlock+0x6c>
    {
      OLED_SetBits(x + i, y + j * 8, data[i + j * w], color);
 8005e58:	79fa      	ldrb	r2, [r7, #7]
 8005e5a:	7bfb      	ldrb	r3, [r7, #15]
 8005e5c:	4413      	add	r3, r2
 8005e5e:	b2d8      	uxtb	r0, r3
 8005e60:	7bbb      	ldrb	r3, [r7, #14]
 8005e62:	00db      	lsls	r3, r3, #3
 8005e64:	b2da      	uxtb	r2, r3
 8005e66:	79bb      	ldrb	r3, [r7, #6]
 8005e68:	4413      	add	r3, r2
 8005e6a:	b2dc      	uxtb	r4, r3
 8005e6c:	7bfa      	ldrb	r2, [r7, #15]
 8005e6e:	7bbb      	ldrb	r3, [r7, #14]
 8005e70:	7979      	ldrb	r1, [r7, #5]
 8005e72:	fb01 f303 	mul.w	r3, r1, r3
 8005e76:	4413      	add	r3, r2
 8005e78:	461a      	mov	r2, r3
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	4413      	add	r3, r2
 8005e7e:	781a      	ldrb	r2, [r3, #0]
 8005e80:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005e84:	4621      	mov	r1, r4
 8005e86:	f7ff ff8c 	bl	8005da2 <OLED_SetBits>
    for (uint8_t j = 0; j < fullRow; j++)
 8005e8a:	7bbb      	ldrb	r3, [r7, #14]
 8005e8c:	3301      	adds	r3, #1
 8005e8e:	73bb      	strb	r3, [r7, #14]
 8005e90:	7bba      	ldrb	r2, [r7, #14]
 8005e92:	7b3b      	ldrb	r3, [r7, #12]
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d3df      	bcc.n	8005e58 <OLED_SetBlock+0x34>
  for (uint8_t i = 0; i < w; i++)
 8005e98:	7bfb      	ldrb	r3, [r7, #15]
 8005e9a:	3301      	adds	r3, #1
 8005e9c:	73fb      	strb	r3, [r7, #15]
 8005e9e:	7bfa      	ldrb	r2, [r7, #15]
 8005ea0:	797b      	ldrb	r3, [r7, #5]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d3d5      	bcc.n	8005e52 <OLED_SetBlock+0x2e>
    }
  }
  if (partBit)
 8005ea6:	7afb      	ldrb	r3, [r7, #11]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d028      	beq.n	8005efe <OLED_SetBlock+0xda>
  {
    uint16_t fullNum = w * fullRow; // 
 8005eac:	797b      	ldrb	r3, [r7, #5]
 8005eae:	b29b      	uxth	r3, r3
 8005eb0:	7b3a      	ldrb	r2, [r7, #12]
 8005eb2:	b292      	uxth	r2, r2
 8005eb4:	fb02 f303 	mul.w	r3, r2, r3
 8005eb8:	813b      	strh	r3, [r7, #8]
    for (uint8_t i = 0; i < w; i++)
 8005eba:	2300      	movs	r3, #0
 8005ebc:	737b      	strb	r3, [r7, #13]
 8005ebe:	e01a      	b.n	8005ef6 <OLED_SetBlock+0xd2>
    {
      OLED_SetBits_Fine(x + i, y + (fullRow * 8), data[fullNum + i], partBit, color);
 8005ec0:	79fa      	ldrb	r2, [r7, #7]
 8005ec2:	7b7b      	ldrb	r3, [r7, #13]
 8005ec4:	4413      	add	r3, r2
 8005ec6:	b2d8      	uxtb	r0, r3
 8005ec8:	7b3b      	ldrb	r3, [r7, #12]
 8005eca:	00db      	lsls	r3, r3, #3
 8005ecc:	b2da      	uxtb	r2, r3
 8005ece:	79bb      	ldrb	r3, [r7, #6]
 8005ed0:	4413      	add	r3, r2
 8005ed2:	b2d9      	uxtb	r1, r3
 8005ed4:	893a      	ldrh	r2, [r7, #8]
 8005ed6:	7b7b      	ldrb	r3, [r7, #13]
 8005ed8:	4413      	add	r3, r2
 8005eda:	461a      	mov	r2, r3
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	4413      	add	r3, r2
 8005ee0:	781a      	ldrb	r2, [r3, #0]
 8005ee2:	7afc      	ldrb	r4, [r7, #11]
 8005ee4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005ee8:	9300      	str	r3, [sp, #0]
 8005eea:	4623      	mov	r3, r4
 8005eec:	f7ff fefa 	bl	8005ce4 <OLED_SetBits_Fine>
    for (uint8_t i = 0; i < w; i++)
 8005ef0:	7b7b      	ldrb	r3, [r7, #13]
 8005ef2:	3301      	adds	r3, #1
 8005ef4:	737b      	strb	r3, [r7, #13]
 8005ef6:	7b7a      	ldrb	r2, [r7, #13]
 8005ef8:	797b      	ldrb	r3, [r7, #5]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d3e0      	bcc.n	8005ec0 <OLED_SetBlock+0x9c>
  //       if (j * 8 + k >= h) break; // (
  //       OLED_SetPixel(x + i, y + j * 8 + k, !((data[i + j * w] >> k) & 0x01));
  //     }
  //   }
  // }
}
 8005efe:	bf00      	nop
 8005f00:	3714      	adds	r7, #20
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd90      	pop	{r4, r7, pc}

08005f06 <OLED_PrintASCIIChar>:
 * @param ch 
 * @param font 
 * @param color 
 */
void OLED_PrintASCIIChar(uint8_t x, uint8_t y, char ch, const ASCIIFont *font, OLED_ColorMode color)
{
 8005f06:	b5b0      	push	{r4, r5, r7, lr}
 8005f08:	b084      	sub	sp, #16
 8005f0a:	af02      	add	r7, sp, #8
 8005f0c:	603b      	str	r3, [r7, #0]
 8005f0e:	4603      	mov	r3, r0
 8005f10:	71fb      	strb	r3, [r7, #7]
 8005f12:	460b      	mov	r3, r1
 8005f14:	71bb      	strb	r3, [r7, #6]
 8005f16:	4613      	mov	r3, r2
 8005f18:	717b      	strb	r3, [r7, #5]
  OLED_SetBlock(x, y, font->chars + (ch - ' ') * (((font->h + 7) / 8) * font->w), font->w, font->h, color);
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	685a      	ldr	r2, [r3, #4]
 8005f1e:	797b      	ldrb	r3, [r7, #5]
 8005f20:	f1a3 0120 	sub.w	r1, r3, #32
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	781b      	ldrb	r3, [r3, #0]
 8005f28:	3307      	adds	r3, #7
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	da00      	bge.n	8005f30 <OLED_PrintASCIIChar+0x2a>
 8005f2e:	3307      	adds	r3, #7
 8005f30:	10db      	asrs	r3, r3, #3
 8005f32:	4618      	mov	r0, r3
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	785b      	ldrb	r3, [r3, #1]
 8005f38:	fb00 f303 	mul.w	r3, r0, r3
 8005f3c:	fb01 f303 	mul.w	r3, r1, r3
 8005f40:	18d4      	adds	r4, r2, r3
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	785d      	ldrb	r5, [r3, #1]
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	781b      	ldrb	r3, [r3, #0]
 8005f4a:	79b9      	ldrb	r1, [r7, #6]
 8005f4c:	79f8      	ldrb	r0, [r7, #7]
 8005f4e:	7e3a      	ldrb	r2, [r7, #24]
 8005f50:	9201      	str	r2, [sp, #4]
 8005f52:	9300      	str	r3, [sp, #0]
 8005f54:	462b      	mov	r3, r5
 8005f56:	4622      	mov	r2, r4
 8005f58:	f7ff ff64 	bl	8005e24 <OLED_SetBlock>
}
 8005f5c:	bf00      	nop
 8005f5e:	3708      	adds	r7, #8
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bdb0      	pop	{r4, r5, r7, pc}

08005f64 <_OLED_GetUTF8Len>:

/**
 * @brief UTF-8
 */
uint8_t _OLED_GetUTF8Len(char *string)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  if ((string[0] & 0x80) == 0x00)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	781b      	ldrb	r3, [r3, #0]
 8005f70:	b25b      	sxtb	r3, r3
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	db01      	blt.n	8005f7a <_OLED_GetUTF8Len+0x16>
  {
    return 1;
 8005f76:	2301      	movs	r3, #1
 8005f78:	e018      	b.n	8005fac <_OLED_GetUTF8Len+0x48>
  }
  else if ((string[0] & 0xE0) == 0xC0)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	781b      	ldrb	r3, [r3, #0]
 8005f7e:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8005f82:	2bc0      	cmp	r3, #192	@ 0xc0
 8005f84:	d101      	bne.n	8005f8a <_OLED_GetUTF8Len+0x26>
  {
    return 2;
 8005f86:	2302      	movs	r3, #2
 8005f88:	e010      	b.n	8005fac <_OLED_GetUTF8Len+0x48>
  }
  else if ((string[0] & 0xF0) == 0xE0)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	781b      	ldrb	r3, [r3, #0]
 8005f8e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f92:	2be0      	cmp	r3, #224	@ 0xe0
 8005f94:	d101      	bne.n	8005f9a <_OLED_GetUTF8Len+0x36>
  {
    return 3;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e008      	b.n	8005fac <_OLED_GetUTF8Len+0x48>
  }
  else if ((string[0] & 0xF8) == 0xF0)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	781b      	ldrb	r3, [r3, #0]
 8005f9e:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8005fa2:	2bf0      	cmp	r3, #240	@ 0xf0
 8005fa4:	d101      	bne.n	8005faa <_OLED_GetUTF8Len+0x46>
  {
    return 4;
 8005fa6:	2304      	movs	r3, #4
 8005fa8:	e000      	b.n	8005fac <_OLED_GetUTF8Len+0x48>
  }
  return 0;
 8005faa:	2300      	movs	r3, #0
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bc80      	pop	{r7}
 8005fb4:	4770      	bx	lr

08005fb6 <OLED_PrintString>:
 * @note , :
 * 1. UTF-8
 * 2. LED(https://led.baud-dance.com)
 */
void OLED_PrintString(uint8_t x, uint8_t y, char *str, const Font *font, OLED_ColorMode color)
{
 8005fb6:	b5b0      	push	{r4, r5, r7, lr}
 8005fb8:	b08a      	sub	sp, #40	@ 0x28
 8005fba:	af02      	add	r7, sp, #8
 8005fbc:	60ba      	str	r2, [r7, #8]
 8005fbe:	607b      	str	r3, [r7, #4]
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	73fb      	strb	r3, [r7, #15]
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	73bb      	strb	r3, [r7, #14]
  uint16_t i = 0;                                       // 
 8005fc8:	2300      	movs	r3, #0
 8005fca:	83fb      	strh	r3, [r7, #30]
  uint8_t oneLen = (((font->h + 7) / 8) * font->w) + 4; // 
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	781b      	ldrb	r3, [r3, #0]
 8005fd0:	3307      	adds	r3, #7
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	da00      	bge.n	8005fd8 <OLED_PrintString+0x22>
 8005fd6:	3307      	adds	r3, #7
 8005fd8:	10db      	asrs	r3, r3, #3
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	687a      	ldr	r2, [r7, #4]
 8005fde:	7852      	ldrb	r2, [r2, #1]
 8005fe0:	fb02 f303 	mul.w	r3, r2, r3
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	3304      	adds	r3, #4
 8005fe8:	76fb      	strb	r3, [r7, #27]
  uint8_t found;                                        // 
  uint8_t utf8Len;                                      // UTF-8
  uint8_t *head;                                        // 
  while (str[i])
 8005fea:	e07d      	b.n	80060e8 <OLED_PrintString+0x132>
  {
    found = 0;
 8005fec:	2300      	movs	r3, #0
 8005fee:	777b      	strb	r3, [r7, #29]
    utf8Len = _OLED_GetUTF8Len(str + i);
 8005ff0:	8bfb      	ldrh	r3, [r7, #30]
 8005ff2:	68ba      	ldr	r2, [r7, #8]
 8005ff4:	4413      	add	r3, r2
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f7ff ffb4 	bl	8005f64 <_OLED_GetUTF8Len>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	76bb      	strb	r3, [r7, #26]
    if (utf8Len == 0)
 8006000:	7ebb      	ldrb	r3, [r7, #26]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d078      	beq.n	80060f8 <OLED_PrintString+0x142>
      break; // UTF-8

    //   TODO , hash
    for (uint8_t j = 0; j < font->len; j++)
 8006006:	2300      	movs	r3, #0
 8006008:	773b      	strb	r3, [r7, #28]
 800600a:	e032      	b.n	8006072 <OLED_PrintString+0xbc>
    {
      head = (uint8_t *)(font->chars) + (j * oneLen);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	7f3a      	ldrb	r2, [r7, #28]
 8006012:	7ef9      	ldrb	r1, [r7, #27]
 8006014:	fb01 f202 	mul.w	r2, r1, r2
 8006018:	4413      	add	r3, r2
 800601a:	617b      	str	r3, [r7, #20]
      if (memcmp(str + i, head, utf8Len) == 0)
 800601c:	8bfb      	ldrh	r3, [r7, #30]
 800601e:	68ba      	ldr	r2, [r7, #8]
 8006020:	4413      	add	r3, r2
 8006022:	7eba      	ldrb	r2, [r7, #26]
 8006024:	6979      	ldr	r1, [r7, #20]
 8006026:	4618      	mov	r0, r3
 8006028:	f004 fa48 	bl	800a4bc <memcmp>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d11c      	bne.n	800606c <OLED_PrintString+0xb6>
      {
        OLED_SetBlock(x, y, head + 4, font->w, font->h, color);
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	1d1c      	adds	r4, r3, #4
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	785d      	ldrb	r5, [r3, #1]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	781b      	ldrb	r3, [r3, #0]
 800603e:	7bb9      	ldrb	r1, [r7, #14]
 8006040:	7bf8      	ldrb	r0, [r7, #15]
 8006042:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8006046:	9201      	str	r2, [sp, #4]
 8006048:	9300      	str	r3, [sp, #0]
 800604a:	462b      	mov	r3, r5
 800604c:	4622      	mov	r2, r4
 800604e:	f7ff fee9 	bl	8005e24 <OLED_SetBlock>
        // 
        x += font->w;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	785a      	ldrb	r2, [r3, #1]
 8006056:	7bfb      	ldrb	r3, [r7, #15]
 8006058:	4413      	add	r3, r2
 800605a:	73fb      	strb	r3, [r7, #15]
        i += utf8Len;
 800605c:	7ebb      	ldrb	r3, [r7, #26]
 800605e:	b29a      	uxth	r2, r3
 8006060:	8bfb      	ldrh	r3, [r7, #30]
 8006062:	4413      	add	r3, r2
 8006064:	83fb      	strh	r3, [r7, #30]
        found = 1;
 8006066:	2301      	movs	r3, #1
 8006068:	777b      	strb	r3, [r7, #29]
        break;
 800606a:	e007      	b.n	800607c <OLED_PrintString+0xc6>
    for (uint8_t j = 0; j < font->len; j++)
 800606c:	7f3b      	ldrb	r3, [r7, #28]
 800606e:	3301      	adds	r3, #1
 8006070:	773b      	strb	r3, [r7, #28]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	7a1b      	ldrb	r3, [r3, #8]
 8006076:	7f3a      	ldrb	r2, [r7, #28]
 8006078:	429a      	cmp	r2, r3
 800607a:	d3c7      	bcc.n	800600c <OLED_PrintString+0x56>
      }
    }

    // ,ASCII, ASCII
    if (found == 0)
 800607c:	7f7b      	ldrb	r3, [r7, #29]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d132      	bne.n	80060e8 <OLED_PrintString+0x132>
    {
      if (utf8Len == 1)
 8006082:	7ebb      	ldrb	r3, [r7, #26]
 8006084:	2b01      	cmp	r3, #1
 8006086:	d119      	bne.n	80060bc <OLED_PrintString+0x106>
      {
        OLED_PrintASCIIChar(x, y, str[i], font->ascii, color);
 8006088:	8bfb      	ldrh	r3, [r7, #30]
 800608a:	68ba      	ldr	r2, [r7, #8]
 800608c:	4413      	add	r3, r2
 800608e:	781a      	ldrb	r2, [r3, #0]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	68dc      	ldr	r4, [r3, #12]
 8006094:	7bb9      	ldrb	r1, [r7, #14]
 8006096:	7bf8      	ldrb	r0, [r7, #15]
 8006098:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800609c:	9300      	str	r3, [sp, #0]
 800609e:	4623      	mov	r3, r4
 80060a0:	f7ff ff31 	bl	8005f06 <OLED_PrintASCIIChar>
        // 
        x += font->ascii->w;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	68db      	ldr	r3, [r3, #12]
 80060a8:	785a      	ldrb	r2, [r3, #1]
 80060aa:	7bfb      	ldrb	r3, [r7, #15]
 80060ac:	4413      	add	r3, r2
 80060ae:	73fb      	strb	r3, [r7, #15]
        i += utf8Len;
 80060b0:	7ebb      	ldrb	r3, [r7, #26]
 80060b2:	b29a      	uxth	r2, r3
 80060b4:	8bfb      	ldrh	r3, [r7, #30]
 80060b6:	4413      	add	r3, r2
 80060b8:	83fb      	strh	r3, [r7, #30]
 80060ba:	e015      	b.n	80060e8 <OLED_PrintString+0x132>
      }
      else
      {
        OLED_PrintASCIIChar(x, y, ' ', font->ascii, color);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	68da      	ldr	r2, [r3, #12]
 80060c0:	7bb9      	ldrb	r1, [r7, #14]
 80060c2:	7bf8      	ldrb	r0, [r7, #15]
 80060c4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80060c8:	9300      	str	r3, [sp, #0]
 80060ca:	4613      	mov	r3, r2
 80060cc:	2220      	movs	r2, #32
 80060ce:	f7ff ff1a 	bl	8005f06 <OLED_PrintASCIIChar>
        x += font->ascii->w;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	68db      	ldr	r3, [r3, #12]
 80060d6:	785a      	ldrb	r2, [r3, #1]
 80060d8:	7bfb      	ldrb	r3, [r7, #15]
 80060da:	4413      	add	r3, r2
 80060dc:	73fb      	strb	r3, [r7, #15]
        i += utf8Len;
 80060de:	7ebb      	ldrb	r3, [r7, #26]
 80060e0:	b29a      	uxth	r2, r3
 80060e2:	8bfb      	ldrh	r3, [r7, #30]
 80060e4:	4413      	add	r3, r2
 80060e6:	83fb      	strh	r3, [r7, #30]
  while (str[i])
 80060e8:	8bfb      	ldrh	r3, [r7, #30]
 80060ea:	68ba      	ldr	r2, [r7, #8]
 80060ec:	4413      	add	r3, r2
 80060ee:	781b      	ldrb	r3, [r3, #0]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	f47f af7b 	bne.w	8005fec <OLED_PrintString+0x36>
      }
    }
  }
}
 80060f6:	e000      	b.n	80060fa <OLED_PrintString+0x144>
      break; // UTF-8
 80060f8:	bf00      	nop
}
 80060fa:	bf00      	nop
 80060fc:	3720      	adds	r7, #32
 80060fe:	46bd      	mov	sp, r7
 8006100:	bdb0      	pop	{r4, r5, r7, pc}

08006102 <Vertical>:

int stop=0;

//PD
//  
int Vertical(float target,float angle,float gyro_y){
 8006102:	b590      	push	{r4, r7, lr}
 8006104:	b087      	sub	sp, #28
 8006106:	af00      	add	r7, sp, #0
 8006108:	60f8      	str	r0, [r7, #12]
 800610a:	60b9      	str	r1, [r7, #8]
 800610c:	607a      	str	r2, [r7, #4]
	int output = 0;
 800610e:	2300      	movs	r3, #0
 8006110:	617b      	str	r3, [r7, #20]
	output = KP_Vertical*(angle - target) + KD_Vertical * gyro_y;\
 8006112:	68f9      	ldr	r1, [r7, #12]
 8006114:	68b8      	ldr	r0, [r7, #8]
 8006116:	f7fa fd03 	bl	8000b20 <__aeabi_fsub>
 800611a:	4603      	mov	r3, r0
 800611c:	f04f 0100 	mov.w	r1, #0
 8006120:	4618      	mov	r0, r3
 8006122:	f7fa fe07 	bl	8000d34 <__aeabi_fmul>
 8006126:	4603      	mov	r3, r0
 8006128:	461c      	mov	r4, r3
 800612a:	f04f 0100 	mov.w	r1, #0
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f7fa fe00 	bl	8000d34 <__aeabi_fmul>
 8006134:	4603      	mov	r3, r0
 8006136:	4619      	mov	r1, r3
 8006138:	4620      	mov	r0, r4
 800613a:	f7fa fcf3 	bl	8000b24 <__addsf3>
 800613e:	4603      	mov	r3, r0
 8006140:	4618      	mov	r0, r3
 8006142:	f7fa ffbd 	bl	80010c0 <__aeabi_f2iz>
 8006146:	4603      	mov	r3, r0
 8006148:	617b      	str	r3, [r7, #20]
	return output;
 800614a:	697b      	ldr	r3, [r7, #20]
}
 800614c:	4618      	mov	r0, r3
 800614e:	371c      	adds	r7, #28
 8006150:	46bd      	mov	sp, r7
 8006152:	bd90      	pop	{r4, r7, pc}

08006154 <Speed>:

//PI
// /
int Speed(int target,int encoder_left,int encoder_right){
 8006154:	b590      	push	{r4, r7, lr}
 8006156:	b089      	sub	sp, #36	@ 0x24
 8006158:	af00      	add	r7, sp, #0
 800615a:	60f8      	str	r0, [r7, #12]
 800615c:	60b9      	str	r1, [r7, #8]
 800615e:	607a      	str	r2, [r7, #4]
	static int encoder_s=0;
	static float a=0.7;
	int error,error_lowout,temp;

	//1.
	error = (encoder_left+encoder_right)-target;
 8006160:	68ba      	ldr	r2, [r7, #8]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	441a      	add	r2, r3
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	1ad3      	subs	r3, r2, r3
 800616a:	61fb      	str	r3, [r7, #28]
	//2.
	error_lowout=(1-a)*error+a*error_lowout_last;
 800616c:	4b29      	ldr	r3, [pc, #164]	@ (8006214 <Speed+0xc0>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4619      	mov	r1, r3
 8006172:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8006176:	f7fa fcd3 	bl	8000b20 <__aeabi_fsub>
 800617a:	4603      	mov	r3, r0
 800617c:	461c      	mov	r4, r3
 800617e:	69f8      	ldr	r0, [r7, #28]
 8006180:	f7fa fd84 	bl	8000c8c <__aeabi_i2f>
 8006184:	4603      	mov	r3, r0
 8006186:	4619      	mov	r1, r3
 8006188:	4620      	mov	r0, r4
 800618a:	f7fa fdd3 	bl	8000d34 <__aeabi_fmul>
 800618e:	4603      	mov	r3, r0
 8006190:	461c      	mov	r4, r3
 8006192:	4b21      	ldr	r3, [pc, #132]	@ (8006218 <Speed+0xc4>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4618      	mov	r0, r3
 8006198:	f7fa fd78 	bl	8000c8c <__aeabi_i2f>
 800619c:	4602      	mov	r2, r0
 800619e:	4b1d      	ldr	r3, [pc, #116]	@ (8006214 <Speed+0xc0>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4619      	mov	r1, r3
 80061a4:	4610      	mov	r0, r2
 80061a6:	f7fa fdc5 	bl	8000d34 <__aeabi_fmul>
 80061aa:	4603      	mov	r3, r0
 80061ac:	4619      	mov	r1, r3
 80061ae:	4620      	mov	r0, r4
 80061b0:	f7fa fcb8 	bl	8000b24 <__addsf3>
 80061b4:	4603      	mov	r3, r0
 80061b6:	4618      	mov	r0, r3
 80061b8:	f7fa ff82 	bl	80010c0 <__aeabi_f2iz>
 80061bc:	4603      	mov	r3, r0
 80061be:	61bb      	str	r3, [r7, #24]
	error_lowout_last=error_lowout;
 80061c0:	4a15      	ldr	r2, [pc, #84]	@ (8006218 <Speed+0xc4>)
 80061c2:	69bb      	ldr	r3, [r7, #24]
 80061c4:	6013      	str	r3, [r2, #0]
	//3.
	encoder_s+=error_lowout;
 80061c6:	4b15      	ldr	r3, [pc, #84]	@ (800621c <Speed+0xc8>)
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	69bb      	ldr	r3, [r7, #24]
 80061cc:	4413      	add	r3, r2
 80061ce:	4a13      	ldr	r2, [pc, #76]	@ (800621c <Speed+0xc8>)
 80061d0:	6013      	str	r3, [r2, #0]
	//4.
	if(encoder_s>20000) encoder_s = 20000;
 80061d2:	4b12      	ldr	r3, [pc, #72]	@ (800621c <Speed+0xc8>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80061da:	4293      	cmp	r3, r2
 80061dc:	dd03      	ble.n	80061e6 <Speed+0x92>
 80061de:	4b0f      	ldr	r3, [pc, #60]	@ (800621c <Speed+0xc8>)
 80061e0:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80061e4:	601a      	str	r2, [r3, #0]
	if(encoder_s<-20000) encoder_s = -20000;
 80061e6:	4b0d      	ldr	r3, [pc, #52]	@ (800621c <Speed+0xc8>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a0d      	ldr	r2, [pc, #52]	@ (8006220 <Speed+0xcc>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	da02      	bge.n	80061f6 <Speed+0xa2>
 80061f0:	4b0a      	ldr	r3, [pc, #40]	@ (800621c <Speed+0xc8>)
 80061f2:	4a0b      	ldr	r2, [pc, #44]	@ (8006220 <Speed+0xcc>)
 80061f4:	601a      	str	r2, [r3, #0]
	//5.
	if(stop==1) encoder_s = 0;
 80061f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006224 <Speed+0xd0>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d102      	bne.n	8006204 <Speed+0xb0>
 80061fe:	4b07      	ldr	r3, [pc, #28]	@ (800621c <Speed+0xc8>)
 8006200:	2200      	movs	r2, #0
 8006202:	601a      	str	r2, [r3, #0]
	//6.
	temp = KP_Speed*error_lowout+KI_Speed*encoder_s;
 8006204:	2300      	movs	r3, #0
 8006206:	617b      	str	r3, [r7, #20]

	return temp;
 8006208:	697b      	ldr	r3, [r7, #20]
}
 800620a:	4618      	mov	r0, r3
 800620c:	3724      	adds	r7, #36	@ 0x24
 800620e:	46bd      	mov	sp, r7
 8006210:	bd90      	pop	{r4, r7, pc}
 8006212:	bf00      	nop
 8006214:	20000038 	.word	0x20000038
 8006218:	200005fc 	.word	0x200005fc
 800621c:	20000600 	.word	0x20000600
 8006220:	ffffb1e0 	.word	0xffffb1e0
 8006224:	200005f8 	.word	0x200005f8

08006228 <Turn>:


//PD
// 
int Turn(float target,float gyro_z){
 8006228:	b590      	push	{r4, r7, lr}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	6039      	str	r1, [r7, #0]
	int temp;
	temp = KP_Turn*target+KD_Turn*gyro_z;
 8006232:	f04f 0100 	mov.w	r1, #0
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f7fa fd7c 	bl	8000d34 <__aeabi_fmul>
 800623c:	4603      	mov	r3, r0
 800623e:	461c      	mov	r4, r3
 8006240:	f04f 0100 	mov.w	r1, #0
 8006244:	6838      	ldr	r0, [r7, #0]
 8006246:	f7fa fd75 	bl	8000d34 <__aeabi_fmul>
 800624a:	4603      	mov	r3, r0
 800624c:	4619      	mov	r1, r3
 800624e:	4620      	mov	r0, r4
 8006250:	f7fa fc68 	bl	8000b24 <__addsf3>
 8006254:	4603      	mov	r3, r0
 8006256:	4618      	mov	r0, r3
 8006258:	f7fa ff32 	bl	80010c0 <__aeabi_f2iz>
 800625c:	4603      	mov	r3, r0
 800625e:	60fb      	str	r3, [r7, #12]
	return temp;
 8006260:	68fb      	ldr	r3, [r7, #12]
}
 8006262:	4618      	mov	r0, r3
 8006264:	3714      	adds	r7, #20
 8006266:	46bd      	mov	sp, r7
 8006268:	bd90      	pop	{r4, r7, pc}
	...

0800626c <Control>:


void Control(){
 800626c:	b5b0      	push	{r4, r5, r7, lr}
 800626e:	b082      	sub	sp, #8
 8006270:	af00      	add	r7, sp, #0
	int PWM_out;

	//
	encoder_left=Read_Encoder(&htim2);
 8006272:	483d      	ldr	r0, [pc, #244]	@ (8006368 <Control+0xfc>)
 8006274:	f7fb fac2 	bl	80017fc <Read_Encoder>
 8006278:	4603      	mov	r3, r0
 800627a:	4a3c      	ldr	r2, [pc, #240]	@ (800636c <Control+0x100>)
 800627c:	6013      	str	r3, [r2, #0]
	encoder_right=-Read_Encoder(&htim4);
 800627e:	483c      	ldr	r0, [pc, #240]	@ (8006370 <Control+0x104>)
 8006280:	f7fb fabc 	bl	80017fc <Read_Encoder>
 8006284:	4603      	mov	r3, r0
 8006286:	425b      	negs	r3, r3
 8006288:	4a3a      	ldr	r2, [pc, #232]	@ (8006374 <Control+0x108>)
 800628a:	6013      	str	r3, [r2, #0]
	mpu_dmp_get_data(&pitch, &roll, &yaw);
 800628c:	4a3a      	ldr	r2, [pc, #232]	@ (8006378 <Control+0x10c>)
 800628e:	493b      	ldr	r1, [pc, #236]	@ (800637c <Control+0x110>)
 8006290:	483b      	ldr	r0, [pc, #236]	@ (8006380 <Control+0x114>)
 8006292:	f7fd fde1 	bl	8003e58 <mpu_dmp_get_data>
	MPU_Get_Gyroscope(&gyro_x, &gyro_y, &gyro_z);
 8006296:	4a3b      	ldr	r2, [pc, #236]	@ (8006384 <Control+0x118>)
 8006298:	493b      	ldr	r1, [pc, #236]	@ (8006388 <Control+0x11c>)
 800629a:	483c      	ldr	r0, [pc, #240]	@ (800638c <Control+0x120>)
 800629c:	f7ff fa8d 	bl	80057ba <MPU_Get_Gyroscope>
	MPU_Get_Accelerometer(&a_x, &a_y, &a_z);
 80062a0:	4a3b      	ldr	r2, [pc, #236]	@ (8006390 <Control+0x124>)
 80062a2:	493c      	ldr	r1, [pc, #240]	@ (8006394 <Control+0x128>)
 80062a4:	483c      	ldr	r0, [pc, #240]	@ (8006398 <Control+0x12c>)
 80062a6:	f7ff fabd 	bl	8005824 <MPU_Get_Accelerometer>

	//
	Speed_out=Speed(target_speed,encoder_left,encoder_right);
 80062aa:	4b3c      	ldr	r3, [pc, #240]	@ (800639c <Control+0x130>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a2f      	ldr	r2, [pc, #188]	@ (800636c <Control+0x100>)
 80062b0:	6811      	ldr	r1, [r2, #0]
 80062b2:	4a30      	ldr	r2, [pc, #192]	@ (8006374 <Control+0x108>)
 80062b4:	6812      	ldr	r2, [r2, #0]
 80062b6:	4618      	mov	r0, r3
 80062b8:	f7ff ff4c 	bl	8006154 <Speed>
 80062bc:	4603      	mov	r3, r0
 80062be:	4a38      	ldr	r2, [pc, #224]	@ (80063a0 <Control+0x134>)
 80062c0:	6013      	str	r3, [r2, #0]
	Vertical_out=Vertical(Speed_out+Med_angle,roll,gyro_x);     //
 80062c2:	4b37      	ldr	r3, [pc, #220]	@ (80063a0 <Control+0x134>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4618      	mov	r0, r3
 80062c8:	f7fa fce0 	bl	8000c8c <__aeabi_i2f>
 80062cc:	4602      	mov	r2, r0
 80062ce:	4b35      	ldr	r3, [pc, #212]	@ (80063a4 <Control+0x138>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4619      	mov	r1, r3
 80062d4:	4610      	mov	r0, r2
 80062d6:	f7fa fc25 	bl	8000b24 <__addsf3>
 80062da:	4603      	mov	r3, r0
 80062dc:	461d      	mov	r5, r3
 80062de:	4b27      	ldr	r3, [pc, #156]	@ (800637c <Control+0x110>)
 80062e0:	681c      	ldr	r4, [r3, #0]
 80062e2:	4b2a      	ldr	r3, [pc, #168]	@ (800638c <Control+0x120>)
 80062e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80062e8:	4618      	mov	r0, r3
 80062ea:	f7fa fccf 	bl	8000c8c <__aeabi_i2f>
 80062ee:	4603      	mov	r3, r0
 80062f0:	461a      	mov	r2, r3
 80062f2:	4621      	mov	r1, r4
 80062f4:	4628      	mov	r0, r5
 80062f6:	f7ff ff04 	bl	8006102 <Vertical>
 80062fa:	4603      	mov	r3, r0
 80062fc:	4a2a      	ldr	r2, [pc, #168]	@ (80063a8 <Control+0x13c>)
 80062fe:	6013      	str	r3, [r2, #0]
	Turn_out=Turn(target_turn,gyro_z);
 8006300:	4b2a      	ldr	r3, [pc, #168]	@ (80063ac <Control+0x140>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4618      	mov	r0, r3
 8006306:	f7fa fcc1 	bl	8000c8c <__aeabi_i2f>
 800630a:	4604      	mov	r4, r0
 800630c:	4b1d      	ldr	r3, [pc, #116]	@ (8006384 <Control+0x118>)
 800630e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006312:	4618      	mov	r0, r3
 8006314:	f7fa fcba 	bl	8000c8c <__aeabi_i2f>
 8006318:	4603      	mov	r3, r0
 800631a:	4619      	mov	r1, r3
 800631c:	4620      	mov	r0, r4
 800631e:	f7ff ff83 	bl	8006228 <Turn>
 8006322:	4603      	mov	r3, r0
 8006324:	4a22      	ldr	r2, [pc, #136]	@ (80063b0 <Control+0x144>)
 8006326:	6013      	str	r3, [r2, #0]
	PWM_out=Vertical_out;
 8006328:	4b1f      	ldr	r3, [pc, #124]	@ (80063a8 <Control+0x13c>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	607b      	str	r3, [r7, #4]
	motor1=PWM_out-Turn_out;         //  2*Turn_out
 800632e:	4b20      	ldr	r3, [pc, #128]	@ (80063b0 <Control+0x144>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	687a      	ldr	r2, [r7, #4]
 8006334:	1ad3      	subs	r3, r2, r3
 8006336:	4a1f      	ldr	r2, [pc, #124]	@ (80063b4 <Control+0x148>)
 8006338:	6013      	str	r3, [r2, #0]
	motor2=PWM_out+Turn_out;
 800633a:	4b1d      	ldr	r3, [pc, #116]	@ (80063b0 <Control+0x144>)
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	4413      	add	r3, r2
 8006342:	4a1d      	ldr	r2, [pc, #116]	@ (80063b8 <Control+0x14c>)
 8006344:	6013      	str	r3, [r2, #0]
	Limit(&motor1,&motor2);
 8006346:	491c      	ldr	r1, [pc, #112]	@ (80063b8 <Control+0x14c>)
 8006348:	481a      	ldr	r0, [pc, #104]	@ (80063b4 <Control+0x148>)
 800634a:	f7ff f94b 	bl	80055e4 <Limit>
	Motor_Start(motor1,motor2);
 800634e:	4b19      	ldr	r3, [pc, #100]	@ (80063b4 <Control+0x148>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a19      	ldr	r2, [pc, #100]	@ (80063b8 <Control+0x14c>)
 8006354:	6812      	ldr	r2, [r2, #0]
 8006356:	4611      	mov	r1, r2
 8006358:	4618      	mov	r0, r3
 800635a:	f7ff f8ed 	bl	8005538 <Motor_Start>


}
 800635e:	bf00      	nop
 8006360:	3708      	adds	r7, #8
 8006362:	46bd      	mov	sp, r7
 8006364:	bdb0      	pop	{r4, r5, r7, pc}
 8006366:	bf00      	nop
 8006368:	20000658 	.word	0x20000658
 800636c:	200005c4 	.word	0x200005c4
 8006370:	200006e8 	.word	0x200006e8
 8006374:	200005c8 	.word	0x200005c8
 8006378:	20000120 	.word	0x20000120
 800637c:	2000011c 	.word	0x2000011c
 8006380:	20000118 	.word	0x20000118
 8006384:	200005d0 	.word	0x200005d0
 8006388:	200005ce 	.word	0x200005ce
 800638c:	200005cc 	.word	0x200005cc
 8006390:	200005d6 	.word	0x200005d6
 8006394:	200005d4 	.word	0x200005d4
 8006398:	200005d2 	.word	0x200005d2
 800639c:	200005e4 	.word	0x200005e4
 80063a0:	200005dc 	.word	0x200005dc
 80063a4:	200005ec 	.word	0x200005ec
 80063a8:	200005d8 	.word	0x200005d8
 80063ac:	200005e8 	.word	0x200005e8
 80063b0:	200005e0 	.word	0x200005e0
 80063b4:	200005f0 	.word	0x200005f0
 80063b8:	200005f4 	.word	0x200005f4

080063bc <Delay_us>:
extern TIM_HandleTypeDef htim3;
uint16_t count;
float distance;

void Delay_us(uint32_t nus)
{
 80063bc:	b480      	push	{r7}
 80063be:	b085      	sub	sp, #20
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
    uint32_t Delay = nus * 168/4;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	22a8      	movs	r2, #168	@ 0xa8
 80063c8:	fb02 f303 	mul.w	r3, r2, r3
 80063cc:	089b      	lsrs	r3, r3, #2
 80063ce:	60fb      	str	r3, [r7, #12]
    do
    {
        __NOP();
 80063d0:	bf00      	nop
    }
    while (Delay --);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	1e5a      	subs	r2, r3, #1
 80063d6:	60fa      	str	r2, [r7, #12]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d1f9      	bne.n	80063d0 <Delay_us+0x14>
}
 80063dc:	bf00      	nop
 80063de:	bf00      	nop
 80063e0:	3714      	adds	r7, #20
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bc80      	pop	{r7}
 80063e6:	4770      	bx	lr

080063e8 <Get_Distance>:

void Get_Distance(){
 80063e8:	b580      	push	{r7, lr}
 80063ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 80063ec:	2201      	movs	r2, #1
 80063ee:	2108      	movs	r1, #8
 80063f0:	4806      	ldr	r0, [pc, #24]	@ (800640c <Get_Distance+0x24>)
 80063f2:	f001 f800 	bl	80073f6 <HAL_GPIO_WritePin>
	Delay_us(12);
 80063f6:	200c      	movs	r0, #12
 80063f8:	f7ff ffe0 	bl	80063bc <Delay_us>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_3,GPIO_PIN_RESET);
 80063fc:	2200      	movs	r2, #0
 80063fe:	2108      	movs	r1, #8
 8006400:	4802      	ldr	r0, [pc, #8]	@ (800640c <Get_Distance+0x24>)
 8006402:	f000 fff8 	bl	80073f6 <HAL_GPIO_WritePin>
}
 8006406:	bf00      	nop
 8006408:	bd80      	pop	{r7, pc}
 800640a:	bf00      	nop
 800640c:	40010800 	.word	0x40010800

08006410 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8006410:	b580      	push	{r7, lr}
 8006412:	b082      	sub	sp, #8
 8006414:	af00      	add	r7, sp, #0
 8006416:	4603      	mov	r3, r0
 8006418:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_2){
 800641a:	88fb      	ldrh	r3, [r7, #6]
 800641c:	2b04      	cmp	r3, #4
 800641e:	d12b      	bne.n	8006478 <HAL_GPIO_EXTI_Callback+0x68>
		if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_2)==GPIO_PIN_SET){
 8006420:	2104      	movs	r1, #4
 8006422:	481d      	ldr	r0, [pc, #116]	@ (8006498 <HAL_GPIO_EXTI_Callback+0x88>)
 8006424:	f000 ffd0 	bl	80073c8 <HAL_GPIO_ReadPin>
 8006428:	4603      	mov	r3, r0
 800642a:	2b01      	cmp	r3, #1
 800642c:	d107      	bne.n	800643e <HAL_GPIO_EXTI_Callback+0x2e>
			__HAL_TIM_SET_COUNTER(&htim3,0);
 800642e:	4b1b      	ldr	r3, [pc, #108]	@ (800649c <HAL_GPIO_EXTI_Callback+0x8c>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	2200      	movs	r2, #0
 8006434:	625a      	str	r2, [r3, #36]	@ 0x24
			HAL_TIM_Base_Start(&htim3);
 8006436:	4819      	ldr	r0, [pc, #100]	@ (800649c <HAL_GPIO_EXTI_Callback+0x8c>)
 8006438:	f002 f90a 	bl	8008650 <HAL_TIM_Base_Start>
	}
	else if(GPIO_Pin == GPIO_PIN_5){
		Control();
	}

}
 800643c:	e021      	b.n	8006482 <HAL_GPIO_EXTI_Callback+0x72>
			HAL_TIM_Base_Stop(&htim3);
 800643e:	4817      	ldr	r0, [pc, #92]	@ (800649c <HAL_GPIO_EXTI_Callback+0x8c>)
 8006440:	f002 f950 	bl	80086e4 <HAL_TIM_Base_Stop>
			count=__HAL_TIM_GET_COUNTER(&htim3);
 8006444:	4b15      	ldr	r3, [pc, #84]	@ (800649c <HAL_GPIO_EXTI_Callback+0x8c>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800644a:	b29a      	uxth	r2, r3
 800644c:	4b14      	ldr	r3, [pc, #80]	@ (80064a0 <HAL_GPIO_EXTI_Callback+0x90>)
 800644e:	801a      	strh	r2, [r3, #0]
			distance=count*0.017;
 8006450:	4b13      	ldr	r3, [pc, #76]	@ (80064a0 <HAL_GPIO_EXTI_Callback+0x90>)
 8006452:	881b      	ldrh	r3, [r3, #0]
 8006454:	4618      	mov	r0, r3
 8006456:	f7f9 ffd5 	bl	8000404 <__aeabi_i2d>
 800645a:	a30d      	add	r3, pc, #52	@ (adr r3, 8006490 <HAL_GPIO_EXTI_Callback+0x80>)
 800645c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006460:	f7fa f83a 	bl	80004d8 <__aeabi_dmul>
 8006464:	4602      	mov	r2, r0
 8006466:	460b      	mov	r3, r1
 8006468:	4610      	mov	r0, r2
 800646a:	4619      	mov	r1, r3
 800646c:	f7fa fb04 	bl	8000a78 <__aeabi_d2f>
 8006470:	4603      	mov	r3, r0
 8006472:	4a0c      	ldr	r2, [pc, #48]	@ (80064a4 <HAL_GPIO_EXTI_Callback+0x94>)
 8006474:	6013      	str	r3, [r2, #0]
}
 8006476:	e004      	b.n	8006482 <HAL_GPIO_EXTI_Callback+0x72>
	else if(GPIO_Pin == GPIO_PIN_5){
 8006478:	88fb      	ldrh	r3, [r7, #6]
 800647a:	2b20      	cmp	r3, #32
 800647c:	d101      	bne.n	8006482 <HAL_GPIO_EXTI_Callback+0x72>
		Control();
 800647e:	f7ff fef5 	bl	800626c <Control>
}
 8006482:	bf00      	nop
 8006484:	3708      	adds	r7, #8
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}
 800648a:	bf00      	nop
 800648c:	f3af 8000 	nop.w
 8006490:	b020c49c 	.word	0xb020c49c
 8006494:	3f916872 	.word	0x3f916872
 8006498:	40010800 	.word	0x40010800
 800649c:	200006a0 	.word	0x200006a0
 80064a0:	20000604 	.word	0x20000604
 80064a4:	20000608 	.word	0x20000608

080064a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b085      	sub	sp, #20
 80064ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80064ae:	4b15      	ldr	r3, [pc, #84]	@ (8006504 <HAL_MspInit+0x5c>)
 80064b0:	699b      	ldr	r3, [r3, #24]
 80064b2:	4a14      	ldr	r2, [pc, #80]	@ (8006504 <HAL_MspInit+0x5c>)
 80064b4:	f043 0301 	orr.w	r3, r3, #1
 80064b8:	6193      	str	r3, [r2, #24]
 80064ba:	4b12      	ldr	r3, [pc, #72]	@ (8006504 <HAL_MspInit+0x5c>)
 80064bc:	699b      	ldr	r3, [r3, #24]
 80064be:	f003 0301 	and.w	r3, r3, #1
 80064c2:	60bb      	str	r3, [r7, #8]
 80064c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80064c6:	4b0f      	ldr	r3, [pc, #60]	@ (8006504 <HAL_MspInit+0x5c>)
 80064c8:	69db      	ldr	r3, [r3, #28]
 80064ca:	4a0e      	ldr	r2, [pc, #56]	@ (8006504 <HAL_MspInit+0x5c>)
 80064cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064d0:	61d3      	str	r3, [r2, #28]
 80064d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006504 <HAL_MspInit+0x5c>)
 80064d4:	69db      	ldr	r3, [r3, #28]
 80064d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064da:	607b      	str	r3, [r7, #4]
 80064dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80064de:	4b0a      	ldr	r3, [pc, #40]	@ (8006508 <HAL_MspInit+0x60>)
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	60fb      	str	r3, [r7, #12]
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80064ea:	60fb      	str	r3, [r7, #12]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80064f2:	60fb      	str	r3, [r7, #12]
 80064f4:	4a04      	ldr	r2, [pc, #16]	@ (8006508 <HAL_MspInit+0x60>)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80064fa:	bf00      	nop
 80064fc:	3714      	adds	r7, #20
 80064fe:	46bd      	mov	sp, r7
 8006500:	bc80      	pop	{r7}
 8006502:	4770      	bx	lr
 8006504:	40021000 	.word	0x40021000
 8006508:	40010000 	.word	0x40010000

0800650c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800650c:	b480      	push	{r7}
 800650e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006510:	bf00      	nop
 8006512:	e7fd      	b.n	8006510 <NMI_Handler+0x4>

08006514 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006514:	b480      	push	{r7}
 8006516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006518:	bf00      	nop
 800651a:	e7fd      	b.n	8006518 <HardFault_Handler+0x4>

0800651c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800651c:	b480      	push	{r7}
 800651e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006520:	bf00      	nop
 8006522:	e7fd      	b.n	8006520 <MemManage_Handler+0x4>

08006524 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006524:	b480      	push	{r7}
 8006526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006528:	bf00      	nop
 800652a:	e7fd      	b.n	8006528 <BusFault_Handler+0x4>

0800652c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800652c:	b480      	push	{r7}
 800652e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006530:	bf00      	nop
 8006532:	e7fd      	b.n	8006530 <UsageFault_Handler+0x4>

08006534 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006534:	b480      	push	{r7}
 8006536:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006538:	bf00      	nop
 800653a:	46bd      	mov	sp, r7
 800653c:	bc80      	pop	{r7}
 800653e:	4770      	bx	lr

08006540 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006540:	b480      	push	{r7}
 8006542:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006544:	bf00      	nop
 8006546:	46bd      	mov	sp, r7
 8006548:	bc80      	pop	{r7}
 800654a:	4770      	bx	lr

0800654c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800654c:	b480      	push	{r7}
 800654e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006550:	bf00      	nop
 8006552:	46bd      	mov	sp, r7
 8006554:	bc80      	pop	{r7}
 8006556:	4770      	bx	lr

08006558 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800655c:	f000 fbb0 	bl	8006cc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006560:	bf00      	nop
 8006562:	bd80      	pop	{r7, pc}

08006564 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8006568:	2004      	movs	r0, #4
 800656a:	f000 ff5d 	bl	8007428 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800656e:	bf00      	nop
 8006570:	bd80      	pop	{r7, pc}

08006572 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8006572:	b580      	push	{r7, lr}
 8006574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_Pin);
 8006576:	2020      	movs	r0, #32
 8006578:	f000 ff56 	bl	8007428 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800657c:	bf00      	nop
 800657e:	bd80      	pop	{r7, pc}

08006580 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8006584:	4802      	ldr	r0, [pc, #8]	@ (8006590 <TIM3_IRQHandler+0x10>)
 8006586:	f002 faf5 	bl	8008b74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800658a:	bf00      	nop
 800658c:	bd80      	pop	{r7, pc}
 800658e:	bf00      	nop
 8006590:	200006a0 	.word	0x200006a0

08006594 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8006598:	4802      	ldr	r0, [pc, #8]	@ (80065a4 <USART3_IRQHandler+0x10>)
 800659a:	f003 fa03 	bl	80099a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800659e:	bf00      	nop
 80065a0:	bd80      	pop	{r7, pc}
 80065a2:	bf00      	nop
 80065a4:	20000730 	.word	0x20000730

080065a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b086      	sub	sp, #24
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80065b0:	4a14      	ldr	r2, [pc, #80]	@ (8006604 <_sbrk+0x5c>)
 80065b2:	4b15      	ldr	r3, [pc, #84]	@ (8006608 <_sbrk+0x60>)
 80065b4:	1ad3      	subs	r3, r2, r3
 80065b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80065bc:	4b13      	ldr	r3, [pc, #76]	@ (800660c <_sbrk+0x64>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d102      	bne.n	80065ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80065c4:	4b11      	ldr	r3, [pc, #68]	@ (800660c <_sbrk+0x64>)
 80065c6:	4a12      	ldr	r2, [pc, #72]	@ (8006610 <_sbrk+0x68>)
 80065c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80065ca:	4b10      	ldr	r3, [pc, #64]	@ (800660c <_sbrk+0x64>)
 80065cc:	681a      	ldr	r2, [r3, #0]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4413      	add	r3, r2
 80065d2:	693a      	ldr	r2, [r7, #16]
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d207      	bcs.n	80065e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80065d8:	f003 ff98 	bl	800a50c <__errno>
 80065dc:	4603      	mov	r3, r0
 80065de:	220c      	movs	r2, #12
 80065e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80065e2:	f04f 33ff 	mov.w	r3, #4294967295
 80065e6:	e009      	b.n	80065fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80065e8:	4b08      	ldr	r3, [pc, #32]	@ (800660c <_sbrk+0x64>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80065ee:	4b07      	ldr	r3, [pc, #28]	@ (800660c <_sbrk+0x64>)
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4413      	add	r3, r2
 80065f6:	4a05      	ldr	r2, [pc, #20]	@ (800660c <_sbrk+0x64>)
 80065f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80065fa:	68fb      	ldr	r3, [r7, #12]
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3718      	adds	r7, #24
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}
 8006604:	20005000 	.word	0x20005000
 8006608:	00000400 	.word	0x00000400
 800660c:	2000060c 	.word	0x2000060c
 8006610:	200008c8 	.word	0x200008c8

08006614 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006614:	b480      	push	{r7}
 8006616:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006618:	bf00      	nop
 800661a:	46bd      	mov	sp, r7
 800661c:	bc80      	pop	{r7}
 800661e:	4770      	bx	lr

08006620 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b092      	sub	sp, #72	@ 0x48
 8006624:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006626:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800662a:	2200      	movs	r2, #0
 800662c:	601a      	str	r2, [r3, #0]
 800662e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006630:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006634:	2200      	movs	r2, #0
 8006636:	601a      	str	r2, [r3, #0]
 8006638:	605a      	str	r2, [r3, #4]
 800663a:	609a      	str	r2, [r3, #8]
 800663c:	60da      	str	r2, [r3, #12]
 800663e:	611a      	str	r2, [r3, #16]
 8006640:	615a      	str	r2, [r3, #20]
 8006642:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006644:	1d3b      	adds	r3, r7, #4
 8006646:	2220      	movs	r2, #32
 8006648:	2100      	movs	r1, #0
 800664a:	4618      	mov	r0, r3
 800664c:	f003 ff46 	bl	800a4dc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8006650:	4b38      	ldr	r3, [pc, #224]	@ (8006734 <MX_TIM1_Init+0x114>)
 8006652:	4a39      	ldr	r2, [pc, #228]	@ (8006738 <MX_TIM1_Init+0x118>)
 8006654:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8006656:	4b37      	ldr	r3, [pc, #220]	@ (8006734 <MX_TIM1_Init+0x114>)
 8006658:	2247      	movs	r2, #71	@ 0x47
 800665a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800665c:	4b35      	ldr	r3, [pc, #212]	@ (8006734 <MX_TIM1_Init+0x114>)
 800665e:	2200      	movs	r2, #0
 8006660:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8006662:	4b34      	ldr	r3, [pc, #208]	@ (8006734 <MX_TIM1_Init+0x114>)
 8006664:	2263      	movs	r2, #99	@ 0x63
 8006666:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006668:	4b32      	ldr	r3, [pc, #200]	@ (8006734 <MX_TIM1_Init+0x114>)
 800666a:	2200      	movs	r2, #0
 800666c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800666e:	4b31      	ldr	r3, [pc, #196]	@ (8006734 <MX_TIM1_Init+0x114>)
 8006670:	2200      	movs	r2, #0
 8006672:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006674:	4b2f      	ldr	r3, [pc, #188]	@ (8006734 <MX_TIM1_Init+0x114>)
 8006676:	2200      	movs	r2, #0
 8006678:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800667a:	482e      	ldr	r0, [pc, #184]	@ (8006734 <MX_TIM1_Init+0x114>)
 800667c:	f002 f858 	bl	8008730 <HAL_TIM_PWM_Init>
 8006680:	4603      	mov	r3, r0
 8006682:	2b00      	cmp	r3, #0
 8006684:	d001      	beq.n	800668a <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8006686:	f7fe ff51 	bl	800552c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800668a:	2300      	movs	r3, #0
 800668c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800668e:	2300      	movs	r3, #0
 8006690:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006692:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8006696:	4619      	mov	r1, r3
 8006698:	4826      	ldr	r0, [pc, #152]	@ (8006734 <MX_TIM1_Init+0x114>)
 800669a:	f002 ffc1 	bl	8009620 <HAL_TIMEx_MasterConfigSynchronization>
 800669e:	4603      	mov	r3, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d001      	beq.n	80066a8 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 80066a4:	f7fe ff42 	bl	800552c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80066a8:	2360      	movs	r3, #96	@ 0x60
 80066aa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 100;
 80066ac:	2364      	movs	r3, #100	@ 0x64
 80066ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80066b0:	2300      	movs	r3, #0
 80066b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80066b4:	2300      	movs	r3, #0
 80066b6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80066b8:	2300      	movs	r3, #0
 80066ba:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80066bc:	2300      	movs	r3, #0
 80066be:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80066c0:	2300      	movs	r3, #0
 80066c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80066c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80066c8:	2200      	movs	r2, #0
 80066ca:	4619      	mov	r1, r3
 80066cc:	4819      	ldr	r0, [pc, #100]	@ (8006734 <MX_TIM1_Init+0x114>)
 80066ce:	f002 fb41 	bl	8008d54 <HAL_TIM_PWM_ConfigChannel>
 80066d2:	4603      	mov	r3, r0
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d001      	beq.n	80066dc <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 80066d8:	f7fe ff28 	bl	800552c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80066dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80066e0:	220c      	movs	r2, #12
 80066e2:	4619      	mov	r1, r3
 80066e4:	4813      	ldr	r0, [pc, #76]	@ (8006734 <MX_TIM1_Init+0x114>)
 80066e6:	f002 fb35 	bl	8008d54 <HAL_TIM_PWM_ConfigChannel>
 80066ea:	4603      	mov	r3, r0
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d001      	beq.n	80066f4 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 80066f0:	f7fe ff1c 	bl	800552c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80066f4:	2300      	movs	r3, #0
 80066f6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80066f8:	2300      	movs	r3, #0
 80066fa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80066fc:	2300      	movs	r3, #0
 80066fe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006700:	2300      	movs	r3, #0
 8006702:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006704:	2300      	movs	r3, #0
 8006706:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006708:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800670c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800670e:	2300      	movs	r3, #0
 8006710:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006712:	1d3b      	adds	r3, r7, #4
 8006714:	4619      	mov	r1, r3
 8006716:	4807      	ldr	r0, [pc, #28]	@ (8006734 <MX_TIM1_Init+0x114>)
 8006718:	f002 ffe0 	bl	80096dc <HAL_TIMEx_ConfigBreakDeadTime>
 800671c:	4603      	mov	r3, r0
 800671e:	2b00      	cmp	r3, #0
 8006720:	d001      	beq.n	8006726 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8006722:	f7fe ff03 	bl	800552c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8006726:	4803      	ldr	r0, [pc, #12]	@ (8006734 <MX_TIM1_Init+0x114>)
 8006728:	f000 f9ac 	bl	8006a84 <HAL_TIM_MspPostInit>

}
 800672c:	bf00      	nop
 800672e:	3748      	adds	r7, #72	@ 0x48
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}
 8006734:	20000610 	.word	0x20000610
 8006738:	40012c00 	.word	0x40012c00

0800673c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b08c      	sub	sp, #48	@ 0x30
 8006740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006742:	f107 030c 	add.w	r3, r7, #12
 8006746:	2224      	movs	r2, #36	@ 0x24
 8006748:	2100      	movs	r1, #0
 800674a:	4618      	mov	r0, r3
 800674c:	f003 fec6 	bl	800a4dc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006750:	1d3b      	adds	r3, r7, #4
 8006752:	2200      	movs	r2, #0
 8006754:	601a      	str	r2, [r3, #0]
 8006756:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006758:	4b21      	ldr	r3, [pc, #132]	@ (80067e0 <MX_TIM2_Init+0xa4>)
 800675a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800675e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8006760:	4b1f      	ldr	r3, [pc, #124]	@ (80067e0 <MX_TIM2_Init+0xa4>)
 8006762:	2200      	movs	r2, #0
 8006764:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006766:	4b1e      	ldr	r3, [pc, #120]	@ (80067e0 <MX_TIM2_Init+0xa4>)
 8006768:	2200      	movs	r2, #0
 800676a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800676c:	4b1c      	ldr	r3, [pc, #112]	@ (80067e0 <MX_TIM2_Init+0xa4>)
 800676e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006772:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006774:	4b1a      	ldr	r3, [pc, #104]	@ (80067e0 <MX_TIM2_Init+0xa4>)
 8006776:	2200      	movs	r2, #0
 8006778:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800677a:	4b19      	ldr	r3, [pc, #100]	@ (80067e0 <MX_TIM2_Init+0xa4>)
 800677c:	2200      	movs	r2, #0
 800677e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8006780:	2303      	movs	r3, #3
 8006782:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006784:	2300      	movs	r3, #0
 8006786:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006788:	2301      	movs	r3, #1
 800678a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800678c:	2300      	movs	r3, #0
 800678e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006790:	2300      	movs	r3, #0
 8006792:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006794:	2300      	movs	r3, #0
 8006796:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006798:	2301      	movs	r3, #1
 800679a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800679c:	2300      	movs	r3, #0
 800679e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80067a0:	2300      	movs	r3, #0
 80067a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80067a4:	f107 030c 	add.w	r3, r7, #12
 80067a8:	4619      	mov	r1, r3
 80067aa:	480d      	ldr	r0, [pc, #52]	@ (80067e0 <MX_TIM2_Init+0xa4>)
 80067ac:	f002 f8b2 	bl	8008914 <HAL_TIM_Encoder_Init>
 80067b0:	4603      	mov	r3, r0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d001      	beq.n	80067ba <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80067b6:	f7fe feb9 	bl	800552c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80067ba:	2300      	movs	r3, #0
 80067bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80067be:	2300      	movs	r3, #0
 80067c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80067c2:	1d3b      	adds	r3, r7, #4
 80067c4:	4619      	mov	r1, r3
 80067c6:	4806      	ldr	r0, [pc, #24]	@ (80067e0 <MX_TIM2_Init+0xa4>)
 80067c8:	f002 ff2a 	bl	8009620 <HAL_TIMEx_MasterConfigSynchronization>
 80067cc:	4603      	mov	r3, r0
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d001      	beq.n	80067d6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80067d2:	f7fe feab 	bl	800552c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80067d6:	bf00      	nop
 80067d8:	3730      	adds	r7, #48	@ 0x30
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
 80067de:	bf00      	nop
 80067e0:	20000658 	.word	0x20000658

080067e4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b086      	sub	sp, #24
 80067e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80067ea:	f107 0308 	add.w	r3, r7, #8
 80067ee:	2200      	movs	r2, #0
 80067f0:	601a      	str	r2, [r3, #0]
 80067f2:	605a      	str	r2, [r3, #4]
 80067f4:	609a      	str	r2, [r3, #8]
 80067f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80067f8:	463b      	mov	r3, r7
 80067fa:	2200      	movs	r2, #0
 80067fc:	601a      	str	r2, [r3, #0]
 80067fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006800:	4b1d      	ldr	r3, [pc, #116]	@ (8006878 <MX_TIM3_Init+0x94>)
 8006802:	4a1e      	ldr	r2, [pc, #120]	@ (800687c <MX_TIM3_Init+0x98>)
 8006804:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8006806:	4b1c      	ldr	r3, [pc, #112]	@ (8006878 <MX_TIM3_Init+0x94>)
 8006808:	2247      	movs	r2, #71	@ 0x47
 800680a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800680c:	4b1a      	ldr	r3, [pc, #104]	@ (8006878 <MX_TIM3_Init+0x94>)
 800680e:	2200      	movs	r2, #0
 8006810:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8006812:	4b19      	ldr	r3, [pc, #100]	@ (8006878 <MX_TIM3_Init+0x94>)
 8006814:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006818:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800681a:	4b17      	ldr	r3, [pc, #92]	@ (8006878 <MX_TIM3_Init+0x94>)
 800681c:	2200      	movs	r2, #0
 800681e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006820:	4b15      	ldr	r3, [pc, #84]	@ (8006878 <MX_TIM3_Init+0x94>)
 8006822:	2200      	movs	r2, #0
 8006824:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8006826:	4814      	ldr	r0, [pc, #80]	@ (8006878 <MX_TIM3_Init+0x94>)
 8006828:	f001 fec2 	bl	80085b0 <HAL_TIM_Base_Init>
 800682c:	4603      	mov	r3, r0
 800682e:	2b00      	cmp	r3, #0
 8006830:	d001      	beq.n	8006836 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8006832:	f7fe fe7b 	bl	800552c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006836:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800683a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800683c:	f107 0308 	add.w	r3, r7, #8
 8006840:	4619      	mov	r1, r3
 8006842:	480d      	ldr	r0, [pc, #52]	@ (8006878 <MX_TIM3_Init+0x94>)
 8006844:	f002 fb48 	bl	8008ed8 <HAL_TIM_ConfigClockSource>
 8006848:	4603      	mov	r3, r0
 800684a:	2b00      	cmp	r3, #0
 800684c:	d001      	beq.n	8006852 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800684e:	f7fe fe6d 	bl	800552c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006852:	2300      	movs	r3, #0
 8006854:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006856:	2300      	movs	r3, #0
 8006858:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800685a:	463b      	mov	r3, r7
 800685c:	4619      	mov	r1, r3
 800685e:	4806      	ldr	r0, [pc, #24]	@ (8006878 <MX_TIM3_Init+0x94>)
 8006860:	f002 fede 	bl	8009620 <HAL_TIMEx_MasterConfigSynchronization>
 8006864:	4603      	mov	r3, r0
 8006866:	2b00      	cmp	r3, #0
 8006868:	d001      	beq.n	800686e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800686a:	f7fe fe5f 	bl	800552c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800686e:	bf00      	nop
 8006870:	3718      	adds	r7, #24
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}
 8006876:	bf00      	nop
 8006878:	200006a0 	.word	0x200006a0
 800687c:	40000400 	.word	0x40000400

08006880 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b08c      	sub	sp, #48	@ 0x30
 8006884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006886:	f107 030c 	add.w	r3, r7, #12
 800688a:	2224      	movs	r2, #36	@ 0x24
 800688c:	2100      	movs	r1, #0
 800688e:	4618      	mov	r0, r3
 8006890:	f003 fe24 	bl	800a4dc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006894:	1d3b      	adds	r3, r7, #4
 8006896:	2200      	movs	r2, #0
 8006898:	601a      	str	r2, [r3, #0]
 800689a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800689c:	4b20      	ldr	r3, [pc, #128]	@ (8006920 <MX_TIM4_Init+0xa0>)
 800689e:	4a21      	ldr	r2, [pc, #132]	@ (8006924 <MX_TIM4_Init+0xa4>)
 80068a0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80068a2:	4b1f      	ldr	r3, [pc, #124]	@ (8006920 <MX_TIM4_Init+0xa0>)
 80068a4:	2200      	movs	r2, #0
 80068a6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80068a8:	4b1d      	ldr	r3, [pc, #116]	@ (8006920 <MX_TIM4_Init+0xa0>)
 80068aa:	2200      	movs	r2, #0
 80068ac:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80068ae:	4b1c      	ldr	r3, [pc, #112]	@ (8006920 <MX_TIM4_Init+0xa0>)
 80068b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80068b4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80068b6:	4b1a      	ldr	r3, [pc, #104]	@ (8006920 <MX_TIM4_Init+0xa0>)
 80068b8:	2200      	movs	r2, #0
 80068ba:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80068bc:	4b18      	ldr	r3, [pc, #96]	@ (8006920 <MX_TIM4_Init+0xa0>)
 80068be:	2200      	movs	r2, #0
 80068c0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80068c2:	2303      	movs	r3, #3
 80068c4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80068c6:	2300      	movs	r3, #0
 80068c8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80068ca:	2301      	movs	r3, #1
 80068cc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80068ce:	2300      	movs	r3, #0
 80068d0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80068d2:	2300      	movs	r3, #0
 80068d4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80068d6:	2300      	movs	r3, #0
 80068d8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80068da:	2301      	movs	r3, #1
 80068dc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80068de:	2300      	movs	r3, #0
 80068e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80068e2:	2300      	movs	r3, #0
 80068e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80068e6:	f107 030c 	add.w	r3, r7, #12
 80068ea:	4619      	mov	r1, r3
 80068ec:	480c      	ldr	r0, [pc, #48]	@ (8006920 <MX_TIM4_Init+0xa0>)
 80068ee:	f002 f811 	bl	8008914 <HAL_TIM_Encoder_Init>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d001      	beq.n	80068fc <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80068f8:	f7fe fe18 	bl	800552c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80068fc:	2300      	movs	r3, #0
 80068fe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006900:	2300      	movs	r3, #0
 8006902:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006904:	1d3b      	adds	r3, r7, #4
 8006906:	4619      	mov	r1, r3
 8006908:	4805      	ldr	r0, [pc, #20]	@ (8006920 <MX_TIM4_Init+0xa0>)
 800690a:	f002 fe89 	bl	8009620 <HAL_TIMEx_MasterConfigSynchronization>
 800690e:	4603      	mov	r3, r0
 8006910:	2b00      	cmp	r3, #0
 8006912:	d001      	beq.n	8006918 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8006914:	f7fe fe0a 	bl	800552c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8006918:	bf00      	nop
 800691a:	3730      	adds	r7, #48	@ 0x30
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}
 8006920:	200006e8 	.word	0x200006e8
 8006924:	40000800 	.word	0x40000800

08006928 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8006928:	b480      	push	{r7}
 800692a:	b085      	sub	sp, #20
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a09      	ldr	r2, [pc, #36]	@ (800695c <HAL_TIM_PWM_MspInit+0x34>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d10b      	bne.n	8006952 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800693a:	4b09      	ldr	r3, [pc, #36]	@ (8006960 <HAL_TIM_PWM_MspInit+0x38>)
 800693c:	699b      	ldr	r3, [r3, #24]
 800693e:	4a08      	ldr	r2, [pc, #32]	@ (8006960 <HAL_TIM_PWM_MspInit+0x38>)
 8006940:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006944:	6193      	str	r3, [r2, #24]
 8006946:	4b06      	ldr	r3, [pc, #24]	@ (8006960 <HAL_TIM_PWM_MspInit+0x38>)
 8006948:	699b      	ldr	r3, [r3, #24]
 800694a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800694e:	60fb      	str	r3, [r7, #12]
 8006950:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8006952:	bf00      	nop
 8006954:	3714      	adds	r7, #20
 8006956:	46bd      	mov	sp, r7
 8006958:	bc80      	pop	{r7}
 800695a:	4770      	bx	lr
 800695c:	40012c00 	.word	0x40012c00
 8006960:	40021000 	.word	0x40021000

08006964 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b08a      	sub	sp, #40	@ 0x28
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800696c:	f107 0318 	add.w	r3, r7, #24
 8006970:	2200      	movs	r2, #0
 8006972:	601a      	str	r2, [r3, #0]
 8006974:	605a      	str	r2, [r3, #4]
 8006976:	609a      	str	r2, [r3, #8]
 8006978:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006982:	d124      	bne.n	80069ce <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006984:	4b28      	ldr	r3, [pc, #160]	@ (8006a28 <HAL_TIM_Encoder_MspInit+0xc4>)
 8006986:	69db      	ldr	r3, [r3, #28]
 8006988:	4a27      	ldr	r2, [pc, #156]	@ (8006a28 <HAL_TIM_Encoder_MspInit+0xc4>)
 800698a:	f043 0301 	orr.w	r3, r3, #1
 800698e:	61d3      	str	r3, [r2, #28]
 8006990:	4b25      	ldr	r3, [pc, #148]	@ (8006a28 <HAL_TIM_Encoder_MspInit+0xc4>)
 8006992:	69db      	ldr	r3, [r3, #28]
 8006994:	f003 0301 	and.w	r3, r3, #1
 8006998:	617b      	str	r3, [r7, #20]
 800699a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800699c:	4b22      	ldr	r3, [pc, #136]	@ (8006a28 <HAL_TIM_Encoder_MspInit+0xc4>)
 800699e:	699b      	ldr	r3, [r3, #24]
 80069a0:	4a21      	ldr	r2, [pc, #132]	@ (8006a28 <HAL_TIM_Encoder_MspInit+0xc4>)
 80069a2:	f043 0304 	orr.w	r3, r3, #4
 80069a6:	6193      	str	r3, [r2, #24]
 80069a8:	4b1f      	ldr	r3, [pc, #124]	@ (8006a28 <HAL_TIM_Encoder_MspInit+0xc4>)
 80069aa:	699b      	ldr	r3, [r3, #24]
 80069ac:	f003 0304 	and.w	r3, r3, #4
 80069b0:	613b      	str	r3, [r7, #16]
 80069b2:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80069b4:	2303      	movs	r3, #3
 80069b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80069b8:	2300      	movs	r3, #0
 80069ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069bc:	2300      	movs	r3, #0
 80069be:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069c0:	f107 0318 	add.w	r3, r7, #24
 80069c4:	4619      	mov	r1, r3
 80069c6:	4819      	ldr	r0, [pc, #100]	@ (8006a2c <HAL_TIM_Encoder_MspInit+0xc8>)
 80069c8:	f000 fb7a 	bl	80070c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80069cc:	e028      	b.n	8006a20 <HAL_TIM_Encoder_MspInit+0xbc>
  else if(tim_encoderHandle->Instance==TIM4)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a17      	ldr	r2, [pc, #92]	@ (8006a30 <HAL_TIM_Encoder_MspInit+0xcc>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d123      	bne.n	8006a20 <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80069d8:	4b13      	ldr	r3, [pc, #76]	@ (8006a28 <HAL_TIM_Encoder_MspInit+0xc4>)
 80069da:	69db      	ldr	r3, [r3, #28]
 80069dc:	4a12      	ldr	r2, [pc, #72]	@ (8006a28 <HAL_TIM_Encoder_MspInit+0xc4>)
 80069de:	f043 0304 	orr.w	r3, r3, #4
 80069e2:	61d3      	str	r3, [r2, #28]
 80069e4:	4b10      	ldr	r3, [pc, #64]	@ (8006a28 <HAL_TIM_Encoder_MspInit+0xc4>)
 80069e6:	69db      	ldr	r3, [r3, #28]
 80069e8:	f003 0304 	and.w	r3, r3, #4
 80069ec:	60fb      	str	r3, [r7, #12]
 80069ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80069f0:	4b0d      	ldr	r3, [pc, #52]	@ (8006a28 <HAL_TIM_Encoder_MspInit+0xc4>)
 80069f2:	699b      	ldr	r3, [r3, #24]
 80069f4:	4a0c      	ldr	r2, [pc, #48]	@ (8006a28 <HAL_TIM_Encoder_MspInit+0xc4>)
 80069f6:	f043 0308 	orr.w	r3, r3, #8
 80069fa:	6193      	str	r3, [r2, #24]
 80069fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006a28 <HAL_TIM_Encoder_MspInit+0xc4>)
 80069fe:	699b      	ldr	r3, [r3, #24]
 8006a00:	f003 0308 	and.w	r3, r3, #8
 8006a04:	60bb      	str	r3, [r7, #8]
 8006a06:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006a08:	23c0      	movs	r3, #192	@ 0xc0
 8006a0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a10:	2300      	movs	r3, #0
 8006a12:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006a14:	f107 0318 	add.w	r3, r7, #24
 8006a18:	4619      	mov	r1, r3
 8006a1a:	4806      	ldr	r0, [pc, #24]	@ (8006a34 <HAL_TIM_Encoder_MspInit+0xd0>)
 8006a1c:	f000 fb50 	bl	80070c0 <HAL_GPIO_Init>
}
 8006a20:	bf00      	nop
 8006a22:	3728      	adds	r7, #40	@ 0x28
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	40021000 	.word	0x40021000
 8006a2c:	40010800 	.word	0x40010800
 8006a30:	40000800 	.word	0x40000800
 8006a34:	40010c00 	.word	0x40010c00

08006a38 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b084      	sub	sp, #16
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a0d      	ldr	r2, [pc, #52]	@ (8006a7c <HAL_TIM_Base_MspInit+0x44>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d113      	bne.n	8006a72 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006a80 <HAL_TIM_Base_MspInit+0x48>)
 8006a4c:	69db      	ldr	r3, [r3, #28]
 8006a4e:	4a0c      	ldr	r2, [pc, #48]	@ (8006a80 <HAL_TIM_Base_MspInit+0x48>)
 8006a50:	f043 0302 	orr.w	r3, r3, #2
 8006a54:	61d3      	str	r3, [r2, #28]
 8006a56:	4b0a      	ldr	r3, [pc, #40]	@ (8006a80 <HAL_TIM_Base_MspInit+0x48>)
 8006a58:	69db      	ldr	r3, [r3, #28]
 8006a5a:	f003 0302 	and.w	r3, r3, #2
 8006a5e:	60fb      	str	r3, [r7, #12]
 8006a60:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8006a62:	2200      	movs	r2, #0
 8006a64:	2100      	movs	r1, #0
 8006a66:	201d      	movs	r0, #29
 8006a68:	f000 fa41 	bl	8006eee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006a6c:	201d      	movs	r0, #29
 8006a6e:	f000 fa5a 	bl	8006f26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8006a72:	bf00      	nop
 8006a74:	3710      	adds	r7, #16
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	40000400 	.word	0x40000400
 8006a80:	40021000 	.word	0x40021000

08006a84 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b088      	sub	sp, #32
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a8c:	f107 0310 	add.w	r3, r7, #16
 8006a90:	2200      	movs	r2, #0
 8006a92:	601a      	str	r2, [r3, #0]
 8006a94:	605a      	str	r2, [r3, #4]
 8006a96:	609a      	str	r2, [r3, #8]
 8006a98:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a10      	ldr	r2, [pc, #64]	@ (8006ae0 <HAL_TIM_MspPostInit+0x5c>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d118      	bne.n	8006ad6 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8006ae4 <HAL_TIM_MspPostInit+0x60>)
 8006aa6:	699b      	ldr	r3, [r3, #24]
 8006aa8:	4a0e      	ldr	r2, [pc, #56]	@ (8006ae4 <HAL_TIM_MspPostInit+0x60>)
 8006aaa:	f043 0304 	orr.w	r3, r3, #4
 8006aae:	6193      	str	r3, [r2, #24]
 8006ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8006ae4 <HAL_TIM_MspPostInit+0x60>)
 8006ab2:	699b      	ldr	r3, [r3, #24]
 8006ab4:	f003 0304 	and.w	r3, r3, #4
 8006ab8:	60fb      	str	r3, [r7, #12]
 8006aba:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8006abc:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8006ac0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ac2:	2302      	movs	r3, #2
 8006ac4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ac6:	2302      	movs	r3, #2
 8006ac8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006aca:	f107 0310 	add.w	r3, r7, #16
 8006ace:	4619      	mov	r1, r3
 8006ad0:	4805      	ldr	r0, [pc, #20]	@ (8006ae8 <HAL_TIM_MspPostInit+0x64>)
 8006ad2:	f000 faf5 	bl	80070c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8006ad6:	bf00      	nop
 8006ad8:	3720      	adds	r7, #32
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}
 8006ade:	bf00      	nop
 8006ae0:	40012c00 	.word	0x40012c00
 8006ae4:	40021000 	.word	0x40021000
 8006ae8:	40010800 	.word	0x40010800

08006aec <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8006af0:	4b11      	ldr	r3, [pc, #68]	@ (8006b38 <MX_USART3_UART_Init+0x4c>)
 8006af2:	4a12      	ldr	r2, [pc, #72]	@ (8006b3c <MX_USART3_UART_Init+0x50>)
 8006af4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8006af6:	4b10      	ldr	r3, [pc, #64]	@ (8006b38 <MX_USART3_UART_Init+0x4c>)
 8006af8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8006afc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8006afe:	4b0e      	ldr	r3, [pc, #56]	@ (8006b38 <MX_USART3_UART_Init+0x4c>)
 8006b00:	2200      	movs	r2, #0
 8006b02:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8006b04:	4b0c      	ldr	r3, [pc, #48]	@ (8006b38 <MX_USART3_UART_Init+0x4c>)
 8006b06:	2200      	movs	r2, #0
 8006b08:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8006b0a:	4b0b      	ldr	r3, [pc, #44]	@ (8006b38 <MX_USART3_UART_Init+0x4c>)
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8006b10:	4b09      	ldr	r3, [pc, #36]	@ (8006b38 <MX_USART3_UART_Init+0x4c>)
 8006b12:	220c      	movs	r2, #12
 8006b14:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006b16:	4b08      	ldr	r3, [pc, #32]	@ (8006b38 <MX_USART3_UART_Init+0x4c>)
 8006b18:	2200      	movs	r2, #0
 8006b1a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006b1c:	4b06      	ldr	r3, [pc, #24]	@ (8006b38 <MX_USART3_UART_Init+0x4c>)
 8006b1e:	2200      	movs	r2, #0
 8006b20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8006b22:	4805      	ldr	r0, [pc, #20]	@ (8006b38 <MX_USART3_UART_Init+0x4c>)
 8006b24:	f002 fe3d 	bl	80097a2 <HAL_UART_Init>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d001      	beq.n	8006b32 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8006b2e:	f7fe fcfd 	bl	800552c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8006b32:	bf00      	nop
 8006b34:	bd80      	pop	{r7, pc}
 8006b36:	bf00      	nop
 8006b38:	20000730 	.word	0x20000730
 8006b3c:	40004800 	.word	0x40004800

08006b40 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b088      	sub	sp, #32
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b48:	f107 0310 	add.w	r3, r7, #16
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	601a      	str	r2, [r3, #0]
 8006b50:	605a      	str	r2, [r3, #4]
 8006b52:	609a      	str	r2, [r3, #8]
 8006b54:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART3)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a20      	ldr	r2, [pc, #128]	@ (8006bdc <HAL_UART_MspInit+0x9c>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d139      	bne.n	8006bd4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8006b60:	4b1f      	ldr	r3, [pc, #124]	@ (8006be0 <HAL_UART_MspInit+0xa0>)
 8006b62:	69db      	ldr	r3, [r3, #28]
 8006b64:	4a1e      	ldr	r2, [pc, #120]	@ (8006be0 <HAL_UART_MspInit+0xa0>)
 8006b66:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006b6a:	61d3      	str	r3, [r2, #28]
 8006b6c:	4b1c      	ldr	r3, [pc, #112]	@ (8006be0 <HAL_UART_MspInit+0xa0>)
 8006b6e:	69db      	ldr	r3, [r3, #28]
 8006b70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b74:	60fb      	str	r3, [r7, #12]
 8006b76:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b78:	4b19      	ldr	r3, [pc, #100]	@ (8006be0 <HAL_UART_MspInit+0xa0>)
 8006b7a:	699b      	ldr	r3, [r3, #24]
 8006b7c:	4a18      	ldr	r2, [pc, #96]	@ (8006be0 <HAL_UART_MspInit+0xa0>)
 8006b7e:	f043 0308 	orr.w	r3, r3, #8
 8006b82:	6193      	str	r3, [r2, #24]
 8006b84:	4b16      	ldr	r3, [pc, #88]	@ (8006be0 <HAL_UART_MspInit+0xa0>)
 8006b86:	699b      	ldr	r3, [r3, #24]
 8006b88:	f003 0308 	and.w	r3, r3, #8
 8006b8c:	60bb      	str	r3, [r7, #8]
 8006b8e:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006b90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006b94:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b96:	2302      	movs	r3, #2
 8006b98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006b9a:	2303      	movs	r3, #3
 8006b9c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006b9e:	f107 0310 	add.w	r3, r7, #16
 8006ba2:	4619      	mov	r1, r3
 8006ba4:	480f      	ldr	r0, [pc, #60]	@ (8006be4 <HAL_UART_MspInit+0xa4>)
 8006ba6:	f000 fa8b 	bl	80070c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006baa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006bae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006bb8:	f107 0310 	add.w	r3, r7, #16
 8006bbc:	4619      	mov	r1, r3
 8006bbe:	4809      	ldr	r0, [pc, #36]	@ (8006be4 <HAL_UART_MspInit+0xa4>)
 8006bc0:	f000 fa7e 	bl	80070c0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	2100      	movs	r1, #0
 8006bc8:	2027      	movs	r0, #39	@ 0x27
 8006bca:	f000 f990 	bl	8006eee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006bce:	2027      	movs	r0, #39	@ 0x27
 8006bd0:	f000 f9a9 	bl	8006f26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8006bd4:	bf00      	nop
 8006bd6:	3720      	adds	r7, #32
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}
 8006bdc:	40004800 	.word	0x40004800
 8006be0:	40021000 	.word	0x40021000
 8006be4:	40010c00 	.word	0x40010c00

08006be8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006be8:	f7ff fd14 	bl	8006614 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006bec:	480b      	ldr	r0, [pc, #44]	@ (8006c1c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8006bee:	490c      	ldr	r1, [pc, #48]	@ (8006c20 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8006bf0:	4a0c      	ldr	r2, [pc, #48]	@ (8006c24 <LoopFillZerobss+0x16>)
  movs r3, #0
 8006bf2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006bf4:	e002      	b.n	8006bfc <LoopCopyDataInit>

08006bf6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006bf6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006bf8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006bfa:	3304      	adds	r3, #4

08006bfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006bfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006bfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006c00:	d3f9      	bcc.n	8006bf6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006c02:	4a09      	ldr	r2, [pc, #36]	@ (8006c28 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8006c04:	4c09      	ldr	r4, [pc, #36]	@ (8006c2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8006c06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006c08:	e001      	b.n	8006c0e <LoopFillZerobss>

08006c0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006c0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006c0c:	3204      	adds	r2, #4

08006c0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006c0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006c10:	d3fb      	bcc.n	8006c0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006c12:	f003 fc81 	bl	800a518 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006c16:	f7fe fb81 	bl	800531c <main>
  bx lr
 8006c1a:	4770      	bx	lr
  ldr r0, =_sdata
 8006c1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006c20:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8006c24:	0800da00 	.word	0x0800da00
  ldr r2, =_sbss
 8006c28:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8006c2c:	200008c4 	.word	0x200008c4

08006c30 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006c30:	e7fe      	b.n	8006c30 <ADC1_2_IRQHandler>
	...

08006c34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006c38:	4b08      	ldr	r3, [pc, #32]	@ (8006c5c <HAL_Init+0x28>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a07      	ldr	r2, [pc, #28]	@ (8006c5c <HAL_Init+0x28>)
 8006c3e:	f043 0310 	orr.w	r3, r3, #16
 8006c42:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006c44:	2003      	movs	r0, #3
 8006c46:	f000 f947 	bl	8006ed8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006c4a:	200f      	movs	r0, #15
 8006c4c:	f000 f808 	bl	8006c60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006c50:	f7ff fc2a 	bl	80064a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006c54:	2300      	movs	r3, #0
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	bd80      	pop	{r7, pc}
 8006c5a:	bf00      	nop
 8006c5c:	40022000 	.word	0x40022000

08006c60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b082      	sub	sp, #8
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006c68:	4b12      	ldr	r3, [pc, #72]	@ (8006cb4 <HAL_InitTick+0x54>)
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	4b12      	ldr	r3, [pc, #72]	@ (8006cb8 <HAL_InitTick+0x58>)
 8006c6e:	781b      	ldrb	r3, [r3, #0]
 8006c70:	4619      	mov	r1, r3
 8006c72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006c76:	fbb3 f3f1 	udiv	r3, r3, r1
 8006c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f000 f95f 	bl	8006f42 <HAL_SYSTICK_Config>
 8006c84:	4603      	mov	r3, r0
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d001      	beq.n	8006c8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	e00e      	b.n	8006cac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2b0f      	cmp	r3, #15
 8006c92:	d80a      	bhi.n	8006caa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006c94:	2200      	movs	r2, #0
 8006c96:	6879      	ldr	r1, [r7, #4]
 8006c98:	f04f 30ff 	mov.w	r0, #4294967295
 8006c9c:	f000 f927 	bl	8006eee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006ca0:	4a06      	ldr	r2, [pc, #24]	@ (8006cbc <HAL_InitTick+0x5c>)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	e000      	b.n	8006cac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3708      	adds	r7, #8
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	2000003c 	.word	0x2000003c
 8006cb8:	20000044 	.word	0x20000044
 8006cbc:	20000040 	.word	0x20000040

08006cc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006cc4:	4b05      	ldr	r3, [pc, #20]	@ (8006cdc <HAL_IncTick+0x1c>)
 8006cc6:	781b      	ldrb	r3, [r3, #0]
 8006cc8:	461a      	mov	r2, r3
 8006cca:	4b05      	ldr	r3, [pc, #20]	@ (8006ce0 <HAL_IncTick+0x20>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4413      	add	r3, r2
 8006cd0:	4a03      	ldr	r2, [pc, #12]	@ (8006ce0 <HAL_IncTick+0x20>)
 8006cd2:	6013      	str	r3, [r2, #0]
}
 8006cd4:	bf00      	nop
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bc80      	pop	{r7}
 8006cda:	4770      	bx	lr
 8006cdc:	20000044 	.word	0x20000044
 8006ce0:	20000778 	.word	0x20000778

08006ce4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	af00      	add	r7, sp, #0
  return uwTick;
 8006ce8:	4b02      	ldr	r3, [pc, #8]	@ (8006cf4 <HAL_GetTick+0x10>)
 8006cea:	681b      	ldr	r3, [r3, #0]
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bc80      	pop	{r7}
 8006cf2:	4770      	bx	lr
 8006cf4:	20000778 	.word	0x20000778

08006cf8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b084      	sub	sp, #16
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006d00:	f7ff fff0 	bl	8006ce4 <HAL_GetTick>
 8006d04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d10:	d005      	beq.n	8006d1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006d12:	4b0a      	ldr	r3, [pc, #40]	@ (8006d3c <HAL_Delay+0x44>)
 8006d14:	781b      	ldrb	r3, [r3, #0]
 8006d16:	461a      	mov	r2, r3
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	4413      	add	r3, r2
 8006d1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006d1e:	bf00      	nop
 8006d20:	f7ff ffe0 	bl	8006ce4 <HAL_GetTick>
 8006d24:	4602      	mov	r2, r0
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	1ad3      	subs	r3, r2, r3
 8006d2a:	68fa      	ldr	r2, [r7, #12]
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d8f7      	bhi.n	8006d20 <HAL_Delay+0x28>
  {
  }
}
 8006d30:	bf00      	nop
 8006d32:	bf00      	nop
 8006d34:	3710      	adds	r7, #16
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
 8006d3a:	bf00      	nop
 8006d3c:	20000044 	.word	0x20000044

08006d40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b085      	sub	sp, #20
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f003 0307 	and.w	r3, r3, #7
 8006d4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006d50:	4b0c      	ldr	r3, [pc, #48]	@ (8006d84 <__NVIC_SetPriorityGrouping+0x44>)
 8006d52:	68db      	ldr	r3, [r3, #12]
 8006d54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006d56:	68ba      	ldr	r2, [r7, #8]
 8006d58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006d5c:	4013      	ands	r3, r2
 8006d5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006d68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006d6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006d72:	4a04      	ldr	r2, [pc, #16]	@ (8006d84 <__NVIC_SetPriorityGrouping+0x44>)
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	60d3      	str	r3, [r2, #12]
}
 8006d78:	bf00      	nop
 8006d7a:	3714      	adds	r7, #20
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bc80      	pop	{r7}
 8006d80:	4770      	bx	lr
 8006d82:	bf00      	nop
 8006d84:	e000ed00 	.word	0xe000ed00

08006d88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006d8c:	4b04      	ldr	r3, [pc, #16]	@ (8006da0 <__NVIC_GetPriorityGrouping+0x18>)
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	0a1b      	lsrs	r3, r3, #8
 8006d92:	f003 0307 	and.w	r3, r3, #7
}
 8006d96:	4618      	mov	r0, r3
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bc80      	pop	{r7}
 8006d9c:	4770      	bx	lr
 8006d9e:	bf00      	nop
 8006da0:	e000ed00 	.word	0xe000ed00

08006da4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b083      	sub	sp, #12
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	4603      	mov	r3, r0
 8006dac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	db0b      	blt.n	8006dce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006db6:	79fb      	ldrb	r3, [r7, #7]
 8006db8:	f003 021f 	and.w	r2, r3, #31
 8006dbc:	4906      	ldr	r1, [pc, #24]	@ (8006dd8 <__NVIC_EnableIRQ+0x34>)
 8006dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dc2:	095b      	lsrs	r3, r3, #5
 8006dc4:	2001      	movs	r0, #1
 8006dc6:	fa00 f202 	lsl.w	r2, r0, r2
 8006dca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006dce:	bf00      	nop
 8006dd0:	370c      	adds	r7, #12
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bc80      	pop	{r7}
 8006dd6:	4770      	bx	lr
 8006dd8:	e000e100 	.word	0xe000e100

08006ddc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b083      	sub	sp, #12
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	4603      	mov	r3, r0
 8006de4:	6039      	str	r1, [r7, #0]
 8006de6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006de8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	db0a      	blt.n	8006e06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	b2da      	uxtb	r2, r3
 8006df4:	490c      	ldr	r1, [pc, #48]	@ (8006e28 <__NVIC_SetPriority+0x4c>)
 8006df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dfa:	0112      	lsls	r2, r2, #4
 8006dfc:	b2d2      	uxtb	r2, r2
 8006dfe:	440b      	add	r3, r1
 8006e00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006e04:	e00a      	b.n	8006e1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	b2da      	uxtb	r2, r3
 8006e0a:	4908      	ldr	r1, [pc, #32]	@ (8006e2c <__NVIC_SetPriority+0x50>)
 8006e0c:	79fb      	ldrb	r3, [r7, #7]
 8006e0e:	f003 030f 	and.w	r3, r3, #15
 8006e12:	3b04      	subs	r3, #4
 8006e14:	0112      	lsls	r2, r2, #4
 8006e16:	b2d2      	uxtb	r2, r2
 8006e18:	440b      	add	r3, r1
 8006e1a:	761a      	strb	r2, [r3, #24]
}
 8006e1c:	bf00      	nop
 8006e1e:	370c      	adds	r7, #12
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bc80      	pop	{r7}
 8006e24:	4770      	bx	lr
 8006e26:	bf00      	nop
 8006e28:	e000e100 	.word	0xe000e100
 8006e2c:	e000ed00 	.word	0xe000ed00

08006e30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b089      	sub	sp, #36	@ 0x24
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	60f8      	str	r0, [r7, #12]
 8006e38:	60b9      	str	r1, [r7, #8]
 8006e3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f003 0307 	and.w	r3, r3, #7
 8006e42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006e44:	69fb      	ldr	r3, [r7, #28]
 8006e46:	f1c3 0307 	rsb	r3, r3, #7
 8006e4a:	2b04      	cmp	r3, #4
 8006e4c:	bf28      	it	cs
 8006e4e:	2304      	movcs	r3, #4
 8006e50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e52:	69fb      	ldr	r3, [r7, #28]
 8006e54:	3304      	adds	r3, #4
 8006e56:	2b06      	cmp	r3, #6
 8006e58:	d902      	bls.n	8006e60 <NVIC_EncodePriority+0x30>
 8006e5a:	69fb      	ldr	r3, [r7, #28]
 8006e5c:	3b03      	subs	r3, #3
 8006e5e:	e000      	b.n	8006e62 <NVIC_EncodePriority+0x32>
 8006e60:	2300      	movs	r3, #0
 8006e62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e64:	f04f 32ff 	mov.w	r2, #4294967295
 8006e68:	69bb      	ldr	r3, [r7, #24]
 8006e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e6e:	43da      	mvns	r2, r3
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	401a      	ands	r2, r3
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006e78:	f04f 31ff 	mov.w	r1, #4294967295
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	fa01 f303 	lsl.w	r3, r1, r3
 8006e82:	43d9      	mvns	r1, r3
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e88:	4313      	orrs	r3, r2
         );
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3724      	adds	r7, #36	@ 0x24
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bc80      	pop	{r7}
 8006e92:	4770      	bx	lr

08006e94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b082      	sub	sp, #8
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	3b01      	subs	r3, #1
 8006ea0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006ea4:	d301      	bcc.n	8006eaa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	e00f      	b.n	8006eca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8006ed4 <SysTick_Config+0x40>)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	3b01      	subs	r3, #1
 8006eb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006eb2:	210f      	movs	r1, #15
 8006eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8006eb8:	f7ff ff90 	bl	8006ddc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006ebc:	4b05      	ldr	r3, [pc, #20]	@ (8006ed4 <SysTick_Config+0x40>)
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006ec2:	4b04      	ldr	r3, [pc, #16]	@ (8006ed4 <SysTick_Config+0x40>)
 8006ec4:	2207      	movs	r2, #7
 8006ec6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006ec8:	2300      	movs	r3, #0
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3708      	adds	r7, #8
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}
 8006ed2:	bf00      	nop
 8006ed4:	e000e010 	.word	0xe000e010

08006ed8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b082      	sub	sp, #8
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f7ff ff2d 	bl	8006d40 <__NVIC_SetPriorityGrouping>
}
 8006ee6:	bf00      	nop
 8006ee8:	3708      	adds	r7, #8
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}

08006eee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006eee:	b580      	push	{r7, lr}
 8006ef0:	b086      	sub	sp, #24
 8006ef2:	af00      	add	r7, sp, #0
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	60b9      	str	r1, [r7, #8]
 8006ef8:	607a      	str	r2, [r7, #4]
 8006efa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006efc:	2300      	movs	r3, #0
 8006efe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006f00:	f7ff ff42 	bl	8006d88 <__NVIC_GetPriorityGrouping>
 8006f04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006f06:	687a      	ldr	r2, [r7, #4]
 8006f08:	68b9      	ldr	r1, [r7, #8]
 8006f0a:	6978      	ldr	r0, [r7, #20]
 8006f0c:	f7ff ff90 	bl	8006e30 <NVIC_EncodePriority>
 8006f10:	4602      	mov	r2, r0
 8006f12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f16:	4611      	mov	r1, r2
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f7ff ff5f 	bl	8006ddc <__NVIC_SetPriority>
}
 8006f1e:	bf00      	nop
 8006f20:	3718      	adds	r7, #24
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}

08006f26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f26:	b580      	push	{r7, lr}
 8006f28:	b082      	sub	sp, #8
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006f30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f34:	4618      	mov	r0, r3
 8006f36:	f7ff ff35 	bl	8006da4 <__NVIC_EnableIRQ>
}
 8006f3a:	bf00      	nop
 8006f3c:	3708      	adds	r7, #8
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}

08006f42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006f42:	b580      	push	{r7, lr}
 8006f44:	b082      	sub	sp, #8
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f7ff ffa2 	bl	8006e94 <SysTick_Config>
 8006f50:	4603      	mov	r3, r0
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3708      	adds	r7, #8
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}

08006f5a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006f5a:	b480      	push	{r7}
 8006f5c:	b085      	sub	sp, #20
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f62:	2300      	movs	r3, #0
 8006f64:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006f6c:	b2db      	uxtb	r3, r3
 8006f6e:	2b02      	cmp	r3, #2
 8006f70:	d008      	beq.n	8006f84 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2204      	movs	r2, #4
 8006f76:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	e020      	b.n	8006fc6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	681a      	ldr	r2, [r3, #0]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f022 020e 	bic.w	r2, r2, #14
 8006f92:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	681a      	ldr	r2, [r3, #0]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f022 0201 	bic.w	r2, r2, #1
 8006fa2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fac:	2101      	movs	r1, #1
 8006fae:	fa01 f202 	lsl.w	r2, r1, r2
 8006fb2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8006fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3714      	adds	r7, #20
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bc80      	pop	{r7}
 8006fce:	4770      	bx	lr

08006fd0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	2b02      	cmp	r3, #2
 8006fe6:	d005      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2204      	movs	r2, #4
 8006fec:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	73fb      	strb	r3, [r7, #15]
 8006ff2:	e051      	b.n	8007098 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	681a      	ldr	r2, [r3, #0]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f022 020e 	bic.w	r2, r2, #14
 8007002:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	681a      	ldr	r2, [r3, #0]
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f022 0201 	bic.w	r2, r2, #1
 8007012:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a22      	ldr	r2, [pc, #136]	@ (80070a4 <HAL_DMA_Abort_IT+0xd4>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d029      	beq.n	8007072 <HAL_DMA_Abort_IT+0xa2>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a21      	ldr	r2, [pc, #132]	@ (80070a8 <HAL_DMA_Abort_IT+0xd8>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d022      	beq.n	800706e <HAL_DMA_Abort_IT+0x9e>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a1f      	ldr	r2, [pc, #124]	@ (80070ac <HAL_DMA_Abort_IT+0xdc>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d01a      	beq.n	8007068 <HAL_DMA_Abort_IT+0x98>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4a1e      	ldr	r2, [pc, #120]	@ (80070b0 <HAL_DMA_Abort_IT+0xe0>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d012      	beq.n	8007062 <HAL_DMA_Abort_IT+0x92>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a1c      	ldr	r2, [pc, #112]	@ (80070b4 <HAL_DMA_Abort_IT+0xe4>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d00a      	beq.n	800705c <HAL_DMA_Abort_IT+0x8c>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a1b      	ldr	r2, [pc, #108]	@ (80070b8 <HAL_DMA_Abort_IT+0xe8>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d102      	bne.n	8007056 <HAL_DMA_Abort_IT+0x86>
 8007050:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007054:	e00e      	b.n	8007074 <HAL_DMA_Abort_IT+0xa4>
 8007056:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800705a:	e00b      	b.n	8007074 <HAL_DMA_Abort_IT+0xa4>
 800705c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007060:	e008      	b.n	8007074 <HAL_DMA_Abort_IT+0xa4>
 8007062:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007066:	e005      	b.n	8007074 <HAL_DMA_Abort_IT+0xa4>
 8007068:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800706c:	e002      	b.n	8007074 <HAL_DMA_Abort_IT+0xa4>
 800706e:	2310      	movs	r3, #16
 8007070:	e000      	b.n	8007074 <HAL_DMA_Abort_IT+0xa4>
 8007072:	2301      	movs	r3, #1
 8007074:	4a11      	ldr	r2, [pc, #68]	@ (80070bc <HAL_DMA_Abort_IT+0xec>)
 8007076:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2201      	movs	r2, #1
 800707c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2200      	movs	r2, #0
 8007084:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800708c:	2b00      	cmp	r3, #0
 800708e:	d003      	beq.n	8007098 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007094:	6878      	ldr	r0, [r7, #4]
 8007096:	4798      	blx	r3
    } 
  }
  return status;
 8007098:	7bfb      	ldrb	r3, [r7, #15]
}
 800709a:	4618      	mov	r0, r3
 800709c:	3710      	adds	r7, #16
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}
 80070a2:	bf00      	nop
 80070a4:	40020008 	.word	0x40020008
 80070a8:	4002001c 	.word	0x4002001c
 80070ac:	40020030 	.word	0x40020030
 80070b0:	40020044 	.word	0x40020044
 80070b4:	40020058 	.word	0x40020058
 80070b8:	4002006c 	.word	0x4002006c
 80070bc:	40020000 	.word	0x40020000

080070c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b08b      	sub	sp, #44	@ 0x2c
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80070ca:	2300      	movs	r3, #0
 80070cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80070ce:	2300      	movs	r3, #0
 80070d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80070d2:	e169      	b.n	80073a8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80070d4:	2201      	movs	r2, #1
 80070d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070d8:	fa02 f303 	lsl.w	r3, r2, r3
 80070dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	69fa      	ldr	r2, [r7, #28]
 80070e4:	4013      	ands	r3, r2
 80070e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80070e8:	69ba      	ldr	r2, [r7, #24]
 80070ea:	69fb      	ldr	r3, [r7, #28]
 80070ec:	429a      	cmp	r2, r3
 80070ee:	f040 8158 	bne.w	80073a2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	685b      	ldr	r3, [r3, #4]
 80070f6:	4a9a      	ldr	r2, [pc, #616]	@ (8007360 <HAL_GPIO_Init+0x2a0>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d05e      	beq.n	80071ba <HAL_GPIO_Init+0xfa>
 80070fc:	4a98      	ldr	r2, [pc, #608]	@ (8007360 <HAL_GPIO_Init+0x2a0>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d875      	bhi.n	80071ee <HAL_GPIO_Init+0x12e>
 8007102:	4a98      	ldr	r2, [pc, #608]	@ (8007364 <HAL_GPIO_Init+0x2a4>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d058      	beq.n	80071ba <HAL_GPIO_Init+0xfa>
 8007108:	4a96      	ldr	r2, [pc, #600]	@ (8007364 <HAL_GPIO_Init+0x2a4>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d86f      	bhi.n	80071ee <HAL_GPIO_Init+0x12e>
 800710e:	4a96      	ldr	r2, [pc, #600]	@ (8007368 <HAL_GPIO_Init+0x2a8>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d052      	beq.n	80071ba <HAL_GPIO_Init+0xfa>
 8007114:	4a94      	ldr	r2, [pc, #592]	@ (8007368 <HAL_GPIO_Init+0x2a8>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d869      	bhi.n	80071ee <HAL_GPIO_Init+0x12e>
 800711a:	4a94      	ldr	r2, [pc, #592]	@ (800736c <HAL_GPIO_Init+0x2ac>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d04c      	beq.n	80071ba <HAL_GPIO_Init+0xfa>
 8007120:	4a92      	ldr	r2, [pc, #584]	@ (800736c <HAL_GPIO_Init+0x2ac>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d863      	bhi.n	80071ee <HAL_GPIO_Init+0x12e>
 8007126:	4a92      	ldr	r2, [pc, #584]	@ (8007370 <HAL_GPIO_Init+0x2b0>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d046      	beq.n	80071ba <HAL_GPIO_Init+0xfa>
 800712c:	4a90      	ldr	r2, [pc, #576]	@ (8007370 <HAL_GPIO_Init+0x2b0>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d85d      	bhi.n	80071ee <HAL_GPIO_Init+0x12e>
 8007132:	2b12      	cmp	r3, #18
 8007134:	d82a      	bhi.n	800718c <HAL_GPIO_Init+0xcc>
 8007136:	2b12      	cmp	r3, #18
 8007138:	d859      	bhi.n	80071ee <HAL_GPIO_Init+0x12e>
 800713a:	a201      	add	r2, pc, #4	@ (adr r2, 8007140 <HAL_GPIO_Init+0x80>)
 800713c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007140:	080071bb 	.word	0x080071bb
 8007144:	08007195 	.word	0x08007195
 8007148:	080071a7 	.word	0x080071a7
 800714c:	080071e9 	.word	0x080071e9
 8007150:	080071ef 	.word	0x080071ef
 8007154:	080071ef 	.word	0x080071ef
 8007158:	080071ef 	.word	0x080071ef
 800715c:	080071ef 	.word	0x080071ef
 8007160:	080071ef 	.word	0x080071ef
 8007164:	080071ef 	.word	0x080071ef
 8007168:	080071ef 	.word	0x080071ef
 800716c:	080071ef 	.word	0x080071ef
 8007170:	080071ef 	.word	0x080071ef
 8007174:	080071ef 	.word	0x080071ef
 8007178:	080071ef 	.word	0x080071ef
 800717c:	080071ef 	.word	0x080071ef
 8007180:	080071ef 	.word	0x080071ef
 8007184:	0800719d 	.word	0x0800719d
 8007188:	080071b1 	.word	0x080071b1
 800718c:	4a79      	ldr	r2, [pc, #484]	@ (8007374 <HAL_GPIO_Init+0x2b4>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d013      	beq.n	80071ba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8007192:	e02c      	b.n	80071ee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	68db      	ldr	r3, [r3, #12]
 8007198:	623b      	str	r3, [r7, #32]
          break;
 800719a:	e029      	b.n	80071f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	68db      	ldr	r3, [r3, #12]
 80071a0:	3304      	adds	r3, #4
 80071a2:	623b      	str	r3, [r7, #32]
          break;
 80071a4:	e024      	b.n	80071f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	68db      	ldr	r3, [r3, #12]
 80071aa:	3308      	adds	r3, #8
 80071ac:	623b      	str	r3, [r7, #32]
          break;
 80071ae:	e01f      	b.n	80071f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	68db      	ldr	r3, [r3, #12]
 80071b4:	330c      	adds	r3, #12
 80071b6:	623b      	str	r3, [r7, #32]
          break;
 80071b8:	e01a      	b.n	80071f0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d102      	bne.n	80071c8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80071c2:	2304      	movs	r3, #4
 80071c4:	623b      	str	r3, [r7, #32]
          break;
 80071c6:	e013      	b.n	80071f0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	d105      	bne.n	80071dc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80071d0:	2308      	movs	r3, #8
 80071d2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	69fa      	ldr	r2, [r7, #28]
 80071d8:	611a      	str	r2, [r3, #16]
          break;
 80071da:	e009      	b.n	80071f0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80071dc:	2308      	movs	r3, #8
 80071de:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	69fa      	ldr	r2, [r7, #28]
 80071e4:	615a      	str	r2, [r3, #20]
          break;
 80071e6:	e003      	b.n	80071f0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80071e8:	2300      	movs	r3, #0
 80071ea:	623b      	str	r3, [r7, #32]
          break;
 80071ec:	e000      	b.n	80071f0 <HAL_GPIO_Init+0x130>
          break;
 80071ee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80071f0:	69bb      	ldr	r3, [r7, #24]
 80071f2:	2bff      	cmp	r3, #255	@ 0xff
 80071f4:	d801      	bhi.n	80071fa <HAL_GPIO_Init+0x13a>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	e001      	b.n	80071fe <HAL_GPIO_Init+0x13e>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	3304      	adds	r3, #4
 80071fe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8007200:	69bb      	ldr	r3, [r7, #24]
 8007202:	2bff      	cmp	r3, #255	@ 0xff
 8007204:	d802      	bhi.n	800720c <HAL_GPIO_Init+0x14c>
 8007206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007208:	009b      	lsls	r3, r3, #2
 800720a:	e002      	b.n	8007212 <HAL_GPIO_Init+0x152>
 800720c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800720e:	3b08      	subs	r3, #8
 8007210:	009b      	lsls	r3, r3, #2
 8007212:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8007214:	697b      	ldr	r3, [r7, #20]
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	210f      	movs	r1, #15
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	fa01 f303 	lsl.w	r3, r1, r3
 8007220:	43db      	mvns	r3, r3
 8007222:	401a      	ands	r2, r3
 8007224:	6a39      	ldr	r1, [r7, #32]
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	fa01 f303 	lsl.w	r3, r1, r3
 800722c:	431a      	orrs	r2, r3
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800723a:	2b00      	cmp	r3, #0
 800723c:	f000 80b1 	beq.w	80073a2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8007240:	4b4d      	ldr	r3, [pc, #308]	@ (8007378 <HAL_GPIO_Init+0x2b8>)
 8007242:	699b      	ldr	r3, [r3, #24]
 8007244:	4a4c      	ldr	r2, [pc, #304]	@ (8007378 <HAL_GPIO_Init+0x2b8>)
 8007246:	f043 0301 	orr.w	r3, r3, #1
 800724a:	6193      	str	r3, [r2, #24]
 800724c:	4b4a      	ldr	r3, [pc, #296]	@ (8007378 <HAL_GPIO_Init+0x2b8>)
 800724e:	699b      	ldr	r3, [r3, #24]
 8007250:	f003 0301 	and.w	r3, r3, #1
 8007254:	60bb      	str	r3, [r7, #8]
 8007256:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8007258:	4a48      	ldr	r2, [pc, #288]	@ (800737c <HAL_GPIO_Init+0x2bc>)
 800725a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800725c:	089b      	lsrs	r3, r3, #2
 800725e:	3302      	adds	r3, #2
 8007260:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007264:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8007266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007268:	f003 0303 	and.w	r3, r3, #3
 800726c:	009b      	lsls	r3, r3, #2
 800726e:	220f      	movs	r2, #15
 8007270:	fa02 f303 	lsl.w	r3, r2, r3
 8007274:	43db      	mvns	r3, r3
 8007276:	68fa      	ldr	r2, [r7, #12]
 8007278:	4013      	ands	r3, r2
 800727a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4a40      	ldr	r2, [pc, #256]	@ (8007380 <HAL_GPIO_Init+0x2c0>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d013      	beq.n	80072ac <HAL_GPIO_Init+0x1ec>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	4a3f      	ldr	r2, [pc, #252]	@ (8007384 <HAL_GPIO_Init+0x2c4>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d00d      	beq.n	80072a8 <HAL_GPIO_Init+0x1e8>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	4a3e      	ldr	r2, [pc, #248]	@ (8007388 <HAL_GPIO_Init+0x2c8>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d007      	beq.n	80072a4 <HAL_GPIO_Init+0x1e4>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	4a3d      	ldr	r2, [pc, #244]	@ (800738c <HAL_GPIO_Init+0x2cc>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d101      	bne.n	80072a0 <HAL_GPIO_Init+0x1e0>
 800729c:	2303      	movs	r3, #3
 800729e:	e006      	b.n	80072ae <HAL_GPIO_Init+0x1ee>
 80072a0:	2304      	movs	r3, #4
 80072a2:	e004      	b.n	80072ae <HAL_GPIO_Init+0x1ee>
 80072a4:	2302      	movs	r3, #2
 80072a6:	e002      	b.n	80072ae <HAL_GPIO_Init+0x1ee>
 80072a8:	2301      	movs	r3, #1
 80072aa:	e000      	b.n	80072ae <HAL_GPIO_Init+0x1ee>
 80072ac:	2300      	movs	r3, #0
 80072ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072b0:	f002 0203 	and.w	r2, r2, #3
 80072b4:	0092      	lsls	r2, r2, #2
 80072b6:	4093      	lsls	r3, r2
 80072b8:	68fa      	ldr	r2, [r7, #12]
 80072ba:	4313      	orrs	r3, r2
 80072bc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80072be:	492f      	ldr	r1, [pc, #188]	@ (800737c <HAL_GPIO_Init+0x2bc>)
 80072c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072c2:	089b      	lsrs	r3, r3, #2
 80072c4:	3302      	adds	r3, #2
 80072c6:	68fa      	ldr	r2, [r7, #12]
 80072c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d006      	beq.n	80072e6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80072d8:	4b2d      	ldr	r3, [pc, #180]	@ (8007390 <HAL_GPIO_Init+0x2d0>)
 80072da:	689a      	ldr	r2, [r3, #8]
 80072dc:	492c      	ldr	r1, [pc, #176]	@ (8007390 <HAL_GPIO_Init+0x2d0>)
 80072de:	69bb      	ldr	r3, [r7, #24]
 80072e0:	4313      	orrs	r3, r2
 80072e2:	608b      	str	r3, [r1, #8]
 80072e4:	e006      	b.n	80072f4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80072e6:	4b2a      	ldr	r3, [pc, #168]	@ (8007390 <HAL_GPIO_Init+0x2d0>)
 80072e8:	689a      	ldr	r2, [r3, #8]
 80072ea:	69bb      	ldr	r3, [r7, #24]
 80072ec:	43db      	mvns	r3, r3
 80072ee:	4928      	ldr	r1, [pc, #160]	@ (8007390 <HAL_GPIO_Init+0x2d0>)
 80072f0:	4013      	ands	r3, r2
 80072f2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d006      	beq.n	800730e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8007300:	4b23      	ldr	r3, [pc, #140]	@ (8007390 <HAL_GPIO_Init+0x2d0>)
 8007302:	68da      	ldr	r2, [r3, #12]
 8007304:	4922      	ldr	r1, [pc, #136]	@ (8007390 <HAL_GPIO_Init+0x2d0>)
 8007306:	69bb      	ldr	r3, [r7, #24]
 8007308:	4313      	orrs	r3, r2
 800730a:	60cb      	str	r3, [r1, #12]
 800730c:	e006      	b.n	800731c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800730e:	4b20      	ldr	r3, [pc, #128]	@ (8007390 <HAL_GPIO_Init+0x2d0>)
 8007310:	68da      	ldr	r2, [r3, #12]
 8007312:	69bb      	ldr	r3, [r7, #24]
 8007314:	43db      	mvns	r3, r3
 8007316:	491e      	ldr	r1, [pc, #120]	@ (8007390 <HAL_GPIO_Init+0x2d0>)
 8007318:	4013      	ands	r3, r2
 800731a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007324:	2b00      	cmp	r3, #0
 8007326:	d006      	beq.n	8007336 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8007328:	4b19      	ldr	r3, [pc, #100]	@ (8007390 <HAL_GPIO_Init+0x2d0>)
 800732a:	685a      	ldr	r2, [r3, #4]
 800732c:	4918      	ldr	r1, [pc, #96]	@ (8007390 <HAL_GPIO_Init+0x2d0>)
 800732e:	69bb      	ldr	r3, [r7, #24]
 8007330:	4313      	orrs	r3, r2
 8007332:	604b      	str	r3, [r1, #4]
 8007334:	e006      	b.n	8007344 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8007336:	4b16      	ldr	r3, [pc, #88]	@ (8007390 <HAL_GPIO_Init+0x2d0>)
 8007338:	685a      	ldr	r2, [r3, #4]
 800733a:	69bb      	ldr	r3, [r7, #24]
 800733c:	43db      	mvns	r3, r3
 800733e:	4914      	ldr	r1, [pc, #80]	@ (8007390 <HAL_GPIO_Init+0x2d0>)
 8007340:	4013      	ands	r3, r2
 8007342:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800734c:	2b00      	cmp	r3, #0
 800734e:	d021      	beq.n	8007394 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8007350:	4b0f      	ldr	r3, [pc, #60]	@ (8007390 <HAL_GPIO_Init+0x2d0>)
 8007352:	681a      	ldr	r2, [r3, #0]
 8007354:	490e      	ldr	r1, [pc, #56]	@ (8007390 <HAL_GPIO_Init+0x2d0>)
 8007356:	69bb      	ldr	r3, [r7, #24]
 8007358:	4313      	orrs	r3, r2
 800735a:	600b      	str	r3, [r1, #0]
 800735c:	e021      	b.n	80073a2 <HAL_GPIO_Init+0x2e2>
 800735e:	bf00      	nop
 8007360:	10320000 	.word	0x10320000
 8007364:	10310000 	.word	0x10310000
 8007368:	10220000 	.word	0x10220000
 800736c:	10210000 	.word	0x10210000
 8007370:	10120000 	.word	0x10120000
 8007374:	10110000 	.word	0x10110000
 8007378:	40021000 	.word	0x40021000
 800737c:	40010000 	.word	0x40010000
 8007380:	40010800 	.word	0x40010800
 8007384:	40010c00 	.word	0x40010c00
 8007388:	40011000 	.word	0x40011000
 800738c:	40011400 	.word	0x40011400
 8007390:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8007394:	4b0b      	ldr	r3, [pc, #44]	@ (80073c4 <HAL_GPIO_Init+0x304>)
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	69bb      	ldr	r3, [r7, #24]
 800739a:	43db      	mvns	r3, r3
 800739c:	4909      	ldr	r1, [pc, #36]	@ (80073c4 <HAL_GPIO_Init+0x304>)
 800739e:	4013      	ands	r3, r2
 80073a0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80073a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a4:	3301      	adds	r3, #1
 80073a6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ae:	fa22 f303 	lsr.w	r3, r2, r3
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	f47f ae8e 	bne.w	80070d4 <HAL_GPIO_Init+0x14>
  }
}
 80073b8:	bf00      	nop
 80073ba:	bf00      	nop
 80073bc:	372c      	adds	r7, #44	@ 0x2c
 80073be:	46bd      	mov	sp, r7
 80073c0:	bc80      	pop	{r7}
 80073c2:	4770      	bx	lr
 80073c4:	40010400 	.word	0x40010400

080073c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80073c8:	b480      	push	{r7}
 80073ca:	b085      	sub	sp, #20
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	460b      	mov	r3, r1
 80073d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	689a      	ldr	r2, [r3, #8]
 80073d8:	887b      	ldrh	r3, [r7, #2]
 80073da:	4013      	ands	r3, r2
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d002      	beq.n	80073e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80073e0:	2301      	movs	r3, #1
 80073e2:	73fb      	strb	r3, [r7, #15]
 80073e4:	e001      	b.n	80073ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80073e6:	2300      	movs	r3, #0
 80073e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80073ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3714      	adds	r7, #20
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bc80      	pop	{r7}
 80073f4:	4770      	bx	lr

080073f6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80073f6:	b480      	push	{r7}
 80073f8:	b083      	sub	sp, #12
 80073fa:	af00      	add	r7, sp, #0
 80073fc:	6078      	str	r0, [r7, #4]
 80073fe:	460b      	mov	r3, r1
 8007400:	807b      	strh	r3, [r7, #2]
 8007402:	4613      	mov	r3, r2
 8007404:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007406:	787b      	ldrb	r3, [r7, #1]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d003      	beq.n	8007414 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800740c:	887a      	ldrh	r2, [r7, #2]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8007412:	e003      	b.n	800741c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8007414:	887b      	ldrh	r3, [r7, #2]
 8007416:	041a      	lsls	r2, r3, #16
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	611a      	str	r2, [r3, #16]
}
 800741c:	bf00      	nop
 800741e:	370c      	adds	r7, #12
 8007420:	46bd      	mov	sp, r7
 8007422:	bc80      	pop	{r7}
 8007424:	4770      	bx	lr
	...

08007428 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b082      	sub	sp, #8
 800742c:	af00      	add	r7, sp, #0
 800742e:	4603      	mov	r3, r0
 8007430:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007432:	4b08      	ldr	r3, [pc, #32]	@ (8007454 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007434:	695a      	ldr	r2, [r3, #20]
 8007436:	88fb      	ldrh	r3, [r7, #6]
 8007438:	4013      	ands	r3, r2
 800743a:	2b00      	cmp	r3, #0
 800743c:	d006      	beq.n	800744c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800743e:	4a05      	ldr	r2, [pc, #20]	@ (8007454 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007440:	88fb      	ldrh	r3, [r7, #6]
 8007442:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007444:	88fb      	ldrh	r3, [r7, #6]
 8007446:	4618      	mov	r0, r3
 8007448:	f7fe ffe2 	bl	8006410 <HAL_GPIO_EXTI_Callback>
  }
}
 800744c:	bf00      	nop
 800744e:	3708      	adds	r7, #8
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}
 8007454:	40010400 	.word	0x40010400

08007458 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d101      	bne.n	800746a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	e12b      	b.n	80076c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007470:	b2db      	uxtb	r3, r3
 8007472:	2b00      	cmp	r3, #0
 8007474:	d106      	bne.n	8007484 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f7fa fbc6 	bl	8001c10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2224      	movs	r2, #36	@ 0x24
 8007488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	681a      	ldr	r2, [r3, #0]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f022 0201 	bic.w	r2, r2, #1
 800749a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	681a      	ldr	r2, [r3, #0]
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80074aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80074ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80074bc:	f001 f832 	bl	8008524 <HAL_RCC_GetPCLK1Freq>
 80074c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	4a81      	ldr	r2, [pc, #516]	@ (80076cc <HAL_I2C_Init+0x274>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d807      	bhi.n	80074dc <HAL_I2C_Init+0x84>
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	4a80      	ldr	r2, [pc, #512]	@ (80076d0 <HAL_I2C_Init+0x278>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	bf94      	ite	ls
 80074d4:	2301      	movls	r3, #1
 80074d6:	2300      	movhi	r3, #0
 80074d8:	b2db      	uxtb	r3, r3
 80074da:	e006      	b.n	80074ea <HAL_I2C_Init+0x92>
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	4a7d      	ldr	r2, [pc, #500]	@ (80076d4 <HAL_I2C_Init+0x27c>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	bf94      	ite	ls
 80074e4:	2301      	movls	r3, #1
 80074e6:	2300      	movhi	r3, #0
 80074e8:	b2db      	uxtb	r3, r3
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d001      	beq.n	80074f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80074ee:	2301      	movs	r3, #1
 80074f0:	e0e7      	b.n	80076c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	4a78      	ldr	r2, [pc, #480]	@ (80076d8 <HAL_I2C_Init+0x280>)
 80074f6:	fba2 2303 	umull	r2, r3, r2, r3
 80074fa:	0c9b      	lsrs	r3, r3, #18
 80074fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	68ba      	ldr	r2, [r7, #8]
 800750e:	430a      	orrs	r2, r1
 8007510:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	6a1b      	ldr	r3, [r3, #32]
 8007518:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	685b      	ldr	r3, [r3, #4]
 8007520:	4a6a      	ldr	r2, [pc, #424]	@ (80076cc <HAL_I2C_Init+0x274>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d802      	bhi.n	800752c <HAL_I2C_Init+0xd4>
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	3301      	adds	r3, #1
 800752a:	e009      	b.n	8007540 <HAL_I2C_Init+0xe8>
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007532:	fb02 f303 	mul.w	r3, r2, r3
 8007536:	4a69      	ldr	r2, [pc, #420]	@ (80076dc <HAL_I2C_Init+0x284>)
 8007538:	fba2 2303 	umull	r2, r3, r2, r3
 800753c:	099b      	lsrs	r3, r3, #6
 800753e:	3301      	adds	r3, #1
 8007540:	687a      	ldr	r2, [r7, #4]
 8007542:	6812      	ldr	r2, [r2, #0]
 8007544:	430b      	orrs	r3, r1
 8007546:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	69db      	ldr	r3, [r3, #28]
 800754e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007552:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	495c      	ldr	r1, [pc, #368]	@ (80076cc <HAL_I2C_Init+0x274>)
 800755c:	428b      	cmp	r3, r1
 800755e:	d819      	bhi.n	8007594 <HAL_I2C_Init+0x13c>
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	1e59      	subs	r1, r3, #1
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	005b      	lsls	r3, r3, #1
 800756a:	fbb1 f3f3 	udiv	r3, r1, r3
 800756e:	1c59      	adds	r1, r3, #1
 8007570:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007574:	400b      	ands	r3, r1
 8007576:	2b00      	cmp	r3, #0
 8007578:	d00a      	beq.n	8007590 <HAL_I2C_Init+0x138>
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	1e59      	subs	r1, r3, #1
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	005b      	lsls	r3, r3, #1
 8007584:	fbb1 f3f3 	udiv	r3, r1, r3
 8007588:	3301      	adds	r3, #1
 800758a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800758e:	e051      	b.n	8007634 <HAL_I2C_Init+0x1dc>
 8007590:	2304      	movs	r3, #4
 8007592:	e04f      	b.n	8007634 <HAL_I2C_Init+0x1dc>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d111      	bne.n	80075c0 <HAL_I2C_Init+0x168>
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	1e58      	subs	r0, r3, #1
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6859      	ldr	r1, [r3, #4]
 80075a4:	460b      	mov	r3, r1
 80075a6:	005b      	lsls	r3, r3, #1
 80075a8:	440b      	add	r3, r1
 80075aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80075ae:	3301      	adds	r3, #1
 80075b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	bf0c      	ite	eq
 80075b8:	2301      	moveq	r3, #1
 80075ba:	2300      	movne	r3, #0
 80075bc:	b2db      	uxtb	r3, r3
 80075be:	e012      	b.n	80075e6 <HAL_I2C_Init+0x18e>
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	1e58      	subs	r0, r3, #1
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6859      	ldr	r1, [r3, #4]
 80075c8:	460b      	mov	r3, r1
 80075ca:	009b      	lsls	r3, r3, #2
 80075cc:	440b      	add	r3, r1
 80075ce:	0099      	lsls	r1, r3, #2
 80075d0:	440b      	add	r3, r1
 80075d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80075d6:	3301      	adds	r3, #1
 80075d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075dc:	2b00      	cmp	r3, #0
 80075de:	bf0c      	ite	eq
 80075e0:	2301      	moveq	r3, #1
 80075e2:	2300      	movne	r3, #0
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d001      	beq.n	80075ee <HAL_I2C_Init+0x196>
 80075ea:	2301      	movs	r3, #1
 80075ec:	e022      	b.n	8007634 <HAL_I2C_Init+0x1dc>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d10e      	bne.n	8007614 <HAL_I2C_Init+0x1bc>
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	1e58      	subs	r0, r3, #1
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6859      	ldr	r1, [r3, #4]
 80075fe:	460b      	mov	r3, r1
 8007600:	005b      	lsls	r3, r3, #1
 8007602:	440b      	add	r3, r1
 8007604:	fbb0 f3f3 	udiv	r3, r0, r3
 8007608:	3301      	adds	r3, #1
 800760a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800760e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007612:	e00f      	b.n	8007634 <HAL_I2C_Init+0x1dc>
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	1e58      	subs	r0, r3, #1
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6859      	ldr	r1, [r3, #4]
 800761c:	460b      	mov	r3, r1
 800761e:	009b      	lsls	r3, r3, #2
 8007620:	440b      	add	r3, r1
 8007622:	0099      	lsls	r1, r3, #2
 8007624:	440b      	add	r3, r1
 8007626:	fbb0 f3f3 	udiv	r3, r0, r3
 800762a:	3301      	adds	r3, #1
 800762c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007630:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007634:	6879      	ldr	r1, [r7, #4]
 8007636:	6809      	ldr	r1, [r1, #0]
 8007638:	4313      	orrs	r3, r2
 800763a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	69da      	ldr	r2, [r3, #28]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6a1b      	ldr	r3, [r3, #32]
 800764e:	431a      	orrs	r2, r3
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	430a      	orrs	r2, r1
 8007656:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	689b      	ldr	r3, [r3, #8]
 800765e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007662:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007666:	687a      	ldr	r2, [r7, #4]
 8007668:	6911      	ldr	r1, [r2, #16]
 800766a:	687a      	ldr	r2, [r7, #4]
 800766c:	68d2      	ldr	r2, [r2, #12]
 800766e:	4311      	orrs	r1, r2
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	6812      	ldr	r2, [r2, #0]
 8007674:	430b      	orrs	r3, r1
 8007676:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	68db      	ldr	r3, [r3, #12]
 800767e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	695a      	ldr	r2, [r3, #20]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	699b      	ldr	r3, [r3, #24]
 800768a:	431a      	orrs	r2, r3
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	430a      	orrs	r2, r1
 8007692:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	681a      	ldr	r2, [r3, #0]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f042 0201 	orr.w	r2, r2, #1
 80076a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2200      	movs	r2, #0
 80076a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2220      	movs	r2, #32
 80076ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2200      	movs	r2, #0
 80076b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2200      	movs	r2, #0
 80076bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80076c0:	2300      	movs	r3, #0
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3710      	adds	r7, #16
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}
 80076ca:	bf00      	nop
 80076cc:	000186a0 	.word	0x000186a0
 80076d0:	001e847f 	.word	0x001e847f
 80076d4:	003d08ff 	.word	0x003d08ff
 80076d8:	431bde83 	.word	0x431bde83
 80076dc:	10624dd3 	.word	0x10624dd3

080076e0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b088      	sub	sp, #32
 80076e4:	af02      	add	r7, sp, #8
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	607a      	str	r2, [r7, #4]
 80076ea:	461a      	mov	r2, r3
 80076ec:	460b      	mov	r3, r1
 80076ee:	817b      	strh	r3, [r7, #10]
 80076f0:	4613      	mov	r3, r2
 80076f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80076f4:	f7ff faf6 	bl	8006ce4 <HAL_GetTick>
 80076f8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007700:	b2db      	uxtb	r3, r3
 8007702:	2b20      	cmp	r3, #32
 8007704:	f040 80e0 	bne.w	80078c8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	9300      	str	r3, [sp, #0]
 800770c:	2319      	movs	r3, #25
 800770e:	2201      	movs	r2, #1
 8007710:	4970      	ldr	r1, [pc, #448]	@ (80078d4 <HAL_I2C_Master_Transmit+0x1f4>)
 8007712:	68f8      	ldr	r0, [r7, #12]
 8007714:	f000 f964 	bl	80079e0 <I2C_WaitOnFlagUntilTimeout>
 8007718:	4603      	mov	r3, r0
 800771a:	2b00      	cmp	r3, #0
 800771c:	d001      	beq.n	8007722 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800771e:	2302      	movs	r3, #2
 8007720:	e0d3      	b.n	80078ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007728:	2b01      	cmp	r3, #1
 800772a:	d101      	bne.n	8007730 <HAL_I2C_Master_Transmit+0x50>
 800772c:	2302      	movs	r3, #2
 800772e:	e0cc      	b.n	80078ca <HAL_I2C_Master_Transmit+0x1ea>
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	2201      	movs	r2, #1
 8007734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f003 0301 	and.w	r3, r3, #1
 8007742:	2b01      	cmp	r3, #1
 8007744:	d007      	beq.n	8007756 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	681a      	ldr	r2, [r3, #0]
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f042 0201 	orr.w	r2, r2, #1
 8007754:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	681a      	ldr	r2, [r3, #0]
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007764:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	2221      	movs	r2, #33	@ 0x21
 800776a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	2210      	movs	r2, #16
 8007772:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	2200      	movs	r2, #0
 800777a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	687a      	ldr	r2, [r7, #4]
 8007780:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	893a      	ldrh	r2, [r7, #8]
 8007786:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800778c:	b29a      	uxth	r2, r3
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	4a50      	ldr	r2, [pc, #320]	@ (80078d8 <HAL_I2C_Master_Transmit+0x1f8>)
 8007796:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007798:	8979      	ldrh	r1, [r7, #10]
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	6a3a      	ldr	r2, [r7, #32]
 800779e:	68f8      	ldr	r0, [r7, #12]
 80077a0:	f000 f89c 	bl	80078dc <I2C_MasterRequestWrite>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d001      	beq.n	80077ae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80077aa:	2301      	movs	r3, #1
 80077ac:	e08d      	b.n	80078ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80077ae:	2300      	movs	r3, #0
 80077b0:	613b      	str	r3, [r7, #16]
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	695b      	ldr	r3, [r3, #20]
 80077b8:	613b      	str	r3, [r7, #16]
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	699b      	ldr	r3, [r3, #24]
 80077c0:	613b      	str	r3, [r7, #16]
 80077c2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80077c4:	e066      	b.n	8007894 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80077c6:	697a      	ldr	r2, [r7, #20]
 80077c8:	6a39      	ldr	r1, [r7, #32]
 80077ca:	68f8      	ldr	r0, [r7, #12]
 80077cc:	f000 fa22 	bl	8007c14 <I2C_WaitOnTXEFlagUntilTimeout>
 80077d0:	4603      	mov	r3, r0
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d00d      	beq.n	80077f2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077da:	2b04      	cmp	r3, #4
 80077dc:	d107      	bne.n	80077ee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80077ec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80077ee:	2301      	movs	r3, #1
 80077f0:	e06b      	b.n	80078ca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077f6:	781a      	ldrb	r2, [r3, #0]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007802:	1c5a      	adds	r2, r3, #1
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800780c:	b29b      	uxth	r3, r3
 800780e:	3b01      	subs	r3, #1
 8007810:	b29a      	uxth	r2, r3
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800781a:	3b01      	subs	r3, #1
 800781c:	b29a      	uxth	r2, r3
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	695b      	ldr	r3, [r3, #20]
 8007828:	f003 0304 	and.w	r3, r3, #4
 800782c:	2b04      	cmp	r3, #4
 800782e:	d11b      	bne.n	8007868 <HAL_I2C_Master_Transmit+0x188>
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007834:	2b00      	cmp	r3, #0
 8007836:	d017      	beq.n	8007868 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800783c:	781a      	ldrb	r2, [r3, #0]
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007848:	1c5a      	adds	r2, r3, #1
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007852:	b29b      	uxth	r3, r3
 8007854:	3b01      	subs	r3, #1
 8007856:	b29a      	uxth	r2, r3
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007860:	3b01      	subs	r3, #1
 8007862:	b29a      	uxth	r2, r3
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007868:	697a      	ldr	r2, [r7, #20]
 800786a:	6a39      	ldr	r1, [r7, #32]
 800786c:	68f8      	ldr	r0, [r7, #12]
 800786e:	f000 fa19 	bl	8007ca4 <I2C_WaitOnBTFFlagUntilTimeout>
 8007872:	4603      	mov	r3, r0
 8007874:	2b00      	cmp	r3, #0
 8007876:	d00d      	beq.n	8007894 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800787c:	2b04      	cmp	r3, #4
 800787e:	d107      	bne.n	8007890 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	681a      	ldr	r2, [r3, #0]
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800788e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007890:	2301      	movs	r3, #1
 8007892:	e01a      	b.n	80078ca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007898:	2b00      	cmp	r3, #0
 800789a:	d194      	bne.n	80077c6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	681a      	ldr	r2, [r3, #0]
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80078aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2220      	movs	r2, #32
 80078b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2200      	movs	r2, #0
 80078b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	2200      	movs	r2, #0
 80078c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80078c4:	2300      	movs	r3, #0
 80078c6:	e000      	b.n	80078ca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80078c8:	2302      	movs	r3, #2
  }
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3718      	adds	r7, #24
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}
 80078d2:	bf00      	nop
 80078d4:	00100002 	.word	0x00100002
 80078d8:	ffff0000 	.word	0xffff0000

080078dc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b088      	sub	sp, #32
 80078e0:	af02      	add	r7, sp, #8
 80078e2:	60f8      	str	r0, [r7, #12]
 80078e4:	607a      	str	r2, [r7, #4]
 80078e6:	603b      	str	r3, [r7, #0]
 80078e8:	460b      	mov	r3, r1
 80078ea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078f0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	2b08      	cmp	r3, #8
 80078f6:	d006      	beq.n	8007906 <I2C_MasterRequestWrite+0x2a>
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	2b01      	cmp	r3, #1
 80078fc:	d003      	beq.n	8007906 <I2C_MasterRequestWrite+0x2a>
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007904:	d108      	bne.n	8007918 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	681a      	ldr	r2, [r3, #0]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007914:	601a      	str	r2, [r3, #0]
 8007916:	e00b      	b.n	8007930 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800791c:	2b12      	cmp	r3, #18
 800791e:	d107      	bne.n	8007930 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	681a      	ldr	r2, [r3, #0]
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800792e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	9300      	str	r3, [sp, #0]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2200      	movs	r2, #0
 8007938:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800793c:	68f8      	ldr	r0, [r7, #12]
 800793e:	f000 f84f 	bl	80079e0 <I2C_WaitOnFlagUntilTimeout>
 8007942:	4603      	mov	r3, r0
 8007944:	2b00      	cmp	r3, #0
 8007946:	d00d      	beq.n	8007964 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007952:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007956:	d103      	bne.n	8007960 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800795e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007960:	2303      	movs	r3, #3
 8007962:	e035      	b.n	80079d0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	691b      	ldr	r3, [r3, #16]
 8007968:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800796c:	d108      	bne.n	8007980 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800796e:	897b      	ldrh	r3, [r7, #10]
 8007970:	b2db      	uxtb	r3, r3
 8007972:	461a      	mov	r2, r3
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800797c:	611a      	str	r2, [r3, #16]
 800797e:	e01b      	b.n	80079b8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007980:	897b      	ldrh	r3, [r7, #10]
 8007982:	11db      	asrs	r3, r3, #7
 8007984:	b2db      	uxtb	r3, r3
 8007986:	f003 0306 	and.w	r3, r3, #6
 800798a:	b2db      	uxtb	r3, r3
 800798c:	f063 030f 	orn	r3, r3, #15
 8007990:	b2da      	uxtb	r2, r3
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	687a      	ldr	r2, [r7, #4]
 800799c:	490e      	ldr	r1, [pc, #56]	@ (80079d8 <I2C_MasterRequestWrite+0xfc>)
 800799e:	68f8      	ldr	r0, [r7, #12]
 80079a0:	f000 f898 	bl	8007ad4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80079a4:	4603      	mov	r3, r0
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d001      	beq.n	80079ae <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80079aa:	2301      	movs	r3, #1
 80079ac:	e010      	b.n	80079d0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80079ae:	897b      	ldrh	r3, [r7, #10]
 80079b0:	b2da      	uxtb	r2, r3
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	687a      	ldr	r2, [r7, #4]
 80079bc:	4907      	ldr	r1, [pc, #28]	@ (80079dc <I2C_MasterRequestWrite+0x100>)
 80079be:	68f8      	ldr	r0, [r7, #12]
 80079c0:	f000 f888 	bl	8007ad4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80079c4:	4603      	mov	r3, r0
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d001      	beq.n	80079ce <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80079ca:	2301      	movs	r3, #1
 80079cc:	e000      	b.n	80079d0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80079ce:	2300      	movs	r3, #0
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3718      	adds	r7, #24
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}
 80079d8:	00010008 	.word	0x00010008
 80079dc:	00010002 	.word	0x00010002

080079e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b084      	sub	sp, #16
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	60b9      	str	r1, [r7, #8]
 80079ea:	603b      	str	r3, [r7, #0]
 80079ec:	4613      	mov	r3, r2
 80079ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80079f0:	e048      	b.n	8007a84 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079f8:	d044      	beq.n	8007a84 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079fa:	f7ff f973 	bl	8006ce4 <HAL_GetTick>
 80079fe:	4602      	mov	r2, r0
 8007a00:	69bb      	ldr	r3, [r7, #24]
 8007a02:	1ad3      	subs	r3, r2, r3
 8007a04:	683a      	ldr	r2, [r7, #0]
 8007a06:	429a      	cmp	r2, r3
 8007a08:	d302      	bcc.n	8007a10 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d139      	bne.n	8007a84 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	0c1b      	lsrs	r3, r3, #16
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	2b01      	cmp	r3, #1
 8007a18:	d10d      	bne.n	8007a36 <I2C_WaitOnFlagUntilTimeout+0x56>
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	695b      	ldr	r3, [r3, #20]
 8007a20:	43da      	mvns	r2, r3
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	4013      	ands	r3, r2
 8007a26:	b29b      	uxth	r3, r3
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	bf0c      	ite	eq
 8007a2c:	2301      	moveq	r3, #1
 8007a2e:	2300      	movne	r3, #0
 8007a30:	b2db      	uxtb	r3, r3
 8007a32:	461a      	mov	r2, r3
 8007a34:	e00c      	b.n	8007a50 <I2C_WaitOnFlagUntilTimeout+0x70>
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	699b      	ldr	r3, [r3, #24]
 8007a3c:	43da      	mvns	r2, r3
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	4013      	ands	r3, r2
 8007a42:	b29b      	uxth	r3, r3
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	bf0c      	ite	eq
 8007a48:	2301      	moveq	r3, #1
 8007a4a:	2300      	movne	r3, #0
 8007a4c:	b2db      	uxtb	r3, r3
 8007a4e:	461a      	mov	r2, r3
 8007a50:	79fb      	ldrb	r3, [r7, #7]
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d116      	bne.n	8007a84 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2220      	movs	r2, #32
 8007a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2200      	movs	r2, #0
 8007a68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a70:	f043 0220 	orr.w	r2, r3, #32
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007a80:	2301      	movs	r3, #1
 8007a82:	e023      	b.n	8007acc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	0c1b      	lsrs	r3, r3, #16
 8007a88:	b2db      	uxtb	r3, r3
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	d10d      	bne.n	8007aaa <I2C_WaitOnFlagUntilTimeout+0xca>
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	695b      	ldr	r3, [r3, #20]
 8007a94:	43da      	mvns	r2, r3
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	4013      	ands	r3, r2
 8007a9a:	b29b      	uxth	r3, r3
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	bf0c      	ite	eq
 8007aa0:	2301      	moveq	r3, #1
 8007aa2:	2300      	movne	r3, #0
 8007aa4:	b2db      	uxtb	r3, r3
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	e00c      	b.n	8007ac4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	699b      	ldr	r3, [r3, #24]
 8007ab0:	43da      	mvns	r2, r3
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	4013      	ands	r3, r2
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	bf0c      	ite	eq
 8007abc:	2301      	moveq	r3, #1
 8007abe:	2300      	movne	r3, #0
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	461a      	mov	r2, r3
 8007ac4:	79fb      	ldrb	r3, [r7, #7]
 8007ac6:	429a      	cmp	r2, r3
 8007ac8:	d093      	beq.n	80079f2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007aca:	2300      	movs	r3, #0
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3710      	adds	r7, #16
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd80      	pop	{r7, pc}

08007ad4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b084      	sub	sp, #16
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	60f8      	str	r0, [r7, #12]
 8007adc:	60b9      	str	r1, [r7, #8]
 8007ade:	607a      	str	r2, [r7, #4]
 8007ae0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007ae2:	e071      	b.n	8007bc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	695b      	ldr	r3, [r3, #20]
 8007aea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007aee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007af2:	d123      	bne.n	8007b3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	681a      	ldr	r2, [r3, #0]
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007b02:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007b0c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	2200      	movs	r2, #0
 8007b12:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2220      	movs	r2, #32
 8007b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b28:	f043 0204 	orr.w	r2, r3, #4
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	2200      	movs	r2, #0
 8007b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007b38:	2301      	movs	r3, #1
 8007b3a:	e067      	b.n	8007c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b42:	d041      	beq.n	8007bc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b44:	f7ff f8ce 	bl	8006ce4 <HAL_GetTick>
 8007b48:	4602      	mov	r2, r0
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	1ad3      	subs	r3, r2, r3
 8007b4e:	687a      	ldr	r2, [r7, #4]
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d302      	bcc.n	8007b5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d136      	bne.n	8007bc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	0c1b      	lsrs	r3, r3, #16
 8007b5e:	b2db      	uxtb	r3, r3
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d10c      	bne.n	8007b7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	695b      	ldr	r3, [r3, #20]
 8007b6a:	43da      	mvns	r2, r3
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	4013      	ands	r3, r2
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	bf14      	ite	ne
 8007b76:	2301      	movne	r3, #1
 8007b78:	2300      	moveq	r3, #0
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	e00b      	b.n	8007b96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	699b      	ldr	r3, [r3, #24]
 8007b84:	43da      	mvns	r2, r3
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	4013      	ands	r3, r2
 8007b8a:	b29b      	uxth	r3, r3
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	bf14      	ite	ne
 8007b90:	2301      	movne	r3, #1
 8007b92:	2300      	moveq	r3, #0
 8007b94:	b2db      	uxtb	r3, r3
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d016      	beq.n	8007bc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2220      	movs	r2, #32
 8007ba4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2200      	movs	r2, #0
 8007bac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bb4:	f043 0220 	orr.w	r2, r3, #32
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	e021      	b.n	8007c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	0c1b      	lsrs	r3, r3, #16
 8007bcc:	b2db      	uxtb	r3, r3
 8007bce:	2b01      	cmp	r3, #1
 8007bd0:	d10c      	bne.n	8007bec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	695b      	ldr	r3, [r3, #20]
 8007bd8:	43da      	mvns	r2, r3
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	4013      	ands	r3, r2
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	bf14      	ite	ne
 8007be4:	2301      	movne	r3, #1
 8007be6:	2300      	moveq	r3, #0
 8007be8:	b2db      	uxtb	r3, r3
 8007bea:	e00b      	b.n	8007c04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	699b      	ldr	r3, [r3, #24]
 8007bf2:	43da      	mvns	r2, r3
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	4013      	ands	r3, r2
 8007bf8:	b29b      	uxth	r3, r3
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	bf14      	ite	ne
 8007bfe:	2301      	movne	r3, #1
 8007c00:	2300      	moveq	r3, #0
 8007c02:	b2db      	uxtb	r3, r3
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	f47f af6d 	bne.w	8007ae4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007c0a:	2300      	movs	r3, #0
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	3710      	adds	r7, #16
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bd80      	pop	{r7, pc}

08007c14 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b084      	sub	sp, #16
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	60f8      	str	r0, [r7, #12]
 8007c1c:	60b9      	str	r1, [r7, #8]
 8007c1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007c20:	e034      	b.n	8007c8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007c22:	68f8      	ldr	r0, [r7, #12]
 8007c24:	f000 f886 	bl	8007d34 <I2C_IsAcknowledgeFailed>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d001      	beq.n	8007c32 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	e034      	b.n	8007c9c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c38:	d028      	beq.n	8007c8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c3a:	f7ff f853 	bl	8006ce4 <HAL_GetTick>
 8007c3e:	4602      	mov	r2, r0
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	1ad3      	subs	r3, r2, r3
 8007c44:	68ba      	ldr	r2, [r7, #8]
 8007c46:	429a      	cmp	r2, r3
 8007c48:	d302      	bcc.n	8007c50 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d11d      	bne.n	8007c8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	695b      	ldr	r3, [r3, #20]
 8007c56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c5a:	2b80      	cmp	r3, #128	@ 0x80
 8007c5c:	d016      	beq.n	8007c8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	2200      	movs	r2, #0
 8007c62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2220      	movs	r2, #32
 8007c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c78:	f043 0220 	orr.w	r2, r3, #32
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2200      	movs	r2, #0
 8007c84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	e007      	b.n	8007c9c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	695b      	ldr	r3, [r3, #20]
 8007c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c96:	2b80      	cmp	r3, #128	@ 0x80
 8007c98:	d1c3      	bne.n	8007c22 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007c9a:	2300      	movs	r3, #0
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3710      	adds	r7, #16
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}

08007ca4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b084      	sub	sp, #16
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	60f8      	str	r0, [r7, #12]
 8007cac:	60b9      	str	r1, [r7, #8]
 8007cae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007cb0:	e034      	b.n	8007d1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007cb2:	68f8      	ldr	r0, [r7, #12]
 8007cb4:	f000 f83e 	bl	8007d34 <I2C_IsAcknowledgeFailed>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d001      	beq.n	8007cc2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	e034      	b.n	8007d2c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cc8:	d028      	beq.n	8007d1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007cca:	f7ff f80b 	bl	8006ce4 <HAL_GetTick>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	1ad3      	subs	r3, r2, r3
 8007cd4:	68ba      	ldr	r2, [r7, #8]
 8007cd6:	429a      	cmp	r2, r3
 8007cd8:	d302      	bcc.n	8007ce0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d11d      	bne.n	8007d1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	695b      	ldr	r3, [r3, #20]
 8007ce6:	f003 0304 	and.w	r3, r3, #4
 8007cea:	2b04      	cmp	r3, #4
 8007cec:	d016      	beq.n	8007d1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2220      	movs	r2, #32
 8007cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d08:	f043 0220 	orr.w	r2, r3, #32
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2200      	movs	r2, #0
 8007d14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	e007      	b.n	8007d2c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	695b      	ldr	r3, [r3, #20]
 8007d22:	f003 0304 	and.w	r3, r3, #4
 8007d26:	2b04      	cmp	r3, #4
 8007d28:	d1c3      	bne.n	8007cb2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007d2a:	2300      	movs	r3, #0
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3710      	adds	r7, #16
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}

08007d34 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b083      	sub	sp, #12
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	695b      	ldr	r3, [r3, #20]
 8007d42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d4a:	d11b      	bne.n	8007d84 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007d54:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2220      	movs	r2, #32
 8007d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2200      	movs	r2, #0
 8007d68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d70:	f043 0204 	orr.w	r2, r3, #4
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007d80:	2301      	movs	r3, #1
 8007d82:	e000      	b.n	8007d86 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007d84:	2300      	movs	r3, #0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	370c      	adds	r7, #12
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bc80      	pop	{r7}
 8007d8e:	4770      	bx	lr

08007d90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b086      	sub	sp, #24
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d101      	bne.n	8007da2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007d9e:	2301      	movs	r3, #1
 8007da0:	e272      	b.n	8008288 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f003 0301 	and.w	r3, r3, #1
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	f000 8087 	beq.w	8007ebe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007db0:	4b92      	ldr	r3, [pc, #584]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	f003 030c 	and.w	r3, r3, #12
 8007db8:	2b04      	cmp	r3, #4
 8007dba:	d00c      	beq.n	8007dd6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007dbc:	4b8f      	ldr	r3, [pc, #572]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	f003 030c 	and.w	r3, r3, #12
 8007dc4:	2b08      	cmp	r3, #8
 8007dc6:	d112      	bne.n	8007dee <HAL_RCC_OscConfig+0x5e>
 8007dc8:	4b8c      	ldr	r3, [pc, #560]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007dd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007dd4:	d10b      	bne.n	8007dee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007dd6:	4b89      	ldr	r3, [pc, #548]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d06c      	beq.n	8007ebc <HAL_RCC_OscConfig+0x12c>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d168      	bne.n	8007ebc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	e24c      	b.n	8008288 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007df6:	d106      	bne.n	8007e06 <HAL_RCC_OscConfig+0x76>
 8007df8:	4b80      	ldr	r3, [pc, #512]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a7f      	ldr	r2, [pc, #508]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007dfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e02:	6013      	str	r3, [r2, #0]
 8007e04:	e02e      	b.n	8007e64 <HAL_RCC_OscConfig+0xd4>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	685b      	ldr	r3, [r3, #4]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d10c      	bne.n	8007e28 <HAL_RCC_OscConfig+0x98>
 8007e0e:	4b7b      	ldr	r3, [pc, #492]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4a7a      	ldr	r2, [pc, #488]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007e14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e18:	6013      	str	r3, [r2, #0]
 8007e1a:	4b78      	ldr	r3, [pc, #480]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	4a77      	ldr	r2, [pc, #476]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007e20:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007e24:	6013      	str	r3, [r2, #0]
 8007e26:	e01d      	b.n	8007e64 <HAL_RCC_OscConfig+0xd4>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	685b      	ldr	r3, [r3, #4]
 8007e2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007e30:	d10c      	bne.n	8007e4c <HAL_RCC_OscConfig+0xbc>
 8007e32:	4b72      	ldr	r3, [pc, #456]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a71      	ldr	r2, [pc, #452]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007e38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007e3c:	6013      	str	r3, [r2, #0]
 8007e3e:	4b6f      	ldr	r3, [pc, #444]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4a6e      	ldr	r2, [pc, #440]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007e44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e48:	6013      	str	r3, [r2, #0]
 8007e4a:	e00b      	b.n	8007e64 <HAL_RCC_OscConfig+0xd4>
 8007e4c:	4b6b      	ldr	r3, [pc, #428]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4a6a      	ldr	r2, [pc, #424]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007e52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e56:	6013      	str	r3, [r2, #0]
 8007e58:	4b68      	ldr	r3, [pc, #416]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a67      	ldr	r2, [pc, #412]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007e5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007e62:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d013      	beq.n	8007e94 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e6c:	f7fe ff3a 	bl	8006ce4 <HAL_GetTick>
 8007e70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e72:	e008      	b.n	8007e86 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e74:	f7fe ff36 	bl	8006ce4 <HAL_GetTick>
 8007e78:	4602      	mov	r2, r0
 8007e7a:	693b      	ldr	r3, [r7, #16]
 8007e7c:	1ad3      	subs	r3, r2, r3
 8007e7e:	2b64      	cmp	r3, #100	@ 0x64
 8007e80:	d901      	bls.n	8007e86 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007e82:	2303      	movs	r3, #3
 8007e84:	e200      	b.n	8008288 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e86:	4b5d      	ldr	r3, [pc, #372]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d0f0      	beq.n	8007e74 <HAL_RCC_OscConfig+0xe4>
 8007e92:	e014      	b.n	8007ebe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e94:	f7fe ff26 	bl	8006ce4 <HAL_GetTick>
 8007e98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007e9a:	e008      	b.n	8007eae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e9c:	f7fe ff22 	bl	8006ce4 <HAL_GetTick>
 8007ea0:	4602      	mov	r2, r0
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	1ad3      	subs	r3, r2, r3
 8007ea6:	2b64      	cmp	r3, #100	@ 0x64
 8007ea8:	d901      	bls.n	8007eae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8007eaa:	2303      	movs	r3, #3
 8007eac:	e1ec      	b.n	8008288 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007eae:	4b53      	ldr	r3, [pc, #332]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d1f0      	bne.n	8007e9c <HAL_RCC_OscConfig+0x10c>
 8007eba:	e000      	b.n	8007ebe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ebc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f003 0302 	and.w	r3, r3, #2
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d063      	beq.n	8007f92 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007eca:	4b4c      	ldr	r3, [pc, #304]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007ecc:	685b      	ldr	r3, [r3, #4]
 8007ece:	f003 030c 	and.w	r3, r3, #12
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d00b      	beq.n	8007eee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8007ed6:	4b49      	ldr	r3, [pc, #292]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007ed8:	685b      	ldr	r3, [r3, #4]
 8007eda:	f003 030c 	and.w	r3, r3, #12
 8007ede:	2b08      	cmp	r3, #8
 8007ee0:	d11c      	bne.n	8007f1c <HAL_RCC_OscConfig+0x18c>
 8007ee2:	4b46      	ldr	r3, [pc, #280]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007ee4:	685b      	ldr	r3, [r3, #4]
 8007ee6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d116      	bne.n	8007f1c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007eee:	4b43      	ldr	r3, [pc, #268]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f003 0302 	and.w	r3, r3, #2
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d005      	beq.n	8007f06 <HAL_RCC_OscConfig+0x176>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	691b      	ldr	r3, [r3, #16]
 8007efe:	2b01      	cmp	r3, #1
 8007f00:	d001      	beq.n	8007f06 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8007f02:	2301      	movs	r3, #1
 8007f04:	e1c0      	b.n	8008288 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f06:	4b3d      	ldr	r3, [pc, #244]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	695b      	ldr	r3, [r3, #20]
 8007f12:	00db      	lsls	r3, r3, #3
 8007f14:	4939      	ldr	r1, [pc, #228]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007f16:	4313      	orrs	r3, r2
 8007f18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f1a:	e03a      	b.n	8007f92 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	691b      	ldr	r3, [r3, #16]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d020      	beq.n	8007f66 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007f24:	4b36      	ldr	r3, [pc, #216]	@ (8008000 <HAL_RCC_OscConfig+0x270>)
 8007f26:	2201      	movs	r2, #1
 8007f28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f2a:	f7fe fedb 	bl	8006ce4 <HAL_GetTick>
 8007f2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f30:	e008      	b.n	8007f44 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f32:	f7fe fed7 	bl	8006ce4 <HAL_GetTick>
 8007f36:	4602      	mov	r2, r0
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	1ad3      	subs	r3, r2, r3
 8007f3c:	2b02      	cmp	r3, #2
 8007f3e:	d901      	bls.n	8007f44 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007f40:	2303      	movs	r3, #3
 8007f42:	e1a1      	b.n	8008288 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f44:	4b2d      	ldr	r3, [pc, #180]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f003 0302 	and.w	r3, r3, #2
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d0f0      	beq.n	8007f32 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f50:	4b2a      	ldr	r3, [pc, #168]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	695b      	ldr	r3, [r3, #20]
 8007f5c:	00db      	lsls	r3, r3, #3
 8007f5e:	4927      	ldr	r1, [pc, #156]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007f60:	4313      	orrs	r3, r2
 8007f62:	600b      	str	r3, [r1, #0]
 8007f64:	e015      	b.n	8007f92 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007f66:	4b26      	ldr	r3, [pc, #152]	@ (8008000 <HAL_RCC_OscConfig+0x270>)
 8007f68:	2200      	movs	r2, #0
 8007f6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f6c:	f7fe feba 	bl	8006ce4 <HAL_GetTick>
 8007f70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007f72:	e008      	b.n	8007f86 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f74:	f7fe feb6 	bl	8006ce4 <HAL_GetTick>
 8007f78:	4602      	mov	r2, r0
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	1ad3      	subs	r3, r2, r3
 8007f7e:	2b02      	cmp	r3, #2
 8007f80:	d901      	bls.n	8007f86 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007f82:	2303      	movs	r3, #3
 8007f84:	e180      	b.n	8008288 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007f86:	4b1d      	ldr	r3, [pc, #116]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f003 0302 	and.w	r3, r3, #2
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d1f0      	bne.n	8007f74 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f003 0308 	and.w	r3, r3, #8
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d03a      	beq.n	8008014 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	699b      	ldr	r3, [r3, #24]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d019      	beq.n	8007fda <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007fa6:	4b17      	ldr	r3, [pc, #92]	@ (8008004 <HAL_RCC_OscConfig+0x274>)
 8007fa8:	2201      	movs	r2, #1
 8007faa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007fac:	f7fe fe9a 	bl	8006ce4 <HAL_GetTick>
 8007fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007fb2:	e008      	b.n	8007fc6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007fb4:	f7fe fe96 	bl	8006ce4 <HAL_GetTick>
 8007fb8:	4602      	mov	r2, r0
 8007fba:	693b      	ldr	r3, [r7, #16]
 8007fbc:	1ad3      	subs	r3, r2, r3
 8007fbe:	2b02      	cmp	r3, #2
 8007fc0:	d901      	bls.n	8007fc6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007fc2:	2303      	movs	r3, #3
 8007fc4:	e160      	b.n	8008288 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8007ffc <HAL_RCC_OscConfig+0x26c>)
 8007fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fca:	f003 0302 	and.w	r3, r3, #2
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d0f0      	beq.n	8007fb4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007fd2:	2001      	movs	r0, #1
 8007fd4:	f000 face 	bl	8008574 <RCC_Delay>
 8007fd8:	e01c      	b.n	8008014 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007fda:	4b0a      	ldr	r3, [pc, #40]	@ (8008004 <HAL_RCC_OscConfig+0x274>)
 8007fdc:	2200      	movs	r2, #0
 8007fde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007fe0:	f7fe fe80 	bl	8006ce4 <HAL_GetTick>
 8007fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007fe6:	e00f      	b.n	8008008 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007fe8:	f7fe fe7c 	bl	8006ce4 <HAL_GetTick>
 8007fec:	4602      	mov	r2, r0
 8007fee:	693b      	ldr	r3, [r7, #16]
 8007ff0:	1ad3      	subs	r3, r2, r3
 8007ff2:	2b02      	cmp	r3, #2
 8007ff4:	d908      	bls.n	8008008 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007ff6:	2303      	movs	r3, #3
 8007ff8:	e146      	b.n	8008288 <HAL_RCC_OscConfig+0x4f8>
 8007ffa:	bf00      	nop
 8007ffc:	40021000 	.word	0x40021000
 8008000:	42420000 	.word	0x42420000
 8008004:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008008:	4b92      	ldr	r3, [pc, #584]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 800800a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800800c:	f003 0302 	and.w	r3, r3, #2
 8008010:	2b00      	cmp	r3, #0
 8008012:	d1e9      	bne.n	8007fe8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f003 0304 	and.w	r3, r3, #4
 800801c:	2b00      	cmp	r3, #0
 800801e:	f000 80a6 	beq.w	800816e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008022:	2300      	movs	r3, #0
 8008024:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008026:	4b8b      	ldr	r3, [pc, #556]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 8008028:	69db      	ldr	r3, [r3, #28]
 800802a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800802e:	2b00      	cmp	r3, #0
 8008030:	d10d      	bne.n	800804e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008032:	4b88      	ldr	r3, [pc, #544]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 8008034:	69db      	ldr	r3, [r3, #28]
 8008036:	4a87      	ldr	r2, [pc, #540]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 8008038:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800803c:	61d3      	str	r3, [r2, #28]
 800803e:	4b85      	ldr	r3, [pc, #532]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 8008040:	69db      	ldr	r3, [r3, #28]
 8008042:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008046:	60bb      	str	r3, [r7, #8]
 8008048:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800804a:	2301      	movs	r3, #1
 800804c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800804e:	4b82      	ldr	r3, [pc, #520]	@ (8008258 <HAL_RCC_OscConfig+0x4c8>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008056:	2b00      	cmp	r3, #0
 8008058:	d118      	bne.n	800808c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800805a:	4b7f      	ldr	r3, [pc, #508]	@ (8008258 <HAL_RCC_OscConfig+0x4c8>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a7e      	ldr	r2, [pc, #504]	@ (8008258 <HAL_RCC_OscConfig+0x4c8>)
 8008060:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008064:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008066:	f7fe fe3d 	bl	8006ce4 <HAL_GetTick>
 800806a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800806c:	e008      	b.n	8008080 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800806e:	f7fe fe39 	bl	8006ce4 <HAL_GetTick>
 8008072:	4602      	mov	r2, r0
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	1ad3      	subs	r3, r2, r3
 8008078:	2b64      	cmp	r3, #100	@ 0x64
 800807a:	d901      	bls.n	8008080 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800807c:	2303      	movs	r3, #3
 800807e:	e103      	b.n	8008288 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008080:	4b75      	ldr	r3, [pc, #468]	@ (8008258 <HAL_RCC_OscConfig+0x4c8>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008088:	2b00      	cmp	r3, #0
 800808a:	d0f0      	beq.n	800806e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	68db      	ldr	r3, [r3, #12]
 8008090:	2b01      	cmp	r3, #1
 8008092:	d106      	bne.n	80080a2 <HAL_RCC_OscConfig+0x312>
 8008094:	4b6f      	ldr	r3, [pc, #444]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 8008096:	6a1b      	ldr	r3, [r3, #32]
 8008098:	4a6e      	ldr	r2, [pc, #440]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 800809a:	f043 0301 	orr.w	r3, r3, #1
 800809e:	6213      	str	r3, [r2, #32]
 80080a0:	e02d      	b.n	80080fe <HAL_RCC_OscConfig+0x36e>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	68db      	ldr	r3, [r3, #12]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d10c      	bne.n	80080c4 <HAL_RCC_OscConfig+0x334>
 80080aa:	4b6a      	ldr	r3, [pc, #424]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 80080ac:	6a1b      	ldr	r3, [r3, #32]
 80080ae:	4a69      	ldr	r2, [pc, #420]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 80080b0:	f023 0301 	bic.w	r3, r3, #1
 80080b4:	6213      	str	r3, [r2, #32]
 80080b6:	4b67      	ldr	r3, [pc, #412]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 80080b8:	6a1b      	ldr	r3, [r3, #32]
 80080ba:	4a66      	ldr	r2, [pc, #408]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 80080bc:	f023 0304 	bic.w	r3, r3, #4
 80080c0:	6213      	str	r3, [r2, #32]
 80080c2:	e01c      	b.n	80080fe <HAL_RCC_OscConfig+0x36e>
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	68db      	ldr	r3, [r3, #12]
 80080c8:	2b05      	cmp	r3, #5
 80080ca:	d10c      	bne.n	80080e6 <HAL_RCC_OscConfig+0x356>
 80080cc:	4b61      	ldr	r3, [pc, #388]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 80080ce:	6a1b      	ldr	r3, [r3, #32]
 80080d0:	4a60      	ldr	r2, [pc, #384]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 80080d2:	f043 0304 	orr.w	r3, r3, #4
 80080d6:	6213      	str	r3, [r2, #32]
 80080d8:	4b5e      	ldr	r3, [pc, #376]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 80080da:	6a1b      	ldr	r3, [r3, #32]
 80080dc:	4a5d      	ldr	r2, [pc, #372]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 80080de:	f043 0301 	orr.w	r3, r3, #1
 80080e2:	6213      	str	r3, [r2, #32]
 80080e4:	e00b      	b.n	80080fe <HAL_RCC_OscConfig+0x36e>
 80080e6:	4b5b      	ldr	r3, [pc, #364]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 80080e8:	6a1b      	ldr	r3, [r3, #32]
 80080ea:	4a5a      	ldr	r2, [pc, #360]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 80080ec:	f023 0301 	bic.w	r3, r3, #1
 80080f0:	6213      	str	r3, [r2, #32]
 80080f2:	4b58      	ldr	r3, [pc, #352]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 80080f4:	6a1b      	ldr	r3, [r3, #32]
 80080f6:	4a57      	ldr	r2, [pc, #348]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 80080f8:	f023 0304 	bic.w	r3, r3, #4
 80080fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	68db      	ldr	r3, [r3, #12]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d015      	beq.n	8008132 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008106:	f7fe fded 	bl	8006ce4 <HAL_GetTick>
 800810a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800810c:	e00a      	b.n	8008124 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800810e:	f7fe fde9 	bl	8006ce4 <HAL_GetTick>
 8008112:	4602      	mov	r2, r0
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	1ad3      	subs	r3, r2, r3
 8008118:	f241 3288 	movw	r2, #5000	@ 0x1388
 800811c:	4293      	cmp	r3, r2
 800811e:	d901      	bls.n	8008124 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8008120:	2303      	movs	r3, #3
 8008122:	e0b1      	b.n	8008288 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008124:	4b4b      	ldr	r3, [pc, #300]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 8008126:	6a1b      	ldr	r3, [r3, #32]
 8008128:	f003 0302 	and.w	r3, r3, #2
 800812c:	2b00      	cmp	r3, #0
 800812e:	d0ee      	beq.n	800810e <HAL_RCC_OscConfig+0x37e>
 8008130:	e014      	b.n	800815c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008132:	f7fe fdd7 	bl	8006ce4 <HAL_GetTick>
 8008136:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008138:	e00a      	b.n	8008150 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800813a:	f7fe fdd3 	bl	8006ce4 <HAL_GetTick>
 800813e:	4602      	mov	r2, r0
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	1ad3      	subs	r3, r2, r3
 8008144:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008148:	4293      	cmp	r3, r2
 800814a:	d901      	bls.n	8008150 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800814c:	2303      	movs	r3, #3
 800814e:	e09b      	b.n	8008288 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008150:	4b40      	ldr	r3, [pc, #256]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 8008152:	6a1b      	ldr	r3, [r3, #32]
 8008154:	f003 0302 	and.w	r3, r3, #2
 8008158:	2b00      	cmp	r3, #0
 800815a:	d1ee      	bne.n	800813a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800815c:	7dfb      	ldrb	r3, [r7, #23]
 800815e:	2b01      	cmp	r3, #1
 8008160:	d105      	bne.n	800816e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008162:	4b3c      	ldr	r3, [pc, #240]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 8008164:	69db      	ldr	r3, [r3, #28]
 8008166:	4a3b      	ldr	r2, [pc, #236]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 8008168:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800816c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	69db      	ldr	r3, [r3, #28]
 8008172:	2b00      	cmp	r3, #0
 8008174:	f000 8087 	beq.w	8008286 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008178:	4b36      	ldr	r3, [pc, #216]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 800817a:	685b      	ldr	r3, [r3, #4]
 800817c:	f003 030c 	and.w	r3, r3, #12
 8008180:	2b08      	cmp	r3, #8
 8008182:	d061      	beq.n	8008248 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	69db      	ldr	r3, [r3, #28]
 8008188:	2b02      	cmp	r3, #2
 800818a:	d146      	bne.n	800821a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800818c:	4b33      	ldr	r3, [pc, #204]	@ (800825c <HAL_RCC_OscConfig+0x4cc>)
 800818e:	2200      	movs	r2, #0
 8008190:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008192:	f7fe fda7 	bl	8006ce4 <HAL_GetTick>
 8008196:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008198:	e008      	b.n	80081ac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800819a:	f7fe fda3 	bl	8006ce4 <HAL_GetTick>
 800819e:	4602      	mov	r2, r0
 80081a0:	693b      	ldr	r3, [r7, #16]
 80081a2:	1ad3      	subs	r3, r2, r3
 80081a4:	2b02      	cmp	r3, #2
 80081a6:	d901      	bls.n	80081ac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80081a8:	2303      	movs	r3, #3
 80081aa:	e06d      	b.n	8008288 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80081ac:	4b29      	ldr	r3, [pc, #164]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d1f0      	bne.n	800819a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6a1b      	ldr	r3, [r3, #32]
 80081bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081c0:	d108      	bne.n	80081d4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80081c2:	4b24      	ldr	r3, [pc, #144]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 80081c4:	685b      	ldr	r3, [r3, #4]
 80081c6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	689b      	ldr	r3, [r3, #8]
 80081ce:	4921      	ldr	r1, [pc, #132]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 80081d0:	4313      	orrs	r3, r2
 80081d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80081d4:	4b1f      	ldr	r3, [pc, #124]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6a19      	ldr	r1, [r3, #32]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081e4:	430b      	orrs	r3, r1
 80081e6:	491b      	ldr	r1, [pc, #108]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 80081e8:	4313      	orrs	r3, r2
 80081ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80081ec:	4b1b      	ldr	r3, [pc, #108]	@ (800825c <HAL_RCC_OscConfig+0x4cc>)
 80081ee:	2201      	movs	r2, #1
 80081f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80081f2:	f7fe fd77 	bl	8006ce4 <HAL_GetTick>
 80081f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80081f8:	e008      	b.n	800820c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80081fa:	f7fe fd73 	bl	8006ce4 <HAL_GetTick>
 80081fe:	4602      	mov	r2, r0
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	1ad3      	subs	r3, r2, r3
 8008204:	2b02      	cmp	r3, #2
 8008206:	d901      	bls.n	800820c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8008208:	2303      	movs	r3, #3
 800820a:	e03d      	b.n	8008288 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800820c:	4b11      	ldr	r3, [pc, #68]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008214:	2b00      	cmp	r3, #0
 8008216:	d0f0      	beq.n	80081fa <HAL_RCC_OscConfig+0x46a>
 8008218:	e035      	b.n	8008286 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800821a:	4b10      	ldr	r3, [pc, #64]	@ (800825c <HAL_RCC_OscConfig+0x4cc>)
 800821c:	2200      	movs	r2, #0
 800821e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008220:	f7fe fd60 	bl	8006ce4 <HAL_GetTick>
 8008224:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008226:	e008      	b.n	800823a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008228:	f7fe fd5c 	bl	8006ce4 <HAL_GetTick>
 800822c:	4602      	mov	r2, r0
 800822e:	693b      	ldr	r3, [r7, #16]
 8008230:	1ad3      	subs	r3, r2, r3
 8008232:	2b02      	cmp	r3, #2
 8008234:	d901      	bls.n	800823a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8008236:	2303      	movs	r3, #3
 8008238:	e026      	b.n	8008288 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800823a:	4b06      	ldr	r3, [pc, #24]	@ (8008254 <HAL_RCC_OscConfig+0x4c4>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008242:	2b00      	cmp	r3, #0
 8008244:	d1f0      	bne.n	8008228 <HAL_RCC_OscConfig+0x498>
 8008246:	e01e      	b.n	8008286 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	69db      	ldr	r3, [r3, #28]
 800824c:	2b01      	cmp	r3, #1
 800824e:	d107      	bne.n	8008260 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8008250:	2301      	movs	r3, #1
 8008252:	e019      	b.n	8008288 <HAL_RCC_OscConfig+0x4f8>
 8008254:	40021000 	.word	0x40021000
 8008258:	40007000 	.word	0x40007000
 800825c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008260:	4b0b      	ldr	r3, [pc, #44]	@ (8008290 <HAL_RCC_OscConfig+0x500>)
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6a1b      	ldr	r3, [r3, #32]
 8008270:	429a      	cmp	r2, r3
 8008272:	d106      	bne.n	8008282 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800827e:	429a      	cmp	r2, r3
 8008280:	d001      	beq.n	8008286 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8008282:	2301      	movs	r3, #1
 8008284:	e000      	b.n	8008288 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8008286:	2300      	movs	r3, #0
}
 8008288:	4618      	mov	r0, r3
 800828a:	3718      	adds	r7, #24
 800828c:	46bd      	mov	sp, r7
 800828e:	bd80      	pop	{r7, pc}
 8008290:	40021000 	.word	0x40021000

08008294 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b084      	sub	sp, #16
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
 800829c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d101      	bne.n	80082a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80082a4:	2301      	movs	r3, #1
 80082a6:	e0d0      	b.n	800844a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80082a8:	4b6a      	ldr	r3, [pc, #424]	@ (8008454 <HAL_RCC_ClockConfig+0x1c0>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f003 0307 	and.w	r3, r3, #7
 80082b0:	683a      	ldr	r2, [r7, #0]
 80082b2:	429a      	cmp	r2, r3
 80082b4:	d910      	bls.n	80082d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082b6:	4b67      	ldr	r3, [pc, #412]	@ (8008454 <HAL_RCC_ClockConfig+0x1c0>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f023 0207 	bic.w	r2, r3, #7
 80082be:	4965      	ldr	r1, [pc, #404]	@ (8008454 <HAL_RCC_ClockConfig+0x1c0>)
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	4313      	orrs	r3, r2
 80082c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80082c6:	4b63      	ldr	r3, [pc, #396]	@ (8008454 <HAL_RCC_ClockConfig+0x1c0>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f003 0307 	and.w	r3, r3, #7
 80082ce:	683a      	ldr	r2, [r7, #0]
 80082d0:	429a      	cmp	r2, r3
 80082d2:	d001      	beq.n	80082d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80082d4:	2301      	movs	r3, #1
 80082d6:	e0b8      	b.n	800844a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f003 0302 	and.w	r3, r3, #2
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d020      	beq.n	8008326 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f003 0304 	and.w	r3, r3, #4
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d005      	beq.n	80082fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80082f0:	4b59      	ldr	r3, [pc, #356]	@ (8008458 <HAL_RCC_ClockConfig+0x1c4>)
 80082f2:	685b      	ldr	r3, [r3, #4]
 80082f4:	4a58      	ldr	r2, [pc, #352]	@ (8008458 <HAL_RCC_ClockConfig+0x1c4>)
 80082f6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80082fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f003 0308 	and.w	r3, r3, #8
 8008304:	2b00      	cmp	r3, #0
 8008306:	d005      	beq.n	8008314 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008308:	4b53      	ldr	r3, [pc, #332]	@ (8008458 <HAL_RCC_ClockConfig+0x1c4>)
 800830a:	685b      	ldr	r3, [r3, #4]
 800830c:	4a52      	ldr	r2, [pc, #328]	@ (8008458 <HAL_RCC_ClockConfig+0x1c4>)
 800830e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8008312:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008314:	4b50      	ldr	r3, [pc, #320]	@ (8008458 <HAL_RCC_ClockConfig+0x1c4>)
 8008316:	685b      	ldr	r3, [r3, #4]
 8008318:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	494d      	ldr	r1, [pc, #308]	@ (8008458 <HAL_RCC_ClockConfig+0x1c4>)
 8008322:	4313      	orrs	r3, r2
 8008324:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f003 0301 	and.w	r3, r3, #1
 800832e:	2b00      	cmp	r3, #0
 8008330:	d040      	beq.n	80083b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	2b01      	cmp	r3, #1
 8008338:	d107      	bne.n	800834a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800833a:	4b47      	ldr	r3, [pc, #284]	@ (8008458 <HAL_RCC_ClockConfig+0x1c4>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008342:	2b00      	cmp	r3, #0
 8008344:	d115      	bne.n	8008372 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008346:	2301      	movs	r3, #1
 8008348:	e07f      	b.n	800844a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	685b      	ldr	r3, [r3, #4]
 800834e:	2b02      	cmp	r3, #2
 8008350:	d107      	bne.n	8008362 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008352:	4b41      	ldr	r3, [pc, #260]	@ (8008458 <HAL_RCC_ClockConfig+0x1c4>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800835a:	2b00      	cmp	r3, #0
 800835c:	d109      	bne.n	8008372 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800835e:	2301      	movs	r3, #1
 8008360:	e073      	b.n	800844a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008362:	4b3d      	ldr	r3, [pc, #244]	@ (8008458 <HAL_RCC_ClockConfig+0x1c4>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f003 0302 	and.w	r3, r3, #2
 800836a:	2b00      	cmp	r3, #0
 800836c:	d101      	bne.n	8008372 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800836e:	2301      	movs	r3, #1
 8008370:	e06b      	b.n	800844a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008372:	4b39      	ldr	r3, [pc, #228]	@ (8008458 <HAL_RCC_ClockConfig+0x1c4>)
 8008374:	685b      	ldr	r3, [r3, #4]
 8008376:	f023 0203 	bic.w	r2, r3, #3
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	4936      	ldr	r1, [pc, #216]	@ (8008458 <HAL_RCC_ClockConfig+0x1c4>)
 8008380:	4313      	orrs	r3, r2
 8008382:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008384:	f7fe fcae 	bl	8006ce4 <HAL_GetTick>
 8008388:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800838a:	e00a      	b.n	80083a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800838c:	f7fe fcaa 	bl	8006ce4 <HAL_GetTick>
 8008390:	4602      	mov	r2, r0
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	1ad3      	subs	r3, r2, r3
 8008396:	f241 3288 	movw	r2, #5000	@ 0x1388
 800839a:	4293      	cmp	r3, r2
 800839c:	d901      	bls.n	80083a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800839e:	2303      	movs	r3, #3
 80083a0:	e053      	b.n	800844a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083a2:	4b2d      	ldr	r3, [pc, #180]	@ (8008458 <HAL_RCC_ClockConfig+0x1c4>)
 80083a4:	685b      	ldr	r3, [r3, #4]
 80083a6:	f003 020c 	and.w	r2, r3, #12
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	009b      	lsls	r3, r3, #2
 80083b0:	429a      	cmp	r2, r3
 80083b2:	d1eb      	bne.n	800838c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80083b4:	4b27      	ldr	r3, [pc, #156]	@ (8008454 <HAL_RCC_ClockConfig+0x1c0>)
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f003 0307 	and.w	r3, r3, #7
 80083bc:	683a      	ldr	r2, [r7, #0]
 80083be:	429a      	cmp	r2, r3
 80083c0:	d210      	bcs.n	80083e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80083c2:	4b24      	ldr	r3, [pc, #144]	@ (8008454 <HAL_RCC_ClockConfig+0x1c0>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f023 0207 	bic.w	r2, r3, #7
 80083ca:	4922      	ldr	r1, [pc, #136]	@ (8008454 <HAL_RCC_ClockConfig+0x1c0>)
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	4313      	orrs	r3, r2
 80083d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80083d2:	4b20      	ldr	r3, [pc, #128]	@ (8008454 <HAL_RCC_ClockConfig+0x1c0>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f003 0307 	and.w	r3, r3, #7
 80083da:	683a      	ldr	r2, [r7, #0]
 80083dc:	429a      	cmp	r2, r3
 80083de:	d001      	beq.n	80083e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80083e0:	2301      	movs	r3, #1
 80083e2:	e032      	b.n	800844a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f003 0304 	and.w	r3, r3, #4
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d008      	beq.n	8008402 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80083f0:	4b19      	ldr	r3, [pc, #100]	@ (8008458 <HAL_RCC_ClockConfig+0x1c4>)
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	68db      	ldr	r3, [r3, #12]
 80083fc:	4916      	ldr	r1, [pc, #88]	@ (8008458 <HAL_RCC_ClockConfig+0x1c4>)
 80083fe:	4313      	orrs	r3, r2
 8008400:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f003 0308 	and.w	r3, r3, #8
 800840a:	2b00      	cmp	r3, #0
 800840c:	d009      	beq.n	8008422 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800840e:	4b12      	ldr	r3, [pc, #72]	@ (8008458 <HAL_RCC_ClockConfig+0x1c4>)
 8008410:	685b      	ldr	r3, [r3, #4]
 8008412:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	691b      	ldr	r3, [r3, #16]
 800841a:	00db      	lsls	r3, r3, #3
 800841c:	490e      	ldr	r1, [pc, #56]	@ (8008458 <HAL_RCC_ClockConfig+0x1c4>)
 800841e:	4313      	orrs	r3, r2
 8008420:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008422:	f000 f821 	bl	8008468 <HAL_RCC_GetSysClockFreq>
 8008426:	4602      	mov	r2, r0
 8008428:	4b0b      	ldr	r3, [pc, #44]	@ (8008458 <HAL_RCC_ClockConfig+0x1c4>)
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	091b      	lsrs	r3, r3, #4
 800842e:	f003 030f 	and.w	r3, r3, #15
 8008432:	490a      	ldr	r1, [pc, #40]	@ (800845c <HAL_RCC_ClockConfig+0x1c8>)
 8008434:	5ccb      	ldrb	r3, [r1, r3]
 8008436:	fa22 f303 	lsr.w	r3, r2, r3
 800843a:	4a09      	ldr	r2, [pc, #36]	@ (8008460 <HAL_RCC_ClockConfig+0x1cc>)
 800843c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800843e:	4b09      	ldr	r3, [pc, #36]	@ (8008464 <HAL_RCC_ClockConfig+0x1d0>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4618      	mov	r0, r3
 8008444:	f7fe fc0c 	bl	8006c60 <HAL_InitTick>

  return HAL_OK;
 8008448:	2300      	movs	r3, #0
}
 800844a:	4618      	mov	r0, r3
 800844c:	3710      	adds	r7, #16
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}
 8008452:	bf00      	nop
 8008454:	40022000 	.word	0x40022000
 8008458:	40021000 	.word	0x40021000
 800845c:	0800d8dc 	.word	0x0800d8dc
 8008460:	2000003c 	.word	0x2000003c
 8008464:	20000040 	.word	0x20000040

08008468 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008468:	b480      	push	{r7}
 800846a:	b087      	sub	sp, #28
 800846c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800846e:	2300      	movs	r3, #0
 8008470:	60fb      	str	r3, [r7, #12]
 8008472:	2300      	movs	r3, #0
 8008474:	60bb      	str	r3, [r7, #8]
 8008476:	2300      	movs	r3, #0
 8008478:	617b      	str	r3, [r7, #20]
 800847a:	2300      	movs	r3, #0
 800847c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800847e:	2300      	movs	r3, #0
 8008480:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8008482:	4b1e      	ldr	r3, [pc, #120]	@ (80084fc <HAL_RCC_GetSysClockFreq+0x94>)
 8008484:	685b      	ldr	r3, [r3, #4]
 8008486:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	f003 030c 	and.w	r3, r3, #12
 800848e:	2b04      	cmp	r3, #4
 8008490:	d002      	beq.n	8008498 <HAL_RCC_GetSysClockFreq+0x30>
 8008492:	2b08      	cmp	r3, #8
 8008494:	d003      	beq.n	800849e <HAL_RCC_GetSysClockFreq+0x36>
 8008496:	e027      	b.n	80084e8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008498:	4b19      	ldr	r3, [pc, #100]	@ (8008500 <HAL_RCC_GetSysClockFreq+0x98>)
 800849a:	613b      	str	r3, [r7, #16]
      break;
 800849c:	e027      	b.n	80084ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	0c9b      	lsrs	r3, r3, #18
 80084a2:	f003 030f 	and.w	r3, r3, #15
 80084a6:	4a17      	ldr	r2, [pc, #92]	@ (8008504 <HAL_RCC_GetSysClockFreq+0x9c>)
 80084a8:	5cd3      	ldrb	r3, [r2, r3]
 80084aa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d010      	beq.n	80084d8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80084b6:	4b11      	ldr	r3, [pc, #68]	@ (80084fc <HAL_RCC_GetSysClockFreq+0x94>)
 80084b8:	685b      	ldr	r3, [r3, #4]
 80084ba:	0c5b      	lsrs	r3, r3, #17
 80084bc:	f003 0301 	and.w	r3, r3, #1
 80084c0:	4a11      	ldr	r2, [pc, #68]	@ (8008508 <HAL_RCC_GetSysClockFreq+0xa0>)
 80084c2:	5cd3      	ldrb	r3, [r2, r3]
 80084c4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	4a0d      	ldr	r2, [pc, #52]	@ (8008500 <HAL_RCC_GetSysClockFreq+0x98>)
 80084ca:	fb03 f202 	mul.w	r2, r3, r2
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80084d4:	617b      	str	r3, [r7, #20]
 80084d6:	e004      	b.n	80084e2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	4a0c      	ldr	r2, [pc, #48]	@ (800850c <HAL_RCC_GetSysClockFreq+0xa4>)
 80084dc:	fb02 f303 	mul.w	r3, r2, r3
 80084e0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	613b      	str	r3, [r7, #16]
      break;
 80084e6:	e002      	b.n	80084ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80084e8:	4b05      	ldr	r3, [pc, #20]	@ (8008500 <HAL_RCC_GetSysClockFreq+0x98>)
 80084ea:	613b      	str	r3, [r7, #16]
      break;
 80084ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80084ee:	693b      	ldr	r3, [r7, #16]
}
 80084f0:	4618      	mov	r0, r3
 80084f2:	371c      	adds	r7, #28
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bc80      	pop	{r7}
 80084f8:	4770      	bx	lr
 80084fa:	bf00      	nop
 80084fc:	40021000 	.word	0x40021000
 8008500:	007a1200 	.word	0x007a1200
 8008504:	0800d8f4 	.word	0x0800d8f4
 8008508:	0800d904 	.word	0x0800d904
 800850c:	003d0900 	.word	0x003d0900

08008510 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008510:	b480      	push	{r7}
 8008512:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008514:	4b02      	ldr	r3, [pc, #8]	@ (8008520 <HAL_RCC_GetHCLKFreq+0x10>)
 8008516:	681b      	ldr	r3, [r3, #0]
}
 8008518:	4618      	mov	r0, r3
 800851a:	46bd      	mov	sp, r7
 800851c:	bc80      	pop	{r7}
 800851e:	4770      	bx	lr
 8008520:	2000003c 	.word	0x2000003c

08008524 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008528:	f7ff fff2 	bl	8008510 <HAL_RCC_GetHCLKFreq>
 800852c:	4602      	mov	r2, r0
 800852e:	4b05      	ldr	r3, [pc, #20]	@ (8008544 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	0a1b      	lsrs	r3, r3, #8
 8008534:	f003 0307 	and.w	r3, r3, #7
 8008538:	4903      	ldr	r1, [pc, #12]	@ (8008548 <HAL_RCC_GetPCLK1Freq+0x24>)
 800853a:	5ccb      	ldrb	r3, [r1, r3]
 800853c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008540:	4618      	mov	r0, r3
 8008542:	bd80      	pop	{r7, pc}
 8008544:	40021000 	.word	0x40021000
 8008548:	0800d8ec 	.word	0x0800d8ec

0800854c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008550:	f7ff ffde 	bl	8008510 <HAL_RCC_GetHCLKFreq>
 8008554:	4602      	mov	r2, r0
 8008556:	4b05      	ldr	r3, [pc, #20]	@ (800856c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008558:	685b      	ldr	r3, [r3, #4]
 800855a:	0adb      	lsrs	r3, r3, #11
 800855c:	f003 0307 	and.w	r3, r3, #7
 8008560:	4903      	ldr	r1, [pc, #12]	@ (8008570 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008562:	5ccb      	ldrb	r3, [r1, r3]
 8008564:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008568:	4618      	mov	r0, r3
 800856a:	bd80      	pop	{r7, pc}
 800856c:	40021000 	.word	0x40021000
 8008570:	0800d8ec 	.word	0x0800d8ec

08008574 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008574:	b480      	push	{r7}
 8008576:	b085      	sub	sp, #20
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800857c:	4b0a      	ldr	r3, [pc, #40]	@ (80085a8 <RCC_Delay+0x34>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a0a      	ldr	r2, [pc, #40]	@ (80085ac <RCC_Delay+0x38>)
 8008582:	fba2 2303 	umull	r2, r3, r2, r3
 8008586:	0a5b      	lsrs	r3, r3, #9
 8008588:	687a      	ldr	r2, [r7, #4]
 800858a:	fb02 f303 	mul.w	r3, r2, r3
 800858e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8008590:	bf00      	nop
  }
  while (Delay --);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	1e5a      	subs	r2, r3, #1
 8008596:	60fa      	str	r2, [r7, #12]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d1f9      	bne.n	8008590 <RCC_Delay+0x1c>
}
 800859c:	bf00      	nop
 800859e:	bf00      	nop
 80085a0:	3714      	adds	r7, #20
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bc80      	pop	{r7}
 80085a6:	4770      	bx	lr
 80085a8:	2000003c 	.word	0x2000003c
 80085ac:	10624dd3 	.word	0x10624dd3

080085b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b082      	sub	sp, #8
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d101      	bne.n	80085c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80085be:	2301      	movs	r3, #1
 80085c0:	e041      	b.n	8008646 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085c8:	b2db      	uxtb	r3, r3
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d106      	bne.n	80085dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2200      	movs	r2, #0
 80085d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f7fe fa2e 	bl	8006a38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2202      	movs	r2, #2
 80085e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681a      	ldr	r2, [r3, #0]
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	3304      	adds	r3, #4
 80085ec:	4619      	mov	r1, r3
 80085ee:	4610      	mov	r0, r2
 80085f0:	f000 fd66 	bl	80090c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2201      	movs	r2, #1
 80085f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2201      	movs	r2, #1
 8008600:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2201      	movs	r2, #1
 8008608:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2201      	movs	r2, #1
 8008610:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2201      	movs	r2, #1
 8008618:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2201      	movs	r2, #1
 8008620:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2201      	movs	r2, #1
 8008628:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2201      	movs	r2, #1
 8008630:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2201      	movs	r2, #1
 8008638:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2201      	movs	r2, #1
 8008640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008644:	2300      	movs	r3, #0
}
 8008646:	4618      	mov	r0, r3
 8008648:	3708      	adds	r7, #8
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}
	...

08008650 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008650:	b480      	push	{r7}
 8008652:	b085      	sub	sp, #20
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800865e:	b2db      	uxtb	r3, r3
 8008660:	2b01      	cmp	r3, #1
 8008662:	d001      	beq.n	8008668 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008664:	2301      	movs	r3, #1
 8008666:	e032      	b.n	80086ce <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2202      	movs	r2, #2
 800866c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a18      	ldr	r2, [pc, #96]	@ (80086d8 <HAL_TIM_Base_Start+0x88>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d00e      	beq.n	8008698 <HAL_TIM_Base_Start+0x48>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008682:	d009      	beq.n	8008698 <HAL_TIM_Base_Start+0x48>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a14      	ldr	r2, [pc, #80]	@ (80086dc <HAL_TIM_Base_Start+0x8c>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d004      	beq.n	8008698 <HAL_TIM_Base_Start+0x48>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a13      	ldr	r2, [pc, #76]	@ (80086e0 <HAL_TIM_Base_Start+0x90>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d111      	bne.n	80086bc <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	f003 0307 	and.w	r3, r3, #7
 80086a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	2b06      	cmp	r3, #6
 80086a8:	d010      	beq.n	80086cc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	681a      	ldr	r2, [r3, #0]
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f042 0201 	orr.w	r2, r2, #1
 80086b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086ba:	e007      	b.n	80086cc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f042 0201 	orr.w	r2, r2, #1
 80086ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80086cc:	2300      	movs	r3, #0
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3714      	adds	r7, #20
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bc80      	pop	{r7}
 80086d6:	4770      	bx	lr
 80086d8:	40012c00 	.word	0x40012c00
 80086dc:	40000400 	.word	0x40000400
 80086e0:	40000800 	.word	0x40000800

080086e4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b083      	sub	sp, #12
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	6a1a      	ldr	r2, [r3, #32]
 80086f2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80086f6:	4013      	ands	r3, r2
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d10f      	bne.n	800871c <HAL_TIM_Base_Stop+0x38>
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	6a1a      	ldr	r2, [r3, #32]
 8008702:	f240 4344 	movw	r3, #1092	@ 0x444
 8008706:	4013      	ands	r3, r2
 8008708:	2b00      	cmp	r3, #0
 800870a:	d107      	bne.n	800871c <HAL_TIM_Base_Stop+0x38>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	681a      	ldr	r2, [r3, #0]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f022 0201 	bic.w	r2, r2, #1
 800871a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2201      	movs	r2, #1
 8008720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8008724:	2300      	movs	r3, #0
}
 8008726:	4618      	mov	r0, r3
 8008728:	370c      	adds	r7, #12
 800872a:	46bd      	mov	sp, r7
 800872c:	bc80      	pop	{r7}
 800872e:	4770      	bx	lr

08008730 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b082      	sub	sp, #8
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d101      	bne.n	8008742 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800873e:	2301      	movs	r3, #1
 8008740:	e041      	b.n	80087c6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008748:	b2db      	uxtb	r3, r3
 800874a:	2b00      	cmp	r3, #0
 800874c:	d106      	bne.n	800875c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2200      	movs	r2, #0
 8008752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f7fe f8e6 	bl	8006928 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2202      	movs	r2, #2
 8008760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681a      	ldr	r2, [r3, #0]
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	3304      	adds	r3, #4
 800876c:	4619      	mov	r1, r3
 800876e:	4610      	mov	r0, r2
 8008770:	f000 fca6 	bl	80090c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2201      	movs	r2, #1
 8008778:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2201      	movs	r2, #1
 8008780:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2201      	movs	r2, #1
 8008788:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2201      	movs	r2, #1
 8008790:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2201      	movs	r2, #1
 8008798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2201      	movs	r2, #1
 80087a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2201      	movs	r2, #1
 80087a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2201      	movs	r2, #1
 80087b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2201      	movs	r2, #1
 80087b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2201      	movs	r2, #1
 80087c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80087c4:	2300      	movs	r3, #0
}
 80087c6:	4618      	mov	r0, r3
 80087c8:	3708      	adds	r7, #8
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}
	...

080087d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b084      	sub	sp, #16
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
 80087d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d109      	bne.n	80087f4 <HAL_TIM_PWM_Start+0x24>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80087e6:	b2db      	uxtb	r3, r3
 80087e8:	2b01      	cmp	r3, #1
 80087ea:	bf14      	ite	ne
 80087ec:	2301      	movne	r3, #1
 80087ee:	2300      	moveq	r3, #0
 80087f0:	b2db      	uxtb	r3, r3
 80087f2:	e022      	b.n	800883a <HAL_TIM_PWM_Start+0x6a>
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	2b04      	cmp	r3, #4
 80087f8:	d109      	bne.n	800880e <HAL_TIM_PWM_Start+0x3e>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008800:	b2db      	uxtb	r3, r3
 8008802:	2b01      	cmp	r3, #1
 8008804:	bf14      	ite	ne
 8008806:	2301      	movne	r3, #1
 8008808:	2300      	moveq	r3, #0
 800880a:	b2db      	uxtb	r3, r3
 800880c:	e015      	b.n	800883a <HAL_TIM_PWM_Start+0x6a>
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	2b08      	cmp	r3, #8
 8008812:	d109      	bne.n	8008828 <HAL_TIM_PWM_Start+0x58>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800881a:	b2db      	uxtb	r3, r3
 800881c:	2b01      	cmp	r3, #1
 800881e:	bf14      	ite	ne
 8008820:	2301      	movne	r3, #1
 8008822:	2300      	moveq	r3, #0
 8008824:	b2db      	uxtb	r3, r3
 8008826:	e008      	b.n	800883a <HAL_TIM_PWM_Start+0x6a>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800882e:	b2db      	uxtb	r3, r3
 8008830:	2b01      	cmp	r3, #1
 8008832:	bf14      	ite	ne
 8008834:	2301      	movne	r3, #1
 8008836:	2300      	moveq	r3, #0
 8008838:	b2db      	uxtb	r3, r3
 800883a:	2b00      	cmp	r3, #0
 800883c:	d001      	beq.n	8008842 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800883e:	2301      	movs	r3, #1
 8008840:	e05e      	b.n	8008900 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d104      	bne.n	8008852 <HAL_TIM_PWM_Start+0x82>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2202      	movs	r2, #2
 800884c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008850:	e013      	b.n	800887a <HAL_TIM_PWM_Start+0xaa>
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	2b04      	cmp	r3, #4
 8008856:	d104      	bne.n	8008862 <HAL_TIM_PWM_Start+0x92>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2202      	movs	r2, #2
 800885c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008860:	e00b      	b.n	800887a <HAL_TIM_PWM_Start+0xaa>
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	2b08      	cmp	r3, #8
 8008866:	d104      	bne.n	8008872 <HAL_TIM_PWM_Start+0xa2>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2202      	movs	r2, #2
 800886c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008870:	e003      	b.n	800887a <HAL_TIM_PWM_Start+0xaa>
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2202      	movs	r2, #2
 8008876:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	2201      	movs	r2, #1
 8008880:	6839      	ldr	r1, [r7, #0]
 8008882:	4618      	mov	r0, r3
 8008884:	f000 fea8 	bl	80095d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4a1e      	ldr	r2, [pc, #120]	@ (8008908 <HAL_TIM_PWM_Start+0x138>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d107      	bne.n	80088a2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80088a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a18      	ldr	r2, [pc, #96]	@ (8008908 <HAL_TIM_PWM_Start+0x138>)
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d00e      	beq.n	80088ca <HAL_TIM_PWM_Start+0xfa>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088b4:	d009      	beq.n	80088ca <HAL_TIM_PWM_Start+0xfa>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	4a14      	ldr	r2, [pc, #80]	@ (800890c <HAL_TIM_PWM_Start+0x13c>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d004      	beq.n	80088ca <HAL_TIM_PWM_Start+0xfa>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4a12      	ldr	r2, [pc, #72]	@ (8008910 <HAL_TIM_PWM_Start+0x140>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d111      	bne.n	80088ee <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	689b      	ldr	r3, [r3, #8]
 80088d0:	f003 0307 	and.w	r3, r3, #7
 80088d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	2b06      	cmp	r3, #6
 80088da:	d010      	beq.n	80088fe <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	681a      	ldr	r2, [r3, #0]
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f042 0201 	orr.w	r2, r2, #1
 80088ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80088ec:	e007      	b.n	80088fe <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	681a      	ldr	r2, [r3, #0]
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f042 0201 	orr.w	r2, r2, #1
 80088fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80088fe:	2300      	movs	r3, #0
}
 8008900:	4618      	mov	r0, r3
 8008902:	3710      	adds	r7, #16
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}
 8008908:	40012c00 	.word	0x40012c00
 800890c:	40000400 	.word	0x40000400
 8008910:	40000800 	.word	0x40000800

08008914 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b086      	sub	sp, #24
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
 800891c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d101      	bne.n	8008928 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008924:	2301      	movs	r3, #1
 8008926:	e093      	b.n	8008a50 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800892e:	b2db      	uxtb	r3, r3
 8008930:	2b00      	cmp	r3, #0
 8008932:	d106      	bne.n	8008942 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2200      	movs	r2, #0
 8008938:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800893c:	6878      	ldr	r0, [r7, #4]
 800893e:	f7fe f811 	bl	8006964 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2202      	movs	r2, #2
 8008946:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	689b      	ldr	r3, [r3, #8]
 8008950:	687a      	ldr	r2, [r7, #4]
 8008952:	6812      	ldr	r2, [r2, #0]
 8008954:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008958:	f023 0307 	bic.w	r3, r3, #7
 800895c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681a      	ldr	r2, [r3, #0]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	3304      	adds	r3, #4
 8008966:	4619      	mov	r1, r3
 8008968:	4610      	mov	r0, r2
 800896a:	f000 fba9 	bl	80090c0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	689b      	ldr	r3, [r3, #8]
 8008974:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	699b      	ldr	r3, [r3, #24]
 800897c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	6a1b      	ldr	r3, [r3, #32]
 8008984:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	697a      	ldr	r2, [r7, #20]
 800898c:	4313      	orrs	r3, r2
 800898e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008990:	693b      	ldr	r3, [r7, #16]
 8008992:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008996:	f023 0303 	bic.w	r3, r3, #3
 800899a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	689a      	ldr	r2, [r3, #8]
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	699b      	ldr	r3, [r3, #24]
 80089a4:	021b      	lsls	r3, r3, #8
 80089a6:	4313      	orrs	r3, r2
 80089a8:	693a      	ldr	r2, [r7, #16]
 80089aa:	4313      	orrs	r3, r2
 80089ac:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80089b4:	f023 030c 	bic.w	r3, r3, #12
 80089b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80089ba:	693b      	ldr	r3, [r7, #16]
 80089bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80089c0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80089c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	68da      	ldr	r2, [r3, #12]
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	69db      	ldr	r3, [r3, #28]
 80089ce:	021b      	lsls	r3, r3, #8
 80089d0:	4313      	orrs	r3, r2
 80089d2:	693a      	ldr	r2, [r7, #16]
 80089d4:	4313      	orrs	r3, r2
 80089d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	691b      	ldr	r3, [r3, #16]
 80089dc:	011a      	lsls	r2, r3, #4
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	6a1b      	ldr	r3, [r3, #32]
 80089e2:	031b      	lsls	r3, r3, #12
 80089e4:	4313      	orrs	r3, r2
 80089e6:	693a      	ldr	r2, [r7, #16]
 80089e8:	4313      	orrs	r3, r2
 80089ea:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80089f2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	685a      	ldr	r2, [r3, #4]
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	695b      	ldr	r3, [r3, #20]
 80089fc:	011b      	lsls	r3, r3, #4
 80089fe:	4313      	orrs	r3, r2
 8008a00:	68fa      	ldr	r2, [r7, #12]
 8008a02:	4313      	orrs	r3, r2
 8008a04:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	697a      	ldr	r2, [r7, #20]
 8008a0c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	693a      	ldr	r2, [r7, #16]
 8008a14:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	68fa      	ldr	r2, [r7, #12]
 8008a1c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2201      	movs	r2, #1
 8008a22:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2201      	movs	r2, #1
 8008a2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2201      	movs	r2, #1
 8008a32:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2201      	movs	r2, #1
 8008a3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2201      	movs	r2, #1
 8008a42:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2201      	movs	r2, #1
 8008a4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008a4e:	2300      	movs	r3, #0
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3718      	adds	r7, #24
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}

08008a58 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b084      	sub	sp, #16
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008a68:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008a70:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008a78:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008a80:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d110      	bne.n	8008aaa <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a88:	7bfb      	ldrb	r3, [r7, #15]
 8008a8a:	2b01      	cmp	r3, #1
 8008a8c:	d102      	bne.n	8008a94 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008a8e:	7b7b      	ldrb	r3, [r7, #13]
 8008a90:	2b01      	cmp	r3, #1
 8008a92:	d001      	beq.n	8008a98 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008a94:	2301      	movs	r3, #1
 8008a96:	e069      	b.n	8008b6c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2202      	movs	r2, #2
 8008a9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2202      	movs	r2, #2
 8008aa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008aa8:	e031      	b.n	8008b0e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	2b04      	cmp	r3, #4
 8008aae:	d110      	bne.n	8008ad2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ab0:	7bbb      	ldrb	r3, [r7, #14]
 8008ab2:	2b01      	cmp	r3, #1
 8008ab4:	d102      	bne.n	8008abc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008ab6:	7b3b      	ldrb	r3, [r7, #12]
 8008ab8:	2b01      	cmp	r3, #1
 8008aba:	d001      	beq.n	8008ac0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008abc:	2301      	movs	r3, #1
 8008abe:	e055      	b.n	8008b6c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2202      	movs	r2, #2
 8008ac4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2202      	movs	r2, #2
 8008acc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008ad0:	e01d      	b.n	8008b0e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ad2:	7bfb      	ldrb	r3, [r7, #15]
 8008ad4:	2b01      	cmp	r3, #1
 8008ad6:	d108      	bne.n	8008aea <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ad8:	7bbb      	ldrb	r3, [r7, #14]
 8008ada:	2b01      	cmp	r3, #1
 8008adc:	d105      	bne.n	8008aea <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ade:	7b7b      	ldrb	r3, [r7, #13]
 8008ae0:	2b01      	cmp	r3, #1
 8008ae2:	d102      	bne.n	8008aea <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008ae4:	7b3b      	ldrb	r3, [r7, #12]
 8008ae6:	2b01      	cmp	r3, #1
 8008ae8:	d001      	beq.n	8008aee <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008aea:	2301      	movs	r3, #1
 8008aec:	e03e      	b.n	8008b6c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2202      	movs	r2, #2
 8008af2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2202      	movs	r2, #2
 8008afa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2202      	movs	r2, #2
 8008b02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2202      	movs	r2, #2
 8008b0a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d003      	beq.n	8008b1c <HAL_TIM_Encoder_Start+0xc4>
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	2b04      	cmp	r3, #4
 8008b18:	d008      	beq.n	8008b2c <HAL_TIM_Encoder_Start+0xd4>
 8008b1a:	e00f      	b.n	8008b3c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	2201      	movs	r2, #1
 8008b22:	2100      	movs	r1, #0
 8008b24:	4618      	mov	r0, r3
 8008b26:	f000 fd57 	bl	80095d8 <TIM_CCxChannelCmd>
      break;
 8008b2a:	e016      	b.n	8008b5a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	2201      	movs	r2, #1
 8008b32:	2104      	movs	r1, #4
 8008b34:	4618      	mov	r0, r3
 8008b36:	f000 fd4f 	bl	80095d8 <TIM_CCxChannelCmd>
      break;
 8008b3a:	e00e      	b.n	8008b5a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	2201      	movs	r2, #1
 8008b42:	2100      	movs	r1, #0
 8008b44:	4618      	mov	r0, r3
 8008b46:	f000 fd47 	bl	80095d8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	2201      	movs	r2, #1
 8008b50:	2104      	movs	r1, #4
 8008b52:	4618      	mov	r0, r3
 8008b54:	f000 fd40 	bl	80095d8 <TIM_CCxChannelCmd>
      break;
 8008b58:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	681a      	ldr	r2, [r3, #0]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f042 0201 	orr.w	r2, r2, #1
 8008b68:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008b6a:	2300      	movs	r3, #0
}
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	3710      	adds	r7, #16
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}

08008b74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b084      	sub	sp, #16
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	68db      	ldr	r3, [r3, #12]
 8008b82:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	691b      	ldr	r3, [r3, #16]
 8008b8a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	f003 0302 	and.w	r3, r3, #2
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d020      	beq.n	8008bd8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	f003 0302 	and.w	r3, r3, #2
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d01b      	beq.n	8008bd8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f06f 0202 	mvn.w	r2, #2
 8008ba8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2201      	movs	r2, #1
 8008bae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	699b      	ldr	r3, [r3, #24]
 8008bb6:	f003 0303 	and.w	r3, r3, #3
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d003      	beq.n	8008bc6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f000 fa63 	bl	800908a <HAL_TIM_IC_CaptureCallback>
 8008bc4:	e005      	b.n	8008bd2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f000 fa56 	bl	8009078 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 fa65 	bl	800909c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	f003 0304 	and.w	r3, r3, #4
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d020      	beq.n	8008c24 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f003 0304 	and.w	r3, r3, #4
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d01b      	beq.n	8008c24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f06f 0204 	mvn.w	r2, #4
 8008bf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2202      	movs	r2, #2
 8008bfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	699b      	ldr	r3, [r3, #24]
 8008c02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d003      	beq.n	8008c12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 fa3d 	bl	800908a <HAL_TIM_IC_CaptureCallback>
 8008c10:	e005      	b.n	8008c1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f000 fa30 	bl	8009078 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f000 fa3f 	bl	800909c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2200      	movs	r2, #0
 8008c22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	f003 0308 	and.w	r3, r3, #8
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d020      	beq.n	8008c70 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	f003 0308 	and.w	r3, r3, #8
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d01b      	beq.n	8008c70 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f06f 0208 	mvn.w	r2, #8
 8008c40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2204      	movs	r2, #4
 8008c46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	69db      	ldr	r3, [r3, #28]
 8008c4e:	f003 0303 	and.w	r3, r3, #3
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d003      	beq.n	8008c5e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f000 fa17 	bl	800908a <HAL_TIM_IC_CaptureCallback>
 8008c5c:	e005      	b.n	8008c6a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c5e:	6878      	ldr	r0, [r7, #4]
 8008c60:	f000 fa0a 	bl	8009078 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f000 fa19 	bl	800909c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	f003 0310 	and.w	r3, r3, #16
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d020      	beq.n	8008cbc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	f003 0310 	and.w	r3, r3, #16
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d01b      	beq.n	8008cbc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f06f 0210 	mvn.w	r2, #16
 8008c8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2208      	movs	r2, #8
 8008c92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	69db      	ldr	r3, [r3, #28]
 8008c9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d003      	beq.n	8008caa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f000 f9f1 	bl	800908a <HAL_TIM_IC_CaptureCallback>
 8008ca8:	e005      	b.n	8008cb6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008caa:	6878      	ldr	r0, [r7, #4]
 8008cac:	f000 f9e4 	bl	8009078 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f000 f9f3 	bl	800909c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	f003 0301 	and.w	r3, r3, #1
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d00c      	beq.n	8008ce0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	f003 0301 	and.w	r3, r3, #1
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d007      	beq.n	8008ce0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f06f 0201 	mvn.w	r2, #1
 8008cd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f000 f9c3 	bl	8009066 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008ce0:	68bb      	ldr	r3, [r7, #8]
 8008ce2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d00c      	beq.n	8008d04 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d007      	beq.n	8008d04 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008cfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f000 fd46 	bl	8009790 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d00c      	beq.n	8008d28 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d007      	beq.n	8008d28 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008d20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	f000 f9c3 	bl	80090ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	f003 0320 	and.w	r3, r3, #32
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d00c      	beq.n	8008d4c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	f003 0320 	and.w	r3, r3, #32
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d007      	beq.n	8008d4c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f06f 0220 	mvn.w	r2, #32
 8008d44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008d46:	6878      	ldr	r0, [r7, #4]
 8008d48:	f000 fd19 	bl	800977e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008d4c:	bf00      	nop
 8008d4e:	3710      	adds	r7, #16
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b086      	sub	sp, #24
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	60f8      	str	r0, [r7, #12]
 8008d5c:	60b9      	str	r1, [r7, #8]
 8008d5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d60:	2300      	movs	r3, #0
 8008d62:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d6a:	2b01      	cmp	r3, #1
 8008d6c:	d101      	bne.n	8008d72 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008d6e:	2302      	movs	r3, #2
 8008d70:	e0ae      	b.n	8008ed0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	2201      	movs	r2, #1
 8008d76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2b0c      	cmp	r3, #12
 8008d7e:	f200 809f 	bhi.w	8008ec0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008d82:	a201      	add	r2, pc, #4	@ (adr r2, 8008d88 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d88:	08008dbd 	.word	0x08008dbd
 8008d8c:	08008ec1 	.word	0x08008ec1
 8008d90:	08008ec1 	.word	0x08008ec1
 8008d94:	08008ec1 	.word	0x08008ec1
 8008d98:	08008dfd 	.word	0x08008dfd
 8008d9c:	08008ec1 	.word	0x08008ec1
 8008da0:	08008ec1 	.word	0x08008ec1
 8008da4:	08008ec1 	.word	0x08008ec1
 8008da8:	08008e3f 	.word	0x08008e3f
 8008dac:	08008ec1 	.word	0x08008ec1
 8008db0:	08008ec1 	.word	0x08008ec1
 8008db4:	08008ec1 	.word	0x08008ec1
 8008db8:	08008e7f 	.word	0x08008e7f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	68b9      	ldr	r1, [r7, #8]
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	f000 f9ea 	bl	800919c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	699a      	ldr	r2, [r3, #24]
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f042 0208 	orr.w	r2, r2, #8
 8008dd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	699a      	ldr	r2, [r3, #24]
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f022 0204 	bic.w	r2, r2, #4
 8008de6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	6999      	ldr	r1, [r3, #24]
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	691a      	ldr	r2, [r3, #16]
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	430a      	orrs	r2, r1
 8008df8:	619a      	str	r2, [r3, #24]
      break;
 8008dfa:	e064      	b.n	8008ec6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	68b9      	ldr	r1, [r7, #8]
 8008e02:	4618      	mov	r0, r3
 8008e04:	f000 fa30 	bl	8009268 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	699a      	ldr	r2, [r3, #24]
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008e16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	699a      	ldr	r2, [r3, #24]
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	6999      	ldr	r1, [r3, #24]
 8008e2e:	68bb      	ldr	r3, [r7, #8]
 8008e30:	691b      	ldr	r3, [r3, #16]
 8008e32:	021a      	lsls	r2, r3, #8
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	430a      	orrs	r2, r1
 8008e3a:	619a      	str	r2, [r3, #24]
      break;
 8008e3c:	e043      	b.n	8008ec6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	68b9      	ldr	r1, [r7, #8]
 8008e44:	4618      	mov	r0, r3
 8008e46:	f000 fa79 	bl	800933c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	69da      	ldr	r2, [r3, #28]
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f042 0208 	orr.w	r2, r2, #8
 8008e58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	69da      	ldr	r2, [r3, #28]
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f022 0204 	bic.w	r2, r2, #4
 8008e68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	69d9      	ldr	r1, [r3, #28]
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	691a      	ldr	r2, [r3, #16]
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	430a      	orrs	r2, r1
 8008e7a:	61da      	str	r2, [r3, #28]
      break;
 8008e7c:	e023      	b.n	8008ec6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	68b9      	ldr	r1, [r7, #8]
 8008e84:	4618      	mov	r0, r3
 8008e86:	f000 fac3 	bl	8009410 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	69da      	ldr	r2, [r3, #28]
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008e98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	69da      	ldr	r2, [r3, #28]
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008ea8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	69d9      	ldr	r1, [r3, #28]
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	691b      	ldr	r3, [r3, #16]
 8008eb4:	021a      	lsls	r2, r3, #8
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	430a      	orrs	r2, r1
 8008ebc:	61da      	str	r2, [r3, #28]
      break;
 8008ebe:	e002      	b.n	8008ec6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	75fb      	strb	r3, [r7, #23]
      break;
 8008ec4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008ece:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3718      	adds	r7, #24
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}

08008ed8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b084      	sub	sp, #16
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
 8008ee0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008eec:	2b01      	cmp	r3, #1
 8008eee:	d101      	bne.n	8008ef4 <HAL_TIM_ConfigClockSource+0x1c>
 8008ef0:	2302      	movs	r3, #2
 8008ef2:	e0b4      	b.n	800905e <HAL_TIM_ConfigClockSource+0x186>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2202      	movs	r2, #2
 8008f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	689b      	ldr	r3, [r3, #8]
 8008f0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008f12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008f1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	68ba      	ldr	r2, [r7, #8]
 8008f22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f2c:	d03e      	beq.n	8008fac <HAL_TIM_ConfigClockSource+0xd4>
 8008f2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f32:	f200 8087 	bhi.w	8009044 <HAL_TIM_ConfigClockSource+0x16c>
 8008f36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f3a:	f000 8086 	beq.w	800904a <HAL_TIM_ConfigClockSource+0x172>
 8008f3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f42:	d87f      	bhi.n	8009044 <HAL_TIM_ConfigClockSource+0x16c>
 8008f44:	2b70      	cmp	r3, #112	@ 0x70
 8008f46:	d01a      	beq.n	8008f7e <HAL_TIM_ConfigClockSource+0xa6>
 8008f48:	2b70      	cmp	r3, #112	@ 0x70
 8008f4a:	d87b      	bhi.n	8009044 <HAL_TIM_ConfigClockSource+0x16c>
 8008f4c:	2b60      	cmp	r3, #96	@ 0x60
 8008f4e:	d050      	beq.n	8008ff2 <HAL_TIM_ConfigClockSource+0x11a>
 8008f50:	2b60      	cmp	r3, #96	@ 0x60
 8008f52:	d877      	bhi.n	8009044 <HAL_TIM_ConfigClockSource+0x16c>
 8008f54:	2b50      	cmp	r3, #80	@ 0x50
 8008f56:	d03c      	beq.n	8008fd2 <HAL_TIM_ConfigClockSource+0xfa>
 8008f58:	2b50      	cmp	r3, #80	@ 0x50
 8008f5a:	d873      	bhi.n	8009044 <HAL_TIM_ConfigClockSource+0x16c>
 8008f5c:	2b40      	cmp	r3, #64	@ 0x40
 8008f5e:	d058      	beq.n	8009012 <HAL_TIM_ConfigClockSource+0x13a>
 8008f60:	2b40      	cmp	r3, #64	@ 0x40
 8008f62:	d86f      	bhi.n	8009044 <HAL_TIM_ConfigClockSource+0x16c>
 8008f64:	2b30      	cmp	r3, #48	@ 0x30
 8008f66:	d064      	beq.n	8009032 <HAL_TIM_ConfigClockSource+0x15a>
 8008f68:	2b30      	cmp	r3, #48	@ 0x30
 8008f6a:	d86b      	bhi.n	8009044 <HAL_TIM_ConfigClockSource+0x16c>
 8008f6c:	2b20      	cmp	r3, #32
 8008f6e:	d060      	beq.n	8009032 <HAL_TIM_ConfigClockSource+0x15a>
 8008f70:	2b20      	cmp	r3, #32
 8008f72:	d867      	bhi.n	8009044 <HAL_TIM_ConfigClockSource+0x16c>
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d05c      	beq.n	8009032 <HAL_TIM_ConfigClockSource+0x15a>
 8008f78:	2b10      	cmp	r3, #16
 8008f7a:	d05a      	beq.n	8009032 <HAL_TIM_ConfigClockSource+0x15a>
 8008f7c:	e062      	b.n	8009044 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008f8e:	f000 fb04 	bl	800959a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	689b      	ldr	r3, [r3, #8]
 8008f98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008f9a:	68bb      	ldr	r3, [r7, #8]
 8008f9c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008fa0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	68ba      	ldr	r2, [r7, #8]
 8008fa8:	609a      	str	r2, [r3, #8]
      break;
 8008faa:	e04f      	b.n	800904c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008fbc:	f000 faed 	bl	800959a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	689a      	ldr	r2, [r3, #8]
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008fce:	609a      	str	r2, [r3, #8]
      break;
 8008fd0:	e03c      	b.n	800904c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008fde:	461a      	mov	r2, r3
 8008fe0:	f000 fa64 	bl	80094ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	2150      	movs	r1, #80	@ 0x50
 8008fea:	4618      	mov	r0, r3
 8008fec:	f000 fabb 	bl	8009566 <TIM_ITRx_SetConfig>
      break;
 8008ff0:	e02c      	b.n	800904c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008ffe:	461a      	mov	r2, r3
 8009000:	f000 fa82 	bl	8009508 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	2160      	movs	r1, #96	@ 0x60
 800900a:	4618      	mov	r0, r3
 800900c:	f000 faab 	bl	8009566 <TIM_ITRx_SetConfig>
      break;
 8009010:	e01c      	b.n	800904c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800901e:	461a      	mov	r2, r3
 8009020:	f000 fa44 	bl	80094ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	2140      	movs	r1, #64	@ 0x40
 800902a:	4618      	mov	r0, r3
 800902c:	f000 fa9b 	bl	8009566 <TIM_ITRx_SetConfig>
      break;
 8009030:	e00c      	b.n	800904c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681a      	ldr	r2, [r3, #0]
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	4619      	mov	r1, r3
 800903c:	4610      	mov	r0, r2
 800903e:	f000 fa92 	bl	8009566 <TIM_ITRx_SetConfig>
      break;
 8009042:	e003      	b.n	800904c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009044:	2301      	movs	r3, #1
 8009046:	73fb      	strb	r3, [r7, #15]
      break;
 8009048:	e000      	b.n	800904c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800904a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2201      	movs	r2, #1
 8009050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2200      	movs	r2, #0
 8009058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800905c:	7bfb      	ldrb	r3, [r7, #15]
}
 800905e:	4618      	mov	r0, r3
 8009060:	3710      	adds	r7, #16
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}

08009066 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009066:	b480      	push	{r7}
 8009068:	b083      	sub	sp, #12
 800906a:	af00      	add	r7, sp, #0
 800906c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800906e:	bf00      	nop
 8009070:	370c      	adds	r7, #12
 8009072:	46bd      	mov	sp, r7
 8009074:	bc80      	pop	{r7}
 8009076:	4770      	bx	lr

08009078 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009078:	b480      	push	{r7}
 800907a:	b083      	sub	sp, #12
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009080:	bf00      	nop
 8009082:	370c      	adds	r7, #12
 8009084:	46bd      	mov	sp, r7
 8009086:	bc80      	pop	{r7}
 8009088:	4770      	bx	lr

0800908a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800908a:	b480      	push	{r7}
 800908c:	b083      	sub	sp, #12
 800908e:	af00      	add	r7, sp, #0
 8009090:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009092:	bf00      	nop
 8009094:	370c      	adds	r7, #12
 8009096:	46bd      	mov	sp, r7
 8009098:	bc80      	pop	{r7}
 800909a:	4770      	bx	lr

0800909c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800909c:	b480      	push	{r7}
 800909e:	b083      	sub	sp, #12
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80090a4:	bf00      	nop
 80090a6:	370c      	adds	r7, #12
 80090a8:	46bd      	mov	sp, r7
 80090aa:	bc80      	pop	{r7}
 80090ac:	4770      	bx	lr

080090ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80090ae:	b480      	push	{r7}
 80090b0:	b083      	sub	sp, #12
 80090b2:	af00      	add	r7, sp, #0
 80090b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80090b6:	bf00      	nop
 80090b8:	370c      	adds	r7, #12
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bc80      	pop	{r7}
 80090be:	4770      	bx	lr

080090c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b085      	sub	sp, #20
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	4a2f      	ldr	r2, [pc, #188]	@ (8009190 <TIM_Base_SetConfig+0xd0>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d00b      	beq.n	80090f0 <TIM_Base_SetConfig+0x30>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090de:	d007      	beq.n	80090f0 <TIM_Base_SetConfig+0x30>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	4a2c      	ldr	r2, [pc, #176]	@ (8009194 <TIM_Base_SetConfig+0xd4>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d003      	beq.n	80090f0 <TIM_Base_SetConfig+0x30>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	4a2b      	ldr	r2, [pc, #172]	@ (8009198 <TIM_Base_SetConfig+0xd8>)
 80090ec:	4293      	cmp	r3, r2
 80090ee:	d108      	bne.n	8009102 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	685b      	ldr	r3, [r3, #4]
 80090fc:	68fa      	ldr	r2, [r7, #12]
 80090fe:	4313      	orrs	r3, r2
 8009100:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	4a22      	ldr	r2, [pc, #136]	@ (8009190 <TIM_Base_SetConfig+0xd0>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d00b      	beq.n	8009122 <TIM_Base_SetConfig+0x62>
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009110:	d007      	beq.n	8009122 <TIM_Base_SetConfig+0x62>
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	4a1f      	ldr	r2, [pc, #124]	@ (8009194 <TIM_Base_SetConfig+0xd4>)
 8009116:	4293      	cmp	r3, r2
 8009118:	d003      	beq.n	8009122 <TIM_Base_SetConfig+0x62>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	4a1e      	ldr	r2, [pc, #120]	@ (8009198 <TIM_Base_SetConfig+0xd8>)
 800911e:	4293      	cmp	r3, r2
 8009120:	d108      	bne.n	8009134 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009128:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	68db      	ldr	r3, [r3, #12]
 800912e:	68fa      	ldr	r2, [r7, #12]
 8009130:	4313      	orrs	r3, r2
 8009132:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	695b      	ldr	r3, [r3, #20]
 800913e:	4313      	orrs	r3, r2
 8009140:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	68fa      	ldr	r2, [r7, #12]
 8009146:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	689a      	ldr	r2, [r3, #8]
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	681a      	ldr	r2, [r3, #0]
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	4a0d      	ldr	r2, [pc, #52]	@ (8009190 <TIM_Base_SetConfig+0xd0>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d103      	bne.n	8009168 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	691a      	ldr	r2, [r3, #16]
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2201      	movs	r2, #1
 800916c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	691b      	ldr	r3, [r3, #16]
 8009172:	f003 0301 	and.w	r3, r3, #1
 8009176:	2b00      	cmp	r3, #0
 8009178:	d005      	beq.n	8009186 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	691b      	ldr	r3, [r3, #16]
 800917e:	f023 0201 	bic.w	r2, r3, #1
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	611a      	str	r2, [r3, #16]
  }
}
 8009186:	bf00      	nop
 8009188:	3714      	adds	r7, #20
 800918a:	46bd      	mov	sp, r7
 800918c:	bc80      	pop	{r7}
 800918e:	4770      	bx	lr
 8009190:	40012c00 	.word	0x40012c00
 8009194:	40000400 	.word	0x40000400
 8009198:	40000800 	.word	0x40000800

0800919c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800919c:	b480      	push	{r7}
 800919e:	b087      	sub	sp, #28
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
 80091a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6a1b      	ldr	r3, [r3, #32]
 80091aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6a1b      	ldr	r3, [r3, #32]
 80091b0:	f023 0201 	bic.w	r2, r3, #1
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	685b      	ldr	r3, [r3, #4]
 80091bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	699b      	ldr	r3, [r3, #24]
 80091c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	f023 0303 	bic.w	r3, r3, #3
 80091d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	68fa      	ldr	r2, [r7, #12]
 80091da:	4313      	orrs	r3, r2
 80091dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80091de:	697b      	ldr	r3, [r7, #20]
 80091e0:	f023 0302 	bic.w	r3, r3, #2
 80091e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	689b      	ldr	r3, [r3, #8]
 80091ea:	697a      	ldr	r2, [r7, #20]
 80091ec:	4313      	orrs	r3, r2
 80091ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	4a1c      	ldr	r2, [pc, #112]	@ (8009264 <TIM_OC1_SetConfig+0xc8>)
 80091f4:	4293      	cmp	r3, r2
 80091f6:	d10c      	bne.n	8009212 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80091f8:	697b      	ldr	r3, [r7, #20]
 80091fa:	f023 0308 	bic.w	r3, r3, #8
 80091fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	68db      	ldr	r3, [r3, #12]
 8009204:	697a      	ldr	r2, [r7, #20]
 8009206:	4313      	orrs	r3, r2
 8009208:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	f023 0304 	bic.w	r3, r3, #4
 8009210:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	4a13      	ldr	r2, [pc, #76]	@ (8009264 <TIM_OC1_SetConfig+0xc8>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d111      	bne.n	800923e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009220:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009228:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	695b      	ldr	r3, [r3, #20]
 800922e:	693a      	ldr	r2, [r7, #16]
 8009230:	4313      	orrs	r3, r2
 8009232:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	699b      	ldr	r3, [r3, #24]
 8009238:	693a      	ldr	r2, [r7, #16]
 800923a:	4313      	orrs	r3, r2
 800923c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	693a      	ldr	r2, [r7, #16]
 8009242:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	68fa      	ldr	r2, [r7, #12]
 8009248:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	685a      	ldr	r2, [r3, #4]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	697a      	ldr	r2, [r7, #20]
 8009256:	621a      	str	r2, [r3, #32]
}
 8009258:	bf00      	nop
 800925a:	371c      	adds	r7, #28
 800925c:	46bd      	mov	sp, r7
 800925e:	bc80      	pop	{r7}
 8009260:	4770      	bx	lr
 8009262:	bf00      	nop
 8009264:	40012c00 	.word	0x40012c00

08009268 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009268:	b480      	push	{r7}
 800926a:	b087      	sub	sp, #28
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
 8009270:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6a1b      	ldr	r3, [r3, #32]
 8009276:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	6a1b      	ldr	r3, [r3, #32]
 800927c:	f023 0210 	bic.w	r2, r3, #16
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	699b      	ldr	r3, [r3, #24]
 800928e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009296:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800929e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	021b      	lsls	r3, r3, #8
 80092a6:	68fa      	ldr	r2, [r7, #12]
 80092a8:	4313      	orrs	r3, r2
 80092aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80092ac:	697b      	ldr	r3, [r7, #20]
 80092ae:	f023 0320 	bic.w	r3, r3, #32
 80092b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	689b      	ldr	r3, [r3, #8]
 80092b8:	011b      	lsls	r3, r3, #4
 80092ba:	697a      	ldr	r2, [r7, #20]
 80092bc:	4313      	orrs	r3, r2
 80092be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	4a1d      	ldr	r2, [pc, #116]	@ (8009338 <TIM_OC2_SetConfig+0xd0>)
 80092c4:	4293      	cmp	r3, r2
 80092c6:	d10d      	bne.n	80092e4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80092ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	68db      	ldr	r3, [r3, #12]
 80092d4:	011b      	lsls	r3, r3, #4
 80092d6:	697a      	ldr	r2, [r7, #20]
 80092d8:	4313      	orrs	r3, r2
 80092da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80092dc:	697b      	ldr	r3, [r7, #20]
 80092de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80092e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	4a14      	ldr	r2, [pc, #80]	@ (8009338 <TIM_OC2_SetConfig+0xd0>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d113      	bne.n	8009314 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80092f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80092f4:	693b      	ldr	r3, [r7, #16]
 80092f6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80092fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	695b      	ldr	r3, [r3, #20]
 8009300:	009b      	lsls	r3, r3, #2
 8009302:	693a      	ldr	r2, [r7, #16]
 8009304:	4313      	orrs	r3, r2
 8009306:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	699b      	ldr	r3, [r3, #24]
 800930c:	009b      	lsls	r3, r3, #2
 800930e:	693a      	ldr	r2, [r7, #16]
 8009310:	4313      	orrs	r3, r2
 8009312:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	693a      	ldr	r2, [r7, #16]
 8009318:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	68fa      	ldr	r2, [r7, #12]
 800931e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	685a      	ldr	r2, [r3, #4]
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	697a      	ldr	r2, [r7, #20]
 800932c:	621a      	str	r2, [r3, #32]
}
 800932e:	bf00      	nop
 8009330:	371c      	adds	r7, #28
 8009332:	46bd      	mov	sp, r7
 8009334:	bc80      	pop	{r7}
 8009336:	4770      	bx	lr
 8009338:	40012c00 	.word	0x40012c00

0800933c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800933c:	b480      	push	{r7}
 800933e:	b087      	sub	sp, #28
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
 8009344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6a1b      	ldr	r3, [r3, #32]
 800934a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6a1b      	ldr	r3, [r3, #32]
 8009350:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	685b      	ldr	r3, [r3, #4]
 800935c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	69db      	ldr	r3, [r3, #28]
 8009362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800936a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	f023 0303 	bic.w	r3, r3, #3
 8009372:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	68fa      	ldr	r2, [r7, #12]
 800937a:	4313      	orrs	r3, r2
 800937c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800937e:	697b      	ldr	r3, [r7, #20]
 8009380:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009384:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	689b      	ldr	r3, [r3, #8]
 800938a:	021b      	lsls	r3, r3, #8
 800938c:	697a      	ldr	r2, [r7, #20]
 800938e:	4313      	orrs	r3, r2
 8009390:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	4a1d      	ldr	r2, [pc, #116]	@ (800940c <TIM_OC3_SetConfig+0xd0>)
 8009396:	4293      	cmp	r3, r2
 8009398:	d10d      	bne.n	80093b6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80093a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	68db      	ldr	r3, [r3, #12]
 80093a6:	021b      	lsls	r3, r3, #8
 80093a8:	697a      	ldr	r2, [r7, #20]
 80093aa:	4313      	orrs	r3, r2
 80093ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80093b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	4a14      	ldr	r2, [pc, #80]	@ (800940c <TIM_OC3_SetConfig+0xd0>)
 80093ba:	4293      	cmp	r3, r2
 80093bc:	d113      	bne.n	80093e6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80093c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80093c6:	693b      	ldr	r3, [r7, #16]
 80093c8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80093cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	695b      	ldr	r3, [r3, #20]
 80093d2:	011b      	lsls	r3, r3, #4
 80093d4:	693a      	ldr	r2, [r7, #16]
 80093d6:	4313      	orrs	r3, r2
 80093d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	699b      	ldr	r3, [r3, #24]
 80093de:	011b      	lsls	r3, r3, #4
 80093e0:	693a      	ldr	r2, [r7, #16]
 80093e2:	4313      	orrs	r3, r2
 80093e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	693a      	ldr	r2, [r7, #16]
 80093ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	68fa      	ldr	r2, [r7, #12]
 80093f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	685a      	ldr	r2, [r3, #4]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	697a      	ldr	r2, [r7, #20]
 80093fe:	621a      	str	r2, [r3, #32]
}
 8009400:	bf00      	nop
 8009402:	371c      	adds	r7, #28
 8009404:	46bd      	mov	sp, r7
 8009406:	bc80      	pop	{r7}
 8009408:	4770      	bx	lr
 800940a:	bf00      	nop
 800940c:	40012c00 	.word	0x40012c00

08009410 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009410:	b480      	push	{r7}
 8009412:	b087      	sub	sp, #28
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
 8009418:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	6a1b      	ldr	r3, [r3, #32]
 800941e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6a1b      	ldr	r3, [r3, #32]
 8009424:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	685b      	ldr	r3, [r3, #4]
 8009430:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	69db      	ldr	r3, [r3, #28]
 8009436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800943e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009446:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	021b      	lsls	r3, r3, #8
 800944e:	68fa      	ldr	r2, [r7, #12]
 8009450:	4313      	orrs	r3, r2
 8009452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009454:	693b      	ldr	r3, [r7, #16]
 8009456:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800945a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	689b      	ldr	r3, [r3, #8]
 8009460:	031b      	lsls	r3, r3, #12
 8009462:	693a      	ldr	r2, [r7, #16]
 8009464:	4313      	orrs	r3, r2
 8009466:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	4a0f      	ldr	r2, [pc, #60]	@ (80094a8 <TIM_OC4_SetConfig+0x98>)
 800946c:	4293      	cmp	r3, r2
 800946e:	d109      	bne.n	8009484 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009470:	697b      	ldr	r3, [r7, #20]
 8009472:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009476:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	695b      	ldr	r3, [r3, #20]
 800947c:	019b      	lsls	r3, r3, #6
 800947e:	697a      	ldr	r2, [r7, #20]
 8009480:	4313      	orrs	r3, r2
 8009482:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	697a      	ldr	r2, [r7, #20]
 8009488:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	68fa      	ldr	r2, [r7, #12]
 800948e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	685a      	ldr	r2, [r3, #4]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	693a      	ldr	r2, [r7, #16]
 800949c:	621a      	str	r2, [r3, #32]
}
 800949e:	bf00      	nop
 80094a0:	371c      	adds	r7, #28
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bc80      	pop	{r7}
 80094a6:	4770      	bx	lr
 80094a8:	40012c00 	.word	0x40012c00

080094ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80094ac:	b480      	push	{r7}
 80094ae:	b087      	sub	sp, #28
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	60f8      	str	r0, [r7, #12]
 80094b4:	60b9      	str	r1, [r7, #8]
 80094b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	6a1b      	ldr	r3, [r3, #32]
 80094bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	6a1b      	ldr	r3, [r3, #32]
 80094c2:	f023 0201 	bic.w	r2, r3, #1
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	699b      	ldr	r3, [r3, #24]
 80094ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80094d0:	693b      	ldr	r3, [r7, #16]
 80094d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80094d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	011b      	lsls	r3, r3, #4
 80094dc:	693a      	ldr	r2, [r7, #16]
 80094de:	4313      	orrs	r3, r2
 80094e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80094e2:	697b      	ldr	r3, [r7, #20]
 80094e4:	f023 030a 	bic.w	r3, r3, #10
 80094e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80094ea:	697a      	ldr	r2, [r7, #20]
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	4313      	orrs	r3, r2
 80094f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	693a      	ldr	r2, [r7, #16]
 80094f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	697a      	ldr	r2, [r7, #20]
 80094fc:	621a      	str	r2, [r3, #32]
}
 80094fe:	bf00      	nop
 8009500:	371c      	adds	r7, #28
 8009502:	46bd      	mov	sp, r7
 8009504:	bc80      	pop	{r7}
 8009506:	4770      	bx	lr

08009508 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009508:	b480      	push	{r7}
 800950a:	b087      	sub	sp, #28
 800950c:	af00      	add	r7, sp, #0
 800950e:	60f8      	str	r0, [r7, #12]
 8009510:	60b9      	str	r1, [r7, #8]
 8009512:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	6a1b      	ldr	r3, [r3, #32]
 8009518:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	6a1b      	ldr	r3, [r3, #32]
 800951e:	f023 0210 	bic.w	r2, r3, #16
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	699b      	ldr	r3, [r3, #24]
 800952a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800952c:	693b      	ldr	r3, [r7, #16]
 800952e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009532:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	031b      	lsls	r3, r3, #12
 8009538:	693a      	ldr	r2, [r7, #16]
 800953a:	4313      	orrs	r3, r2
 800953c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800953e:	697b      	ldr	r3, [r7, #20]
 8009540:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009544:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009546:	68bb      	ldr	r3, [r7, #8]
 8009548:	011b      	lsls	r3, r3, #4
 800954a:	697a      	ldr	r2, [r7, #20]
 800954c:	4313      	orrs	r3, r2
 800954e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	693a      	ldr	r2, [r7, #16]
 8009554:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	697a      	ldr	r2, [r7, #20]
 800955a:	621a      	str	r2, [r3, #32]
}
 800955c:	bf00      	nop
 800955e:	371c      	adds	r7, #28
 8009560:	46bd      	mov	sp, r7
 8009562:	bc80      	pop	{r7}
 8009564:	4770      	bx	lr

08009566 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009566:	b480      	push	{r7}
 8009568:	b085      	sub	sp, #20
 800956a:	af00      	add	r7, sp, #0
 800956c:	6078      	str	r0, [r7, #4]
 800956e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	689b      	ldr	r3, [r3, #8]
 8009574:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800957c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800957e:	683a      	ldr	r2, [r7, #0]
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	4313      	orrs	r3, r2
 8009584:	f043 0307 	orr.w	r3, r3, #7
 8009588:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	68fa      	ldr	r2, [r7, #12]
 800958e:	609a      	str	r2, [r3, #8]
}
 8009590:	bf00      	nop
 8009592:	3714      	adds	r7, #20
 8009594:	46bd      	mov	sp, r7
 8009596:	bc80      	pop	{r7}
 8009598:	4770      	bx	lr

0800959a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800959a:	b480      	push	{r7}
 800959c:	b087      	sub	sp, #28
 800959e:	af00      	add	r7, sp, #0
 80095a0:	60f8      	str	r0, [r7, #12]
 80095a2:	60b9      	str	r1, [r7, #8]
 80095a4:	607a      	str	r2, [r7, #4]
 80095a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	689b      	ldr	r3, [r3, #8]
 80095ac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80095ae:	697b      	ldr	r3, [r7, #20]
 80095b0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80095b4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	021a      	lsls	r2, r3, #8
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	431a      	orrs	r2, r3
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	4313      	orrs	r3, r2
 80095c2:	697a      	ldr	r2, [r7, #20]
 80095c4:	4313      	orrs	r3, r2
 80095c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	697a      	ldr	r2, [r7, #20]
 80095cc:	609a      	str	r2, [r3, #8]
}
 80095ce:	bf00      	nop
 80095d0:	371c      	adds	r7, #28
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bc80      	pop	{r7}
 80095d6:	4770      	bx	lr

080095d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80095d8:	b480      	push	{r7}
 80095da:	b087      	sub	sp, #28
 80095dc:	af00      	add	r7, sp, #0
 80095de:	60f8      	str	r0, [r7, #12]
 80095e0:	60b9      	str	r1, [r7, #8]
 80095e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	f003 031f 	and.w	r3, r3, #31
 80095ea:	2201      	movs	r2, #1
 80095ec:	fa02 f303 	lsl.w	r3, r2, r3
 80095f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	6a1a      	ldr	r2, [r3, #32]
 80095f6:	697b      	ldr	r3, [r7, #20]
 80095f8:	43db      	mvns	r3, r3
 80095fa:	401a      	ands	r2, r3
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	6a1a      	ldr	r2, [r3, #32]
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	f003 031f 	and.w	r3, r3, #31
 800960a:	6879      	ldr	r1, [r7, #4]
 800960c:	fa01 f303 	lsl.w	r3, r1, r3
 8009610:	431a      	orrs	r2, r3
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	621a      	str	r2, [r3, #32]
}
 8009616:	bf00      	nop
 8009618:	371c      	adds	r7, #28
 800961a:	46bd      	mov	sp, r7
 800961c:	bc80      	pop	{r7}
 800961e:	4770      	bx	lr

08009620 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009620:	b480      	push	{r7}
 8009622:	b085      	sub	sp, #20
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
 8009628:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009630:	2b01      	cmp	r3, #1
 8009632:	d101      	bne.n	8009638 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009634:	2302      	movs	r3, #2
 8009636:	e046      	b.n	80096c6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2201      	movs	r2, #1
 800963c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2202      	movs	r2, #2
 8009644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	685b      	ldr	r3, [r3, #4]
 800964e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	689b      	ldr	r3, [r3, #8]
 8009656:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800965e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	68fa      	ldr	r2, [r7, #12]
 8009666:	4313      	orrs	r3, r2
 8009668:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	68fa      	ldr	r2, [r7, #12]
 8009670:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	4a16      	ldr	r2, [pc, #88]	@ (80096d0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8009678:	4293      	cmp	r3, r2
 800967a:	d00e      	beq.n	800969a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009684:	d009      	beq.n	800969a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	4a12      	ldr	r2, [pc, #72]	@ (80096d4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800968c:	4293      	cmp	r3, r2
 800968e:	d004      	beq.n	800969a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	4a10      	ldr	r2, [pc, #64]	@ (80096d8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8009696:	4293      	cmp	r3, r2
 8009698:	d10c      	bne.n	80096b4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	685b      	ldr	r3, [r3, #4]
 80096a6:	68ba      	ldr	r2, [r7, #8]
 80096a8:	4313      	orrs	r3, r2
 80096aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	68ba      	ldr	r2, [r7, #8]
 80096b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2201      	movs	r2, #1
 80096b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2200      	movs	r2, #0
 80096c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80096c4:	2300      	movs	r3, #0
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3714      	adds	r7, #20
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bc80      	pop	{r7}
 80096ce:	4770      	bx	lr
 80096d0:	40012c00 	.word	0x40012c00
 80096d4:	40000400 	.word	0x40000400
 80096d8:	40000800 	.word	0x40000800

080096dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80096dc:	b480      	push	{r7}
 80096de:	b085      	sub	sp, #20
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
 80096e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80096e6:	2300      	movs	r3, #0
 80096e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80096f0:	2b01      	cmp	r3, #1
 80096f2:	d101      	bne.n	80096f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80096f4:	2302      	movs	r3, #2
 80096f6:	e03d      	b.n	8009774 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2201      	movs	r2, #1
 80096fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	68db      	ldr	r3, [r3, #12]
 800970a:	4313      	orrs	r3, r2
 800970c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	689b      	ldr	r3, [r3, #8]
 8009718:	4313      	orrs	r3, r2
 800971a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009722:	683b      	ldr	r3, [r7, #0]
 8009724:	685b      	ldr	r3, [r3, #4]
 8009726:	4313      	orrs	r3, r2
 8009728:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	4313      	orrs	r3, r2
 8009736:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	691b      	ldr	r3, [r3, #16]
 8009742:	4313      	orrs	r3, r2
 8009744:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	695b      	ldr	r3, [r3, #20]
 8009750:	4313      	orrs	r3, r2
 8009752:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	69db      	ldr	r3, [r3, #28]
 800975e:	4313      	orrs	r3, r2
 8009760:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	68fa      	ldr	r2, [r7, #12]
 8009768:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2200      	movs	r2, #0
 800976e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009772:	2300      	movs	r3, #0
}
 8009774:	4618      	mov	r0, r3
 8009776:	3714      	adds	r7, #20
 8009778:	46bd      	mov	sp, r7
 800977a:	bc80      	pop	{r7}
 800977c:	4770      	bx	lr

0800977e <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800977e:	b480      	push	{r7}
 8009780:	b083      	sub	sp, #12
 8009782:	af00      	add	r7, sp, #0
 8009784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009786:	bf00      	nop
 8009788:	370c      	adds	r7, #12
 800978a:	46bd      	mov	sp, r7
 800978c:	bc80      	pop	{r7}
 800978e:	4770      	bx	lr

08009790 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009790:	b480      	push	{r7}
 8009792:	b083      	sub	sp, #12
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009798:	bf00      	nop
 800979a:	370c      	adds	r7, #12
 800979c:	46bd      	mov	sp, r7
 800979e:	bc80      	pop	{r7}
 80097a0:	4770      	bx	lr

080097a2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80097a2:	b580      	push	{r7, lr}
 80097a4:	b082      	sub	sp, #8
 80097a6:	af00      	add	r7, sp, #0
 80097a8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d101      	bne.n	80097b4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80097b0:	2301      	movs	r3, #1
 80097b2:	e042      	b.n	800983a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097ba:	b2db      	uxtb	r3, r3
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d106      	bne.n	80097ce <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2200      	movs	r2, #0
 80097c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f7fd f9b9 	bl	8006b40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2224      	movs	r2, #36	@ 0x24
 80097d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	68da      	ldr	r2, [r3, #12]
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80097e4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80097e6:	6878      	ldr	r0, [r7, #4]
 80097e8:	f000 fdb8 	bl	800a35c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	691a      	ldr	r2, [r3, #16]
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80097fa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	695a      	ldr	r2, [r3, #20]
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800980a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	68da      	ldr	r2, [r3, #12]
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800981a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2200      	movs	r2, #0
 8009820:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2220      	movs	r2, #32
 8009826:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	2220      	movs	r2, #32
 800982e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2200      	movs	r2, #0
 8009836:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009838:	2300      	movs	r3, #0
}
 800983a:	4618      	mov	r0, r3
 800983c:	3708      	adds	r7, #8
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}

08009842 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009842:	b580      	push	{r7, lr}
 8009844:	b08a      	sub	sp, #40	@ 0x28
 8009846:	af02      	add	r7, sp, #8
 8009848:	60f8      	str	r0, [r7, #12]
 800984a:	60b9      	str	r1, [r7, #8]
 800984c:	603b      	str	r3, [r7, #0]
 800984e:	4613      	mov	r3, r2
 8009850:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009852:	2300      	movs	r3, #0
 8009854:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800985c:	b2db      	uxtb	r3, r3
 800985e:	2b20      	cmp	r3, #32
 8009860:	d175      	bne.n	800994e <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009862:	68bb      	ldr	r3, [r7, #8]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d002      	beq.n	800986e <HAL_UART_Transmit+0x2c>
 8009868:	88fb      	ldrh	r3, [r7, #6]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d101      	bne.n	8009872 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800986e:	2301      	movs	r3, #1
 8009870:	e06e      	b.n	8009950 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	2200      	movs	r2, #0
 8009876:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2221      	movs	r2, #33	@ 0x21
 800987c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009880:	f7fd fa30 	bl	8006ce4 <HAL_GetTick>
 8009884:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	88fa      	ldrh	r2, [r7, #6]
 800988a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	88fa      	ldrh	r2, [r7, #6]
 8009890:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800989a:	d108      	bne.n	80098ae <HAL_UART_Transmit+0x6c>
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	691b      	ldr	r3, [r3, #16]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d104      	bne.n	80098ae <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80098a4:	2300      	movs	r3, #0
 80098a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	61bb      	str	r3, [r7, #24]
 80098ac:	e003      	b.n	80098b6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80098ae:	68bb      	ldr	r3, [r7, #8]
 80098b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80098b2:	2300      	movs	r3, #0
 80098b4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80098b6:	e02e      	b.n	8009916 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	9300      	str	r3, [sp, #0]
 80098bc:	697b      	ldr	r3, [r7, #20]
 80098be:	2200      	movs	r2, #0
 80098c0:	2180      	movs	r1, #128	@ 0x80
 80098c2:	68f8      	ldr	r0, [r7, #12]
 80098c4:	f000 fb1d 	bl	8009f02 <UART_WaitOnFlagUntilTimeout>
 80098c8:	4603      	mov	r3, r0
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d005      	beq.n	80098da <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	2220      	movs	r2, #32
 80098d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80098d6:	2303      	movs	r3, #3
 80098d8:	e03a      	b.n	8009950 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80098da:	69fb      	ldr	r3, [r7, #28]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d10b      	bne.n	80098f8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80098e0:	69bb      	ldr	r3, [r7, #24]
 80098e2:	881b      	ldrh	r3, [r3, #0]
 80098e4:	461a      	mov	r2, r3
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80098ee:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80098f0:	69bb      	ldr	r3, [r7, #24]
 80098f2:	3302      	adds	r3, #2
 80098f4:	61bb      	str	r3, [r7, #24]
 80098f6:	e007      	b.n	8009908 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80098f8:	69fb      	ldr	r3, [r7, #28]
 80098fa:	781a      	ldrb	r2, [r3, #0]
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009902:	69fb      	ldr	r3, [r7, #28]
 8009904:	3301      	adds	r3, #1
 8009906:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800990c:	b29b      	uxth	r3, r3
 800990e:	3b01      	subs	r3, #1
 8009910:	b29a      	uxth	r2, r3
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800991a:	b29b      	uxth	r3, r3
 800991c:	2b00      	cmp	r3, #0
 800991e:	d1cb      	bne.n	80098b8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	9300      	str	r3, [sp, #0]
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	2200      	movs	r2, #0
 8009928:	2140      	movs	r1, #64	@ 0x40
 800992a:	68f8      	ldr	r0, [r7, #12]
 800992c:	f000 fae9 	bl	8009f02 <UART_WaitOnFlagUntilTimeout>
 8009930:	4603      	mov	r3, r0
 8009932:	2b00      	cmp	r3, #0
 8009934:	d005      	beq.n	8009942 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	2220      	movs	r2, #32
 800993a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800993e:	2303      	movs	r3, #3
 8009940:	e006      	b.n	8009950 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	2220      	movs	r2, #32
 8009946:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800994a:	2300      	movs	r3, #0
 800994c:	e000      	b.n	8009950 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800994e:	2302      	movs	r3, #2
  }
}
 8009950:	4618      	mov	r0, r3
 8009952:	3720      	adds	r7, #32
 8009954:	46bd      	mov	sp, r7
 8009956:	bd80      	pop	{r7, pc}

08009958 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b084      	sub	sp, #16
 800995c:	af00      	add	r7, sp, #0
 800995e:	60f8      	str	r0, [r7, #12]
 8009960:	60b9      	str	r1, [r7, #8]
 8009962:	4613      	mov	r3, r2
 8009964:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800996c:	b2db      	uxtb	r3, r3
 800996e:	2b20      	cmp	r3, #32
 8009970:	d112      	bne.n	8009998 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009972:	68bb      	ldr	r3, [r7, #8]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d002      	beq.n	800997e <HAL_UART_Receive_IT+0x26>
 8009978:	88fb      	ldrh	r3, [r7, #6]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d101      	bne.n	8009982 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800997e:	2301      	movs	r3, #1
 8009980:	e00b      	b.n	800999a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	2200      	movs	r2, #0
 8009986:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009988:	88fb      	ldrh	r3, [r7, #6]
 800998a:	461a      	mov	r2, r3
 800998c:	68b9      	ldr	r1, [r7, #8]
 800998e:	68f8      	ldr	r0, [r7, #12]
 8009990:	f000 fb10 	bl	8009fb4 <UART_Start_Receive_IT>
 8009994:	4603      	mov	r3, r0
 8009996:	e000      	b.n	800999a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009998:	2302      	movs	r3, #2
  }
}
 800999a:	4618      	mov	r0, r3
 800999c:	3710      	adds	r7, #16
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}
	...

080099a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b0ba      	sub	sp, #232	@ 0xe8
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	68db      	ldr	r3, [r3, #12]
 80099bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	695b      	ldr	r3, [r3, #20]
 80099c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80099ca:	2300      	movs	r3, #0
 80099cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80099d0:	2300      	movs	r3, #0
 80099d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80099d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099da:	f003 030f 	and.w	r3, r3, #15
 80099de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80099e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d10f      	bne.n	8009a0a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80099ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099ee:	f003 0320 	and.w	r3, r3, #32
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d009      	beq.n	8009a0a <HAL_UART_IRQHandler+0x66>
 80099f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099fa:	f003 0320 	and.w	r3, r3, #32
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d003      	beq.n	8009a0a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009a02:	6878      	ldr	r0, [r7, #4]
 8009a04:	f000 fbec 	bl	800a1e0 <UART_Receive_IT>
      return;
 8009a08:	e25b      	b.n	8009ec2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009a0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	f000 80de 	beq.w	8009bd0 <HAL_UART_IRQHandler+0x22c>
 8009a14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a18:	f003 0301 	and.w	r3, r3, #1
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d106      	bne.n	8009a2e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009a20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a24:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	f000 80d1 	beq.w	8009bd0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a32:	f003 0301 	and.w	r3, r3, #1
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d00b      	beq.n	8009a52 <HAL_UART_IRQHandler+0xae>
 8009a3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d005      	beq.n	8009a52 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a4a:	f043 0201 	orr.w	r2, r3, #1
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a56:	f003 0304 	and.w	r3, r3, #4
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d00b      	beq.n	8009a76 <HAL_UART_IRQHandler+0xd2>
 8009a5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a62:	f003 0301 	and.w	r3, r3, #1
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d005      	beq.n	8009a76 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a6e:	f043 0202 	orr.w	r2, r3, #2
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009a76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a7a:	f003 0302 	and.w	r3, r3, #2
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d00b      	beq.n	8009a9a <HAL_UART_IRQHandler+0xf6>
 8009a82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a86:	f003 0301 	and.w	r3, r3, #1
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d005      	beq.n	8009a9a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a92:	f043 0204 	orr.w	r2, r3, #4
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a9e:	f003 0308 	and.w	r3, r3, #8
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d011      	beq.n	8009aca <HAL_UART_IRQHandler+0x126>
 8009aa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009aaa:	f003 0320 	and.w	r3, r3, #32
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d105      	bne.n	8009abe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009ab2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009ab6:	f003 0301 	and.w	r3, r3, #1
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d005      	beq.n	8009aca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ac2:	f043 0208 	orr.w	r2, r3, #8
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	f000 81f2 	beq.w	8009eb8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009ad4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ad8:	f003 0320 	and.w	r3, r3, #32
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d008      	beq.n	8009af2 <HAL_UART_IRQHandler+0x14e>
 8009ae0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ae4:	f003 0320 	and.w	r3, r3, #32
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d002      	beq.n	8009af2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f000 fb77 	bl	800a1e0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	695b      	ldr	r3, [r3, #20]
 8009af8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	bf14      	ite	ne
 8009b00:	2301      	movne	r3, #1
 8009b02:	2300      	moveq	r3, #0
 8009b04:	b2db      	uxtb	r3, r3
 8009b06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b0e:	f003 0308 	and.w	r3, r3, #8
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d103      	bne.n	8009b1e <HAL_UART_IRQHandler+0x17a>
 8009b16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d04f      	beq.n	8009bbe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	f000 fa81 	bl	800a026 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	695b      	ldr	r3, [r3, #20]
 8009b2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d041      	beq.n	8009bb6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	3314      	adds	r3, #20
 8009b38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009b40:	e853 3f00 	ldrex	r3, [r3]
 8009b44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009b48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009b4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	3314      	adds	r3, #20
 8009b5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009b5e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009b62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009b6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009b6e:	e841 2300 	strex	r3, r2, [r1]
 8009b72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009b76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d1d9      	bne.n	8009b32 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d013      	beq.n	8009bae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b8a:	4a7e      	ldr	r2, [pc, #504]	@ (8009d84 <HAL_UART_IRQHandler+0x3e0>)
 8009b8c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b92:	4618      	mov	r0, r3
 8009b94:	f7fd fa1c 	bl	8006fd0 <HAL_DMA_Abort_IT>
 8009b98:	4603      	mov	r3, r0
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d016      	beq.n	8009bcc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ba4:	687a      	ldr	r2, [r7, #4]
 8009ba6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009ba8:	4610      	mov	r0, r2
 8009baa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bac:	e00e      	b.n	8009bcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f000 f993 	bl	8009eda <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bb4:	e00a      	b.n	8009bcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009bb6:	6878      	ldr	r0, [r7, #4]
 8009bb8:	f000 f98f 	bl	8009eda <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bbc:	e006      	b.n	8009bcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009bbe:	6878      	ldr	r0, [r7, #4]
 8009bc0:	f000 f98b 	bl	8009eda <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009bca:	e175      	b.n	8009eb8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bcc:	bf00      	nop
    return;
 8009bce:	e173      	b.n	8009eb8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bd4:	2b01      	cmp	r3, #1
 8009bd6:	f040 814f 	bne.w	8009e78 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009bda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bde:	f003 0310 	and.w	r3, r3, #16
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	f000 8148 	beq.w	8009e78 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009be8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009bec:	f003 0310 	and.w	r3, r3, #16
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	f000 8141 	beq.w	8009e78 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	60bb      	str	r3, [r7, #8]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	60bb      	str	r3, [r7, #8]
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	685b      	ldr	r3, [r3, #4]
 8009c08:	60bb      	str	r3, [r7, #8]
 8009c0a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	695b      	ldr	r3, [r3, #20]
 8009c12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	f000 80b6 	beq.w	8009d88 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	685b      	ldr	r3, [r3, #4]
 8009c24:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009c28:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	f000 8145 	beq.w	8009ebc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009c36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009c3a:	429a      	cmp	r2, r3
 8009c3c:	f080 813e 	bcs.w	8009ebc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009c46:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c4c:	699b      	ldr	r3, [r3, #24]
 8009c4e:	2b20      	cmp	r3, #32
 8009c50:	f000 8088 	beq.w	8009d64 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	330c      	adds	r3, #12
 8009c5a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009c62:	e853 3f00 	ldrex	r3, [r3]
 8009c66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009c6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009c6e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009c72:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	330c      	adds	r3, #12
 8009c7c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009c80:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009c84:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c88:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009c8c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009c90:	e841 2300 	strex	r3, r2, [r1]
 8009c94:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009c98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d1d9      	bne.n	8009c54 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	3314      	adds	r3, #20
 8009ca6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ca8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009caa:	e853 3f00 	ldrex	r3, [r3]
 8009cae:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009cb0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009cb2:	f023 0301 	bic.w	r3, r3, #1
 8009cb6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	3314      	adds	r3, #20
 8009cc0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009cc4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009cc8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cca:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009ccc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009cd0:	e841 2300 	strex	r3, r2, [r1]
 8009cd4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009cd6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d1e1      	bne.n	8009ca0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	3314      	adds	r3, #20
 8009ce2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ce4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009ce6:	e853 3f00 	ldrex	r3, [r3]
 8009cea:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009cec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009cee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009cf2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	3314      	adds	r3, #20
 8009cfc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009d00:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009d02:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d04:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009d06:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009d08:	e841 2300 	strex	r3, r2, [r1]
 8009d0c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009d0e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d1e3      	bne.n	8009cdc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2220      	movs	r2, #32
 8009d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	330c      	adds	r3, #12
 8009d28:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d2c:	e853 3f00 	ldrex	r3, [r3]
 8009d30:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009d32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d34:	f023 0310 	bic.w	r3, r3, #16
 8009d38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	330c      	adds	r3, #12
 8009d42:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009d46:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009d48:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d4a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009d4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009d4e:	e841 2300 	strex	r3, r2, [r1]
 8009d52:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009d54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d1e3      	bne.n	8009d22 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d5e:	4618      	mov	r0, r3
 8009d60:	f7fd f8fb 	bl	8006f5a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2202      	movs	r2, #2
 8009d68:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009d72:	b29b      	uxth	r3, r3
 8009d74:	1ad3      	subs	r3, r2, r3
 8009d76:	b29b      	uxth	r3, r3
 8009d78:	4619      	mov	r1, r3
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	f000 f8b6 	bl	8009eec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009d80:	e09c      	b.n	8009ebc <HAL_UART_IRQHandler+0x518>
 8009d82:	bf00      	nop
 8009d84:	0800a0eb 	.word	0x0800a0eb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009d90:	b29b      	uxth	r3, r3
 8009d92:	1ad3      	subs	r3, r2, r3
 8009d94:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009d9c:	b29b      	uxth	r3, r3
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	f000 808e 	beq.w	8009ec0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009da4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	f000 8089 	beq.w	8009ec0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	330c      	adds	r3, #12
 8009db4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009db8:	e853 3f00 	ldrex	r3, [r3]
 8009dbc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009dbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dc0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009dc4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	330c      	adds	r3, #12
 8009dce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009dd2:	647a      	str	r2, [r7, #68]	@ 0x44
 8009dd4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dd6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009dd8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009dda:	e841 2300 	strex	r3, r2, [r1]
 8009dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009de0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d1e3      	bne.n	8009dae <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	3314      	adds	r3, #20
 8009dec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009df0:	e853 3f00 	ldrex	r3, [r3]
 8009df4:	623b      	str	r3, [r7, #32]
   return(result);
 8009df6:	6a3b      	ldr	r3, [r7, #32]
 8009df8:	f023 0301 	bic.w	r3, r3, #1
 8009dfc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	3314      	adds	r3, #20
 8009e06:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009e0a:	633a      	str	r2, [r7, #48]	@ 0x30
 8009e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e12:	e841 2300 	strex	r3, r2, [r1]
 8009e16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d1e3      	bne.n	8009de6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2220      	movs	r2, #32
 8009e22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2200      	movs	r2, #0
 8009e2a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	330c      	adds	r3, #12
 8009e32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	e853 3f00 	ldrex	r3, [r3]
 8009e3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	f023 0310 	bic.w	r3, r3, #16
 8009e42:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	330c      	adds	r3, #12
 8009e4c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009e50:	61fa      	str	r2, [r7, #28]
 8009e52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e54:	69b9      	ldr	r1, [r7, #24]
 8009e56:	69fa      	ldr	r2, [r7, #28]
 8009e58:	e841 2300 	strex	r3, r2, [r1]
 8009e5c:	617b      	str	r3, [r7, #20]
   return(result);
 8009e5e:	697b      	ldr	r3, [r7, #20]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d1e3      	bne.n	8009e2c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2202      	movs	r2, #2
 8009e68:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009e6a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009e6e:	4619      	mov	r1, r3
 8009e70:	6878      	ldr	r0, [r7, #4]
 8009e72:	f000 f83b 	bl	8009eec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009e76:	e023      	b.n	8009ec0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009e78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d009      	beq.n	8009e98 <HAL_UART_IRQHandler+0x4f4>
 8009e84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d003      	beq.n	8009e98 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8009e90:	6878      	ldr	r0, [r7, #4]
 8009e92:	f000 f93e 	bl	800a112 <UART_Transmit_IT>
    return;
 8009e96:	e014      	b.n	8009ec2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009e98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d00e      	beq.n	8009ec2 <HAL_UART_IRQHandler+0x51e>
 8009ea4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d008      	beq.n	8009ec2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009eb0:	6878      	ldr	r0, [r7, #4]
 8009eb2:	f000 f97d 	bl	800a1b0 <UART_EndTransmit_IT>
    return;
 8009eb6:	e004      	b.n	8009ec2 <HAL_UART_IRQHandler+0x51e>
    return;
 8009eb8:	bf00      	nop
 8009eba:	e002      	b.n	8009ec2 <HAL_UART_IRQHandler+0x51e>
      return;
 8009ebc:	bf00      	nop
 8009ebe:	e000      	b.n	8009ec2 <HAL_UART_IRQHandler+0x51e>
      return;
 8009ec0:	bf00      	nop
  }
}
 8009ec2:	37e8      	adds	r7, #232	@ 0xe8
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}

08009ec8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ec8:	b480      	push	{r7}
 8009eca:	b083      	sub	sp, #12
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009ed0:	bf00      	nop
 8009ed2:	370c      	adds	r7, #12
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	bc80      	pop	{r7}
 8009ed8:	4770      	bx	lr

08009eda <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009eda:	b480      	push	{r7}
 8009edc:	b083      	sub	sp, #12
 8009ede:	af00      	add	r7, sp, #0
 8009ee0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009ee2:	bf00      	nop
 8009ee4:	370c      	adds	r7, #12
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	bc80      	pop	{r7}
 8009eea:	4770      	bx	lr

08009eec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009eec:	b480      	push	{r7}
 8009eee:	b083      	sub	sp, #12
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
 8009ef4:	460b      	mov	r3, r1
 8009ef6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009ef8:	bf00      	nop
 8009efa:	370c      	adds	r7, #12
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bc80      	pop	{r7}
 8009f00:	4770      	bx	lr

08009f02 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009f02:	b580      	push	{r7, lr}
 8009f04:	b086      	sub	sp, #24
 8009f06:	af00      	add	r7, sp, #0
 8009f08:	60f8      	str	r0, [r7, #12]
 8009f0a:	60b9      	str	r1, [r7, #8]
 8009f0c:	603b      	str	r3, [r7, #0]
 8009f0e:	4613      	mov	r3, r2
 8009f10:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f12:	e03b      	b.n	8009f8c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f14:	6a3b      	ldr	r3, [r7, #32]
 8009f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f1a:	d037      	beq.n	8009f8c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f1c:	f7fc fee2 	bl	8006ce4 <HAL_GetTick>
 8009f20:	4602      	mov	r2, r0
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	1ad3      	subs	r3, r2, r3
 8009f26:	6a3a      	ldr	r2, [r7, #32]
 8009f28:	429a      	cmp	r2, r3
 8009f2a:	d302      	bcc.n	8009f32 <UART_WaitOnFlagUntilTimeout+0x30>
 8009f2c:	6a3b      	ldr	r3, [r7, #32]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d101      	bne.n	8009f36 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009f32:	2303      	movs	r3, #3
 8009f34:	e03a      	b.n	8009fac <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	68db      	ldr	r3, [r3, #12]
 8009f3c:	f003 0304 	and.w	r3, r3, #4
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d023      	beq.n	8009f8c <UART_WaitOnFlagUntilTimeout+0x8a>
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	2b80      	cmp	r3, #128	@ 0x80
 8009f48:	d020      	beq.n	8009f8c <UART_WaitOnFlagUntilTimeout+0x8a>
 8009f4a:	68bb      	ldr	r3, [r7, #8]
 8009f4c:	2b40      	cmp	r3, #64	@ 0x40
 8009f4e:	d01d      	beq.n	8009f8c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	f003 0308 	and.w	r3, r3, #8
 8009f5a:	2b08      	cmp	r3, #8
 8009f5c:	d116      	bne.n	8009f8c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009f5e:	2300      	movs	r3, #0
 8009f60:	617b      	str	r3, [r7, #20]
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	617b      	str	r3, [r7, #20]
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	685b      	ldr	r3, [r3, #4]
 8009f70:	617b      	str	r3, [r7, #20]
 8009f72:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009f74:	68f8      	ldr	r0, [r7, #12]
 8009f76:	f000 f856 	bl	800a026 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	2208      	movs	r2, #8
 8009f7e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	2200      	movs	r2, #0
 8009f84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009f88:	2301      	movs	r3, #1
 8009f8a:	e00f      	b.n	8009fac <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	681a      	ldr	r2, [r3, #0]
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	4013      	ands	r3, r2
 8009f96:	68ba      	ldr	r2, [r7, #8]
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	bf0c      	ite	eq
 8009f9c:	2301      	moveq	r3, #1
 8009f9e:	2300      	movne	r3, #0
 8009fa0:	b2db      	uxtb	r3, r3
 8009fa2:	461a      	mov	r2, r3
 8009fa4:	79fb      	ldrb	r3, [r7, #7]
 8009fa6:	429a      	cmp	r2, r3
 8009fa8:	d0b4      	beq.n	8009f14 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009faa:	2300      	movs	r3, #0
}
 8009fac:	4618      	mov	r0, r3
 8009fae:	3718      	adds	r7, #24
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bd80      	pop	{r7, pc}

08009fb4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b085      	sub	sp, #20
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	60f8      	str	r0, [r7, #12]
 8009fbc:	60b9      	str	r1, [r7, #8]
 8009fbe:	4613      	mov	r3, r2
 8009fc0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	68ba      	ldr	r2, [r7, #8]
 8009fc6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	88fa      	ldrh	r2, [r7, #6]
 8009fcc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	88fa      	ldrh	r2, [r7, #6]
 8009fd2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	2222      	movs	r2, #34	@ 0x22
 8009fde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	691b      	ldr	r3, [r3, #16]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d007      	beq.n	8009ffa <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	68da      	ldr	r2, [r3, #12]
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009ff8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	695a      	ldr	r2, [r3, #20]
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	f042 0201 	orr.w	r2, r2, #1
 800a008:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	68da      	ldr	r2, [r3, #12]
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f042 0220 	orr.w	r2, r2, #32
 800a018:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a01a:	2300      	movs	r3, #0
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	3714      	adds	r7, #20
 800a020:	46bd      	mov	sp, r7
 800a022:	bc80      	pop	{r7}
 800a024:	4770      	bx	lr

0800a026 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a026:	b480      	push	{r7}
 800a028:	b095      	sub	sp, #84	@ 0x54
 800a02a:	af00      	add	r7, sp, #0
 800a02c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	330c      	adds	r3, #12
 800a034:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a038:	e853 3f00 	ldrex	r3, [r3]
 800a03c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a03e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a040:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a044:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	330c      	adds	r3, #12
 800a04c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a04e:	643a      	str	r2, [r7, #64]	@ 0x40
 800a050:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a052:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a054:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a056:	e841 2300 	strex	r3, r2, [r1]
 800a05a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a05c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d1e5      	bne.n	800a02e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	3314      	adds	r3, #20
 800a068:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a06a:	6a3b      	ldr	r3, [r7, #32]
 800a06c:	e853 3f00 	ldrex	r3, [r3]
 800a070:	61fb      	str	r3, [r7, #28]
   return(result);
 800a072:	69fb      	ldr	r3, [r7, #28]
 800a074:	f023 0301 	bic.w	r3, r3, #1
 800a078:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	3314      	adds	r3, #20
 800a080:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a082:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a084:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a086:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a088:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a08a:	e841 2300 	strex	r3, r2, [r1]
 800a08e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a092:	2b00      	cmp	r3, #0
 800a094:	d1e5      	bne.n	800a062 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a09a:	2b01      	cmp	r3, #1
 800a09c:	d119      	bne.n	800a0d2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	330c      	adds	r3, #12
 800a0a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	e853 3f00 	ldrex	r3, [r3]
 800a0ac:	60bb      	str	r3, [r7, #8]
   return(result);
 800a0ae:	68bb      	ldr	r3, [r7, #8]
 800a0b0:	f023 0310 	bic.w	r3, r3, #16
 800a0b4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	330c      	adds	r3, #12
 800a0bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a0be:	61ba      	str	r2, [r7, #24]
 800a0c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0c2:	6979      	ldr	r1, [r7, #20]
 800a0c4:	69ba      	ldr	r2, [r7, #24]
 800a0c6:	e841 2300 	strex	r3, r2, [r1]
 800a0ca:	613b      	str	r3, [r7, #16]
   return(result);
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d1e5      	bne.n	800a09e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2220      	movs	r2, #32
 800a0d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2200      	movs	r2, #0
 800a0de:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a0e0:	bf00      	nop
 800a0e2:	3754      	adds	r7, #84	@ 0x54
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bc80      	pop	{r7}
 800a0e8:	4770      	bx	lr

0800a0ea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a0ea:	b580      	push	{r7, lr}
 800a0ec:	b084      	sub	sp, #16
 800a0ee:	af00      	add	r7, sp, #0
 800a0f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	2200      	movs	r2, #0
 800a102:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a104:	68f8      	ldr	r0, [r7, #12]
 800a106:	f7ff fee8 	bl	8009eda <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a10a:	bf00      	nop
 800a10c:	3710      	adds	r7, #16
 800a10e:	46bd      	mov	sp, r7
 800a110:	bd80      	pop	{r7, pc}

0800a112 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a112:	b480      	push	{r7}
 800a114:	b085      	sub	sp, #20
 800a116:	af00      	add	r7, sp, #0
 800a118:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a120:	b2db      	uxtb	r3, r3
 800a122:	2b21      	cmp	r3, #33	@ 0x21
 800a124:	d13e      	bne.n	800a1a4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	689b      	ldr	r3, [r3, #8]
 800a12a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a12e:	d114      	bne.n	800a15a <UART_Transmit_IT+0x48>
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	691b      	ldr	r3, [r3, #16]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d110      	bne.n	800a15a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	6a1b      	ldr	r3, [r3, #32]
 800a13c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	881b      	ldrh	r3, [r3, #0]
 800a142:	461a      	mov	r2, r3
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a14c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	6a1b      	ldr	r3, [r3, #32]
 800a152:	1c9a      	adds	r2, r3, #2
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	621a      	str	r2, [r3, #32]
 800a158:	e008      	b.n	800a16c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	6a1b      	ldr	r3, [r3, #32]
 800a15e:	1c59      	adds	r1, r3, #1
 800a160:	687a      	ldr	r2, [r7, #4]
 800a162:	6211      	str	r1, [r2, #32]
 800a164:	781a      	ldrb	r2, [r3, #0]
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a170:	b29b      	uxth	r3, r3
 800a172:	3b01      	subs	r3, #1
 800a174:	b29b      	uxth	r3, r3
 800a176:	687a      	ldr	r2, [r7, #4]
 800a178:	4619      	mov	r1, r3
 800a17a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d10f      	bne.n	800a1a0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	68da      	ldr	r2, [r3, #12]
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a18e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	68da      	ldr	r2, [r3, #12]
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a19e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	e000      	b.n	800a1a6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a1a4:	2302      	movs	r3, #2
  }
}
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	3714      	adds	r7, #20
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	bc80      	pop	{r7}
 800a1ae:	4770      	bx	lr

0800a1b0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b082      	sub	sp, #8
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	68da      	ldr	r2, [r3, #12]
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a1c6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2220      	movs	r2, #32
 800a1cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f7ff fe79 	bl	8009ec8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a1d6:	2300      	movs	r3, #0
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	3708      	adds	r7, #8
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	bd80      	pop	{r7, pc}

0800a1e0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a1e0:	b580      	push	{r7, lr}
 800a1e2:	b08c      	sub	sp, #48	@ 0x30
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a1ee:	b2db      	uxtb	r3, r3
 800a1f0:	2b22      	cmp	r3, #34	@ 0x22
 800a1f2:	f040 80ae 	bne.w	800a352 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	689b      	ldr	r3, [r3, #8]
 800a1fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a1fe:	d117      	bne.n	800a230 <UART_Receive_IT+0x50>
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	691b      	ldr	r3, [r3, #16]
 800a204:	2b00      	cmp	r3, #0
 800a206:	d113      	bne.n	800a230 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a208:	2300      	movs	r3, #0
 800a20a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a210:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	685b      	ldr	r3, [r3, #4]
 800a218:	b29b      	uxth	r3, r3
 800a21a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a21e:	b29a      	uxth	r2, r3
 800a220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a222:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a228:	1c9a      	adds	r2, r3, #2
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	629a      	str	r2, [r3, #40]	@ 0x28
 800a22e:	e026      	b.n	800a27e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a234:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800a236:	2300      	movs	r3, #0
 800a238:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	689b      	ldr	r3, [r3, #8]
 800a23e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a242:	d007      	beq.n	800a254 <UART_Receive_IT+0x74>
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	689b      	ldr	r3, [r3, #8]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d10a      	bne.n	800a262 <UART_Receive_IT+0x82>
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	691b      	ldr	r3, [r3, #16]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d106      	bne.n	800a262 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	685b      	ldr	r3, [r3, #4]
 800a25a:	b2da      	uxtb	r2, r3
 800a25c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a25e:	701a      	strb	r2, [r3, #0]
 800a260:	e008      	b.n	800a274 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	685b      	ldr	r3, [r3, #4]
 800a268:	b2db      	uxtb	r3, r3
 800a26a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a26e:	b2da      	uxtb	r2, r3
 800a270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a272:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a278:	1c5a      	adds	r2, r3, #1
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a282:	b29b      	uxth	r3, r3
 800a284:	3b01      	subs	r3, #1
 800a286:	b29b      	uxth	r3, r3
 800a288:	687a      	ldr	r2, [r7, #4]
 800a28a:	4619      	mov	r1, r3
 800a28c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d15d      	bne.n	800a34e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	68da      	ldr	r2, [r3, #12]
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f022 0220 	bic.w	r2, r2, #32
 800a2a0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	68da      	ldr	r2, [r3, #12]
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a2b0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	695a      	ldr	r2, [r3, #20]
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	f022 0201 	bic.w	r2, r2, #1
 800a2c0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2220      	movs	r2, #32
 800a2c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2d4:	2b01      	cmp	r3, #1
 800a2d6:	d135      	bne.n	800a344 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2200      	movs	r2, #0
 800a2dc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	330c      	adds	r3, #12
 800a2e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2e6:	697b      	ldr	r3, [r7, #20]
 800a2e8:	e853 3f00 	ldrex	r3, [r3]
 800a2ec:	613b      	str	r3, [r7, #16]
   return(result);
 800a2ee:	693b      	ldr	r3, [r7, #16]
 800a2f0:	f023 0310 	bic.w	r3, r3, #16
 800a2f4:	627b      	str	r3, [r7, #36]	@ 0x24
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	330c      	adds	r3, #12
 800a2fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2fe:	623a      	str	r2, [r7, #32]
 800a300:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a302:	69f9      	ldr	r1, [r7, #28]
 800a304:	6a3a      	ldr	r2, [r7, #32]
 800a306:	e841 2300 	strex	r3, r2, [r1]
 800a30a:	61bb      	str	r3, [r7, #24]
   return(result);
 800a30c:	69bb      	ldr	r3, [r7, #24]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d1e5      	bne.n	800a2de <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f003 0310 	and.w	r3, r3, #16
 800a31c:	2b10      	cmp	r3, #16
 800a31e:	d10a      	bne.n	800a336 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a320:	2300      	movs	r3, #0
 800a322:	60fb      	str	r3, [r7, #12]
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	60fb      	str	r3, [r7, #12]
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	685b      	ldr	r3, [r3, #4]
 800a332:	60fb      	str	r3, [r7, #12]
 800a334:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a33a:	4619      	mov	r1, r3
 800a33c:	6878      	ldr	r0, [r7, #4]
 800a33e:	f7ff fdd5 	bl	8009eec <HAL_UARTEx_RxEventCallback>
 800a342:	e002      	b.n	800a34a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a344:	6878      	ldr	r0, [r7, #4]
 800a346:	f7fa ffbb 	bl	80052c0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a34a:	2300      	movs	r3, #0
 800a34c:	e002      	b.n	800a354 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a34e:	2300      	movs	r3, #0
 800a350:	e000      	b.n	800a354 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a352:	2302      	movs	r3, #2
  }
}
 800a354:	4618      	mov	r0, r3
 800a356:	3730      	adds	r7, #48	@ 0x30
 800a358:	46bd      	mov	sp, r7
 800a35a:	bd80      	pop	{r7, pc}

0800a35c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b084      	sub	sp, #16
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	691b      	ldr	r3, [r3, #16]
 800a36a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	68da      	ldr	r2, [r3, #12]
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	430a      	orrs	r2, r1
 800a378:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	689a      	ldr	r2, [r3, #8]
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	691b      	ldr	r3, [r3, #16]
 800a382:	431a      	orrs	r2, r3
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	695b      	ldr	r3, [r3, #20]
 800a388:	4313      	orrs	r3, r2
 800a38a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	68db      	ldr	r3, [r3, #12]
 800a392:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800a396:	f023 030c 	bic.w	r3, r3, #12
 800a39a:	687a      	ldr	r2, [r7, #4]
 800a39c:	6812      	ldr	r2, [r2, #0]
 800a39e:	68b9      	ldr	r1, [r7, #8]
 800a3a0:	430b      	orrs	r3, r1
 800a3a2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	695b      	ldr	r3, [r3, #20]
 800a3aa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	699a      	ldr	r2, [r3, #24]
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	430a      	orrs	r2, r1
 800a3b8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	4a2c      	ldr	r2, [pc, #176]	@ (800a470 <UART_SetConfig+0x114>)
 800a3c0:	4293      	cmp	r3, r2
 800a3c2:	d103      	bne.n	800a3cc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a3c4:	f7fe f8c2 	bl	800854c <HAL_RCC_GetPCLK2Freq>
 800a3c8:	60f8      	str	r0, [r7, #12]
 800a3ca:	e002      	b.n	800a3d2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a3cc:	f7fe f8aa 	bl	8008524 <HAL_RCC_GetPCLK1Freq>
 800a3d0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a3d2:	68fa      	ldr	r2, [r7, #12]
 800a3d4:	4613      	mov	r3, r2
 800a3d6:	009b      	lsls	r3, r3, #2
 800a3d8:	4413      	add	r3, r2
 800a3da:	009a      	lsls	r2, r3, #2
 800a3dc:	441a      	add	r2, r3
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	685b      	ldr	r3, [r3, #4]
 800a3e2:	009b      	lsls	r3, r3, #2
 800a3e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3e8:	4a22      	ldr	r2, [pc, #136]	@ (800a474 <UART_SetConfig+0x118>)
 800a3ea:	fba2 2303 	umull	r2, r3, r2, r3
 800a3ee:	095b      	lsrs	r3, r3, #5
 800a3f0:	0119      	lsls	r1, r3, #4
 800a3f2:	68fa      	ldr	r2, [r7, #12]
 800a3f4:	4613      	mov	r3, r2
 800a3f6:	009b      	lsls	r3, r3, #2
 800a3f8:	4413      	add	r3, r2
 800a3fa:	009a      	lsls	r2, r3, #2
 800a3fc:	441a      	add	r2, r3
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	685b      	ldr	r3, [r3, #4]
 800a402:	009b      	lsls	r3, r3, #2
 800a404:	fbb2 f2f3 	udiv	r2, r2, r3
 800a408:	4b1a      	ldr	r3, [pc, #104]	@ (800a474 <UART_SetConfig+0x118>)
 800a40a:	fba3 0302 	umull	r0, r3, r3, r2
 800a40e:	095b      	lsrs	r3, r3, #5
 800a410:	2064      	movs	r0, #100	@ 0x64
 800a412:	fb00 f303 	mul.w	r3, r0, r3
 800a416:	1ad3      	subs	r3, r2, r3
 800a418:	011b      	lsls	r3, r3, #4
 800a41a:	3332      	adds	r3, #50	@ 0x32
 800a41c:	4a15      	ldr	r2, [pc, #84]	@ (800a474 <UART_SetConfig+0x118>)
 800a41e:	fba2 2303 	umull	r2, r3, r2, r3
 800a422:	095b      	lsrs	r3, r3, #5
 800a424:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a428:	4419      	add	r1, r3
 800a42a:	68fa      	ldr	r2, [r7, #12]
 800a42c:	4613      	mov	r3, r2
 800a42e:	009b      	lsls	r3, r3, #2
 800a430:	4413      	add	r3, r2
 800a432:	009a      	lsls	r2, r3, #2
 800a434:	441a      	add	r2, r3
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	685b      	ldr	r3, [r3, #4]
 800a43a:	009b      	lsls	r3, r3, #2
 800a43c:	fbb2 f2f3 	udiv	r2, r2, r3
 800a440:	4b0c      	ldr	r3, [pc, #48]	@ (800a474 <UART_SetConfig+0x118>)
 800a442:	fba3 0302 	umull	r0, r3, r3, r2
 800a446:	095b      	lsrs	r3, r3, #5
 800a448:	2064      	movs	r0, #100	@ 0x64
 800a44a:	fb00 f303 	mul.w	r3, r0, r3
 800a44e:	1ad3      	subs	r3, r2, r3
 800a450:	011b      	lsls	r3, r3, #4
 800a452:	3332      	adds	r3, #50	@ 0x32
 800a454:	4a07      	ldr	r2, [pc, #28]	@ (800a474 <UART_SetConfig+0x118>)
 800a456:	fba2 2303 	umull	r2, r3, r2, r3
 800a45a:	095b      	lsrs	r3, r3, #5
 800a45c:	f003 020f 	and.w	r2, r3, #15
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	440a      	add	r2, r1
 800a466:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800a468:	bf00      	nop
 800a46a:	3710      	adds	r7, #16
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bd80      	pop	{r7, pc}
 800a470:	40013800 	.word	0x40013800
 800a474:	51eb851f 	.word	0x51eb851f

0800a478 <siprintf>:
 800a478:	b40e      	push	{r1, r2, r3}
 800a47a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a47e:	b510      	push	{r4, lr}
 800a480:	2400      	movs	r4, #0
 800a482:	b09d      	sub	sp, #116	@ 0x74
 800a484:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a486:	9002      	str	r0, [sp, #8]
 800a488:	9006      	str	r0, [sp, #24]
 800a48a:	9107      	str	r1, [sp, #28]
 800a48c:	9104      	str	r1, [sp, #16]
 800a48e:	4809      	ldr	r0, [pc, #36]	@ (800a4b4 <siprintf+0x3c>)
 800a490:	4909      	ldr	r1, [pc, #36]	@ (800a4b8 <siprintf+0x40>)
 800a492:	f853 2b04 	ldr.w	r2, [r3], #4
 800a496:	9105      	str	r1, [sp, #20]
 800a498:	6800      	ldr	r0, [r0, #0]
 800a49a:	a902      	add	r1, sp, #8
 800a49c:	9301      	str	r3, [sp, #4]
 800a49e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a4a0:	f000 f9c0 	bl	800a824 <_svfiprintf_r>
 800a4a4:	9b02      	ldr	r3, [sp, #8]
 800a4a6:	701c      	strb	r4, [r3, #0]
 800a4a8:	b01d      	add	sp, #116	@ 0x74
 800a4aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4ae:	b003      	add	sp, #12
 800a4b0:	4770      	bx	lr
 800a4b2:	bf00      	nop
 800a4b4:	20000048 	.word	0x20000048
 800a4b8:	ffff0208 	.word	0xffff0208

0800a4bc <memcmp>:
 800a4bc:	b510      	push	{r4, lr}
 800a4be:	3901      	subs	r1, #1
 800a4c0:	4402      	add	r2, r0
 800a4c2:	4290      	cmp	r0, r2
 800a4c4:	d101      	bne.n	800a4ca <memcmp+0xe>
 800a4c6:	2000      	movs	r0, #0
 800a4c8:	e005      	b.n	800a4d6 <memcmp+0x1a>
 800a4ca:	7803      	ldrb	r3, [r0, #0]
 800a4cc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a4d0:	42a3      	cmp	r3, r4
 800a4d2:	d001      	beq.n	800a4d8 <memcmp+0x1c>
 800a4d4:	1b18      	subs	r0, r3, r4
 800a4d6:	bd10      	pop	{r4, pc}
 800a4d8:	3001      	adds	r0, #1
 800a4da:	e7f2      	b.n	800a4c2 <memcmp+0x6>

0800a4dc <memset>:
 800a4dc:	4603      	mov	r3, r0
 800a4de:	4402      	add	r2, r0
 800a4e0:	4293      	cmp	r3, r2
 800a4e2:	d100      	bne.n	800a4e6 <memset+0xa>
 800a4e4:	4770      	bx	lr
 800a4e6:	f803 1b01 	strb.w	r1, [r3], #1
 800a4ea:	e7f9      	b.n	800a4e0 <memset+0x4>

0800a4ec <strcat>:
 800a4ec:	4602      	mov	r2, r0
 800a4ee:	b510      	push	{r4, lr}
 800a4f0:	7814      	ldrb	r4, [r2, #0]
 800a4f2:	4613      	mov	r3, r2
 800a4f4:	3201      	adds	r2, #1
 800a4f6:	2c00      	cmp	r4, #0
 800a4f8:	d1fa      	bne.n	800a4f0 <strcat+0x4>
 800a4fa:	3b01      	subs	r3, #1
 800a4fc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a500:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a504:	2a00      	cmp	r2, #0
 800a506:	d1f9      	bne.n	800a4fc <strcat+0x10>
 800a508:	bd10      	pop	{r4, pc}
	...

0800a50c <__errno>:
 800a50c:	4b01      	ldr	r3, [pc, #4]	@ (800a514 <__errno+0x8>)
 800a50e:	6818      	ldr	r0, [r3, #0]
 800a510:	4770      	bx	lr
 800a512:	bf00      	nop
 800a514:	20000048 	.word	0x20000048

0800a518 <__libc_init_array>:
 800a518:	b570      	push	{r4, r5, r6, lr}
 800a51a:	2600      	movs	r6, #0
 800a51c:	4d0c      	ldr	r5, [pc, #48]	@ (800a550 <__libc_init_array+0x38>)
 800a51e:	4c0d      	ldr	r4, [pc, #52]	@ (800a554 <__libc_init_array+0x3c>)
 800a520:	1b64      	subs	r4, r4, r5
 800a522:	10a4      	asrs	r4, r4, #2
 800a524:	42a6      	cmp	r6, r4
 800a526:	d109      	bne.n	800a53c <__libc_init_array+0x24>
 800a528:	f002 f812 	bl	800c550 <_init>
 800a52c:	2600      	movs	r6, #0
 800a52e:	4d0a      	ldr	r5, [pc, #40]	@ (800a558 <__libc_init_array+0x40>)
 800a530:	4c0a      	ldr	r4, [pc, #40]	@ (800a55c <__libc_init_array+0x44>)
 800a532:	1b64      	subs	r4, r4, r5
 800a534:	10a4      	asrs	r4, r4, #2
 800a536:	42a6      	cmp	r6, r4
 800a538:	d105      	bne.n	800a546 <__libc_init_array+0x2e>
 800a53a:	bd70      	pop	{r4, r5, r6, pc}
 800a53c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a540:	4798      	blx	r3
 800a542:	3601      	adds	r6, #1
 800a544:	e7ee      	b.n	800a524 <__libc_init_array+0xc>
 800a546:	f855 3b04 	ldr.w	r3, [r5], #4
 800a54a:	4798      	blx	r3
 800a54c:	3601      	adds	r6, #1
 800a54e:	e7f2      	b.n	800a536 <__libc_init_array+0x1e>
 800a550:	0800d9f8 	.word	0x0800d9f8
 800a554:	0800d9f8 	.word	0x0800d9f8
 800a558:	0800d9f8 	.word	0x0800d9f8
 800a55c:	0800d9fc 	.word	0x0800d9fc

0800a560 <__retarget_lock_acquire_recursive>:
 800a560:	4770      	bx	lr

0800a562 <__retarget_lock_release_recursive>:
 800a562:	4770      	bx	lr

0800a564 <memcpy>:
 800a564:	440a      	add	r2, r1
 800a566:	4291      	cmp	r1, r2
 800a568:	f100 33ff 	add.w	r3, r0, #4294967295
 800a56c:	d100      	bne.n	800a570 <memcpy+0xc>
 800a56e:	4770      	bx	lr
 800a570:	b510      	push	{r4, lr}
 800a572:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a576:	4291      	cmp	r1, r2
 800a578:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a57c:	d1f9      	bne.n	800a572 <memcpy+0xe>
 800a57e:	bd10      	pop	{r4, pc}

0800a580 <_free_r>:
 800a580:	b538      	push	{r3, r4, r5, lr}
 800a582:	4605      	mov	r5, r0
 800a584:	2900      	cmp	r1, #0
 800a586:	d040      	beq.n	800a60a <_free_r+0x8a>
 800a588:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a58c:	1f0c      	subs	r4, r1, #4
 800a58e:	2b00      	cmp	r3, #0
 800a590:	bfb8      	it	lt
 800a592:	18e4      	addlt	r4, r4, r3
 800a594:	f000 f8de 	bl	800a754 <__malloc_lock>
 800a598:	4a1c      	ldr	r2, [pc, #112]	@ (800a60c <_free_r+0x8c>)
 800a59a:	6813      	ldr	r3, [r2, #0]
 800a59c:	b933      	cbnz	r3, 800a5ac <_free_r+0x2c>
 800a59e:	6063      	str	r3, [r4, #4]
 800a5a0:	6014      	str	r4, [r2, #0]
 800a5a2:	4628      	mov	r0, r5
 800a5a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a5a8:	f000 b8da 	b.w	800a760 <__malloc_unlock>
 800a5ac:	42a3      	cmp	r3, r4
 800a5ae:	d908      	bls.n	800a5c2 <_free_r+0x42>
 800a5b0:	6820      	ldr	r0, [r4, #0]
 800a5b2:	1821      	adds	r1, r4, r0
 800a5b4:	428b      	cmp	r3, r1
 800a5b6:	bf01      	itttt	eq
 800a5b8:	6819      	ldreq	r1, [r3, #0]
 800a5ba:	685b      	ldreq	r3, [r3, #4]
 800a5bc:	1809      	addeq	r1, r1, r0
 800a5be:	6021      	streq	r1, [r4, #0]
 800a5c0:	e7ed      	b.n	800a59e <_free_r+0x1e>
 800a5c2:	461a      	mov	r2, r3
 800a5c4:	685b      	ldr	r3, [r3, #4]
 800a5c6:	b10b      	cbz	r3, 800a5cc <_free_r+0x4c>
 800a5c8:	42a3      	cmp	r3, r4
 800a5ca:	d9fa      	bls.n	800a5c2 <_free_r+0x42>
 800a5cc:	6811      	ldr	r1, [r2, #0]
 800a5ce:	1850      	adds	r0, r2, r1
 800a5d0:	42a0      	cmp	r0, r4
 800a5d2:	d10b      	bne.n	800a5ec <_free_r+0x6c>
 800a5d4:	6820      	ldr	r0, [r4, #0]
 800a5d6:	4401      	add	r1, r0
 800a5d8:	1850      	adds	r0, r2, r1
 800a5da:	4283      	cmp	r3, r0
 800a5dc:	6011      	str	r1, [r2, #0]
 800a5de:	d1e0      	bne.n	800a5a2 <_free_r+0x22>
 800a5e0:	6818      	ldr	r0, [r3, #0]
 800a5e2:	685b      	ldr	r3, [r3, #4]
 800a5e4:	4408      	add	r0, r1
 800a5e6:	6010      	str	r0, [r2, #0]
 800a5e8:	6053      	str	r3, [r2, #4]
 800a5ea:	e7da      	b.n	800a5a2 <_free_r+0x22>
 800a5ec:	d902      	bls.n	800a5f4 <_free_r+0x74>
 800a5ee:	230c      	movs	r3, #12
 800a5f0:	602b      	str	r3, [r5, #0]
 800a5f2:	e7d6      	b.n	800a5a2 <_free_r+0x22>
 800a5f4:	6820      	ldr	r0, [r4, #0]
 800a5f6:	1821      	adds	r1, r4, r0
 800a5f8:	428b      	cmp	r3, r1
 800a5fa:	bf01      	itttt	eq
 800a5fc:	6819      	ldreq	r1, [r3, #0]
 800a5fe:	685b      	ldreq	r3, [r3, #4]
 800a600:	1809      	addeq	r1, r1, r0
 800a602:	6021      	streq	r1, [r4, #0]
 800a604:	6063      	str	r3, [r4, #4]
 800a606:	6054      	str	r4, [r2, #4]
 800a608:	e7cb      	b.n	800a5a2 <_free_r+0x22>
 800a60a:	bd38      	pop	{r3, r4, r5, pc}
 800a60c:	200008c0 	.word	0x200008c0

0800a610 <sbrk_aligned>:
 800a610:	b570      	push	{r4, r5, r6, lr}
 800a612:	4e0f      	ldr	r6, [pc, #60]	@ (800a650 <sbrk_aligned+0x40>)
 800a614:	460c      	mov	r4, r1
 800a616:	6831      	ldr	r1, [r6, #0]
 800a618:	4605      	mov	r5, r0
 800a61a:	b911      	cbnz	r1, 800a622 <sbrk_aligned+0x12>
 800a61c:	f000 fba8 	bl	800ad70 <_sbrk_r>
 800a620:	6030      	str	r0, [r6, #0]
 800a622:	4621      	mov	r1, r4
 800a624:	4628      	mov	r0, r5
 800a626:	f000 fba3 	bl	800ad70 <_sbrk_r>
 800a62a:	1c43      	adds	r3, r0, #1
 800a62c:	d103      	bne.n	800a636 <sbrk_aligned+0x26>
 800a62e:	f04f 34ff 	mov.w	r4, #4294967295
 800a632:	4620      	mov	r0, r4
 800a634:	bd70      	pop	{r4, r5, r6, pc}
 800a636:	1cc4      	adds	r4, r0, #3
 800a638:	f024 0403 	bic.w	r4, r4, #3
 800a63c:	42a0      	cmp	r0, r4
 800a63e:	d0f8      	beq.n	800a632 <sbrk_aligned+0x22>
 800a640:	1a21      	subs	r1, r4, r0
 800a642:	4628      	mov	r0, r5
 800a644:	f000 fb94 	bl	800ad70 <_sbrk_r>
 800a648:	3001      	adds	r0, #1
 800a64a:	d1f2      	bne.n	800a632 <sbrk_aligned+0x22>
 800a64c:	e7ef      	b.n	800a62e <sbrk_aligned+0x1e>
 800a64e:	bf00      	nop
 800a650:	200008bc 	.word	0x200008bc

0800a654 <_malloc_r>:
 800a654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a658:	1ccd      	adds	r5, r1, #3
 800a65a:	f025 0503 	bic.w	r5, r5, #3
 800a65e:	3508      	adds	r5, #8
 800a660:	2d0c      	cmp	r5, #12
 800a662:	bf38      	it	cc
 800a664:	250c      	movcc	r5, #12
 800a666:	2d00      	cmp	r5, #0
 800a668:	4606      	mov	r6, r0
 800a66a:	db01      	blt.n	800a670 <_malloc_r+0x1c>
 800a66c:	42a9      	cmp	r1, r5
 800a66e:	d904      	bls.n	800a67a <_malloc_r+0x26>
 800a670:	230c      	movs	r3, #12
 800a672:	6033      	str	r3, [r6, #0]
 800a674:	2000      	movs	r0, #0
 800a676:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a67a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a750 <_malloc_r+0xfc>
 800a67e:	f000 f869 	bl	800a754 <__malloc_lock>
 800a682:	f8d8 3000 	ldr.w	r3, [r8]
 800a686:	461c      	mov	r4, r3
 800a688:	bb44      	cbnz	r4, 800a6dc <_malloc_r+0x88>
 800a68a:	4629      	mov	r1, r5
 800a68c:	4630      	mov	r0, r6
 800a68e:	f7ff ffbf 	bl	800a610 <sbrk_aligned>
 800a692:	1c43      	adds	r3, r0, #1
 800a694:	4604      	mov	r4, r0
 800a696:	d158      	bne.n	800a74a <_malloc_r+0xf6>
 800a698:	f8d8 4000 	ldr.w	r4, [r8]
 800a69c:	4627      	mov	r7, r4
 800a69e:	2f00      	cmp	r7, #0
 800a6a0:	d143      	bne.n	800a72a <_malloc_r+0xd6>
 800a6a2:	2c00      	cmp	r4, #0
 800a6a4:	d04b      	beq.n	800a73e <_malloc_r+0xea>
 800a6a6:	6823      	ldr	r3, [r4, #0]
 800a6a8:	4639      	mov	r1, r7
 800a6aa:	4630      	mov	r0, r6
 800a6ac:	eb04 0903 	add.w	r9, r4, r3
 800a6b0:	f000 fb5e 	bl	800ad70 <_sbrk_r>
 800a6b4:	4581      	cmp	r9, r0
 800a6b6:	d142      	bne.n	800a73e <_malloc_r+0xea>
 800a6b8:	6821      	ldr	r1, [r4, #0]
 800a6ba:	4630      	mov	r0, r6
 800a6bc:	1a6d      	subs	r5, r5, r1
 800a6be:	4629      	mov	r1, r5
 800a6c0:	f7ff ffa6 	bl	800a610 <sbrk_aligned>
 800a6c4:	3001      	adds	r0, #1
 800a6c6:	d03a      	beq.n	800a73e <_malloc_r+0xea>
 800a6c8:	6823      	ldr	r3, [r4, #0]
 800a6ca:	442b      	add	r3, r5
 800a6cc:	6023      	str	r3, [r4, #0]
 800a6ce:	f8d8 3000 	ldr.w	r3, [r8]
 800a6d2:	685a      	ldr	r2, [r3, #4]
 800a6d4:	bb62      	cbnz	r2, 800a730 <_malloc_r+0xdc>
 800a6d6:	f8c8 7000 	str.w	r7, [r8]
 800a6da:	e00f      	b.n	800a6fc <_malloc_r+0xa8>
 800a6dc:	6822      	ldr	r2, [r4, #0]
 800a6de:	1b52      	subs	r2, r2, r5
 800a6e0:	d420      	bmi.n	800a724 <_malloc_r+0xd0>
 800a6e2:	2a0b      	cmp	r2, #11
 800a6e4:	d917      	bls.n	800a716 <_malloc_r+0xc2>
 800a6e6:	1961      	adds	r1, r4, r5
 800a6e8:	42a3      	cmp	r3, r4
 800a6ea:	6025      	str	r5, [r4, #0]
 800a6ec:	bf18      	it	ne
 800a6ee:	6059      	strne	r1, [r3, #4]
 800a6f0:	6863      	ldr	r3, [r4, #4]
 800a6f2:	bf08      	it	eq
 800a6f4:	f8c8 1000 	streq.w	r1, [r8]
 800a6f8:	5162      	str	r2, [r4, r5]
 800a6fa:	604b      	str	r3, [r1, #4]
 800a6fc:	4630      	mov	r0, r6
 800a6fe:	f000 f82f 	bl	800a760 <__malloc_unlock>
 800a702:	f104 000b 	add.w	r0, r4, #11
 800a706:	1d23      	adds	r3, r4, #4
 800a708:	f020 0007 	bic.w	r0, r0, #7
 800a70c:	1ac2      	subs	r2, r0, r3
 800a70e:	bf1c      	itt	ne
 800a710:	1a1b      	subne	r3, r3, r0
 800a712:	50a3      	strne	r3, [r4, r2]
 800a714:	e7af      	b.n	800a676 <_malloc_r+0x22>
 800a716:	6862      	ldr	r2, [r4, #4]
 800a718:	42a3      	cmp	r3, r4
 800a71a:	bf0c      	ite	eq
 800a71c:	f8c8 2000 	streq.w	r2, [r8]
 800a720:	605a      	strne	r2, [r3, #4]
 800a722:	e7eb      	b.n	800a6fc <_malloc_r+0xa8>
 800a724:	4623      	mov	r3, r4
 800a726:	6864      	ldr	r4, [r4, #4]
 800a728:	e7ae      	b.n	800a688 <_malloc_r+0x34>
 800a72a:	463c      	mov	r4, r7
 800a72c:	687f      	ldr	r7, [r7, #4]
 800a72e:	e7b6      	b.n	800a69e <_malloc_r+0x4a>
 800a730:	461a      	mov	r2, r3
 800a732:	685b      	ldr	r3, [r3, #4]
 800a734:	42a3      	cmp	r3, r4
 800a736:	d1fb      	bne.n	800a730 <_malloc_r+0xdc>
 800a738:	2300      	movs	r3, #0
 800a73a:	6053      	str	r3, [r2, #4]
 800a73c:	e7de      	b.n	800a6fc <_malloc_r+0xa8>
 800a73e:	230c      	movs	r3, #12
 800a740:	4630      	mov	r0, r6
 800a742:	6033      	str	r3, [r6, #0]
 800a744:	f000 f80c 	bl	800a760 <__malloc_unlock>
 800a748:	e794      	b.n	800a674 <_malloc_r+0x20>
 800a74a:	6005      	str	r5, [r0, #0]
 800a74c:	e7d6      	b.n	800a6fc <_malloc_r+0xa8>
 800a74e:	bf00      	nop
 800a750:	200008c0 	.word	0x200008c0

0800a754 <__malloc_lock>:
 800a754:	4801      	ldr	r0, [pc, #4]	@ (800a75c <__malloc_lock+0x8>)
 800a756:	f7ff bf03 	b.w	800a560 <__retarget_lock_acquire_recursive>
 800a75a:	bf00      	nop
 800a75c:	200008b8 	.word	0x200008b8

0800a760 <__malloc_unlock>:
 800a760:	4801      	ldr	r0, [pc, #4]	@ (800a768 <__malloc_unlock+0x8>)
 800a762:	f7ff befe 	b.w	800a562 <__retarget_lock_release_recursive>
 800a766:	bf00      	nop
 800a768:	200008b8 	.word	0x200008b8

0800a76c <__ssputs_r>:
 800a76c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a770:	461f      	mov	r7, r3
 800a772:	688e      	ldr	r6, [r1, #8]
 800a774:	4682      	mov	sl, r0
 800a776:	42be      	cmp	r6, r7
 800a778:	460c      	mov	r4, r1
 800a77a:	4690      	mov	r8, r2
 800a77c:	680b      	ldr	r3, [r1, #0]
 800a77e:	d82d      	bhi.n	800a7dc <__ssputs_r+0x70>
 800a780:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a784:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a788:	d026      	beq.n	800a7d8 <__ssputs_r+0x6c>
 800a78a:	6965      	ldr	r5, [r4, #20]
 800a78c:	6909      	ldr	r1, [r1, #16]
 800a78e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a792:	eba3 0901 	sub.w	r9, r3, r1
 800a796:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a79a:	1c7b      	adds	r3, r7, #1
 800a79c:	444b      	add	r3, r9
 800a79e:	106d      	asrs	r5, r5, #1
 800a7a0:	429d      	cmp	r5, r3
 800a7a2:	bf38      	it	cc
 800a7a4:	461d      	movcc	r5, r3
 800a7a6:	0553      	lsls	r3, r2, #21
 800a7a8:	d527      	bpl.n	800a7fa <__ssputs_r+0x8e>
 800a7aa:	4629      	mov	r1, r5
 800a7ac:	f7ff ff52 	bl	800a654 <_malloc_r>
 800a7b0:	4606      	mov	r6, r0
 800a7b2:	b360      	cbz	r0, 800a80e <__ssputs_r+0xa2>
 800a7b4:	464a      	mov	r2, r9
 800a7b6:	6921      	ldr	r1, [r4, #16]
 800a7b8:	f7ff fed4 	bl	800a564 <memcpy>
 800a7bc:	89a3      	ldrh	r3, [r4, #12]
 800a7be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a7c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7c6:	81a3      	strh	r3, [r4, #12]
 800a7c8:	6126      	str	r6, [r4, #16]
 800a7ca:	444e      	add	r6, r9
 800a7cc:	6026      	str	r6, [r4, #0]
 800a7ce:	463e      	mov	r6, r7
 800a7d0:	6165      	str	r5, [r4, #20]
 800a7d2:	eba5 0509 	sub.w	r5, r5, r9
 800a7d6:	60a5      	str	r5, [r4, #8]
 800a7d8:	42be      	cmp	r6, r7
 800a7da:	d900      	bls.n	800a7de <__ssputs_r+0x72>
 800a7dc:	463e      	mov	r6, r7
 800a7de:	4632      	mov	r2, r6
 800a7e0:	4641      	mov	r1, r8
 800a7e2:	6820      	ldr	r0, [r4, #0]
 800a7e4:	f000 faaa 	bl	800ad3c <memmove>
 800a7e8:	2000      	movs	r0, #0
 800a7ea:	68a3      	ldr	r3, [r4, #8]
 800a7ec:	1b9b      	subs	r3, r3, r6
 800a7ee:	60a3      	str	r3, [r4, #8]
 800a7f0:	6823      	ldr	r3, [r4, #0]
 800a7f2:	4433      	add	r3, r6
 800a7f4:	6023      	str	r3, [r4, #0]
 800a7f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7fa:	462a      	mov	r2, r5
 800a7fc:	f000 fad6 	bl	800adac <_realloc_r>
 800a800:	4606      	mov	r6, r0
 800a802:	2800      	cmp	r0, #0
 800a804:	d1e0      	bne.n	800a7c8 <__ssputs_r+0x5c>
 800a806:	4650      	mov	r0, sl
 800a808:	6921      	ldr	r1, [r4, #16]
 800a80a:	f7ff feb9 	bl	800a580 <_free_r>
 800a80e:	230c      	movs	r3, #12
 800a810:	f8ca 3000 	str.w	r3, [sl]
 800a814:	89a3      	ldrh	r3, [r4, #12]
 800a816:	f04f 30ff 	mov.w	r0, #4294967295
 800a81a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a81e:	81a3      	strh	r3, [r4, #12]
 800a820:	e7e9      	b.n	800a7f6 <__ssputs_r+0x8a>
	...

0800a824 <_svfiprintf_r>:
 800a824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a828:	4698      	mov	r8, r3
 800a82a:	898b      	ldrh	r3, [r1, #12]
 800a82c:	4607      	mov	r7, r0
 800a82e:	061b      	lsls	r3, r3, #24
 800a830:	460d      	mov	r5, r1
 800a832:	4614      	mov	r4, r2
 800a834:	b09d      	sub	sp, #116	@ 0x74
 800a836:	d510      	bpl.n	800a85a <_svfiprintf_r+0x36>
 800a838:	690b      	ldr	r3, [r1, #16]
 800a83a:	b973      	cbnz	r3, 800a85a <_svfiprintf_r+0x36>
 800a83c:	2140      	movs	r1, #64	@ 0x40
 800a83e:	f7ff ff09 	bl	800a654 <_malloc_r>
 800a842:	6028      	str	r0, [r5, #0]
 800a844:	6128      	str	r0, [r5, #16]
 800a846:	b930      	cbnz	r0, 800a856 <_svfiprintf_r+0x32>
 800a848:	230c      	movs	r3, #12
 800a84a:	603b      	str	r3, [r7, #0]
 800a84c:	f04f 30ff 	mov.w	r0, #4294967295
 800a850:	b01d      	add	sp, #116	@ 0x74
 800a852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a856:	2340      	movs	r3, #64	@ 0x40
 800a858:	616b      	str	r3, [r5, #20]
 800a85a:	2300      	movs	r3, #0
 800a85c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a85e:	2320      	movs	r3, #32
 800a860:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a864:	2330      	movs	r3, #48	@ 0x30
 800a866:	f04f 0901 	mov.w	r9, #1
 800a86a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a86e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800aa08 <_svfiprintf_r+0x1e4>
 800a872:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a876:	4623      	mov	r3, r4
 800a878:	469a      	mov	sl, r3
 800a87a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a87e:	b10a      	cbz	r2, 800a884 <_svfiprintf_r+0x60>
 800a880:	2a25      	cmp	r2, #37	@ 0x25
 800a882:	d1f9      	bne.n	800a878 <_svfiprintf_r+0x54>
 800a884:	ebba 0b04 	subs.w	fp, sl, r4
 800a888:	d00b      	beq.n	800a8a2 <_svfiprintf_r+0x7e>
 800a88a:	465b      	mov	r3, fp
 800a88c:	4622      	mov	r2, r4
 800a88e:	4629      	mov	r1, r5
 800a890:	4638      	mov	r0, r7
 800a892:	f7ff ff6b 	bl	800a76c <__ssputs_r>
 800a896:	3001      	adds	r0, #1
 800a898:	f000 80a7 	beq.w	800a9ea <_svfiprintf_r+0x1c6>
 800a89c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a89e:	445a      	add	r2, fp
 800a8a0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a8a2:	f89a 3000 	ldrb.w	r3, [sl]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	f000 809f 	beq.w	800a9ea <_svfiprintf_r+0x1c6>
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	f04f 32ff 	mov.w	r2, #4294967295
 800a8b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8b6:	f10a 0a01 	add.w	sl, sl, #1
 800a8ba:	9304      	str	r3, [sp, #16]
 800a8bc:	9307      	str	r3, [sp, #28]
 800a8be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a8c2:	931a      	str	r3, [sp, #104]	@ 0x68
 800a8c4:	4654      	mov	r4, sl
 800a8c6:	2205      	movs	r2, #5
 800a8c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8cc:	484e      	ldr	r0, [pc, #312]	@ (800aa08 <_svfiprintf_r+0x1e4>)
 800a8ce:	f000 fa5f 	bl	800ad90 <memchr>
 800a8d2:	9a04      	ldr	r2, [sp, #16]
 800a8d4:	b9d8      	cbnz	r0, 800a90e <_svfiprintf_r+0xea>
 800a8d6:	06d0      	lsls	r0, r2, #27
 800a8d8:	bf44      	itt	mi
 800a8da:	2320      	movmi	r3, #32
 800a8dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a8e0:	0711      	lsls	r1, r2, #28
 800a8e2:	bf44      	itt	mi
 800a8e4:	232b      	movmi	r3, #43	@ 0x2b
 800a8e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a8ea:	f89a 3000 	ldrb.w	r3, [sl]
 800a8ee:	2b2a      	cmp	r3, #42	@ 0x2a
 800a8f0:	d015      	beq.n	800a91e <_svfiprintf_r+0xfa>
 800a8f2:	4654      	mov	r4, sl
 800a8f4:	2000      	movs	r0, #0
 800a8f6:	f04f 0c0a 	mov.w	ip, #10
 800a8fa:	9a07      	ldr	r2, [sp, #28]
 800a8fc:	4621      	mov	r1, r4
 800a8fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a902:	3b30      	subs	r3, #48	@ 0x30
 800a904:	2b09      	cmp	r3, #9
 800a906:	d94b      	bls.n	800a9a0 <_svfiprintf_r+0x17c>
 800a908:	b1b0      	cbz	r0, 800a938 <_svfiprintf_r+0x114>
 800a90a:	9207      	str	r2, [sp, #28]
 800a90c:	e014      	b.n	800a938 <_svfiprintf_r+0x114>
 800a90e:	eba0 0308 	sub.w	r3, r0, r8
 800a912:	fa09 f303 	lsl.w	r3, r9, r3
 800a916:	4313      	orrs	r3, r2
 800a918:	46a2      	mov	sl, r4
 800a91a:	9304      	str	r3, [sp, #16]
 800a91c:	e7d2      	b.n	800a8c4 <_svfiprintf_r+0xa0>
 800a91e:	9b03      	ldr	r3, [sp, #12]
 800a920:	1d19      	adds	r1, r3, #4
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	9103      	str	r1, [sp, #12]
 800a926:	2b00      	cmp	r3, #0
 800a928:	bfbb      	ittet	lt
 800a92a:	425b      	neglt	r3, r3
 800a92c:	f042 0202 	orrlt.w	r2, r2, #2
 800a930:	9307      	strge	r3, [sp, #28]
 800a932:	9307      	strlt	r3, [sp, #28]
 800a934:	bfb8      	it	lt
 800a936:	9204      	strlt	r2, [sp, #16]
 800a938:	7823      	ldrb	r3, [r4, #0]
 800a93a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a93c:	d10a      	bne.n	800a954 <_svfiprintf_r+0x130>
 800a93e:	7863      	ldrb	r3, [r4, #1]
 800a940:	2b2a      	cmp	r3, #42	@ 0x2a
 800a942:	d132      	bne.n	800a9aa <_svfiprintf_r+0x186>
 800a944:	9b03      	ldr	r3, [sp, #12]
 800a946:	3402      	adds	r4, #2
 800a948:	1d1a      	adds	r2, r3, #4
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	9203      	str	r2, [sp, #12]
 800a94e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a952:	9305      	str	r3, [sp, #20]
 800a954:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800aa0c <_svfiprintf_r+0x1e8>
 800a958:	2203      	movs	r2, #3
 800a95a:	4650      	mov	r0, sl
 800a95c:	7821      	ldrb	r1, [r4, #0]
 800a95e:	f000 fa17 	bl	800ad90 <memchr>
 800a962:	b138      	cbz	r0, 800a974 <_svfiprintf_r+0x150>
 800a964:	2240      	movs	r2, #64	@ 0x40
 800a966:	9b04      	ldr	r3, [sp, #16]
 800a968:	eba0 000a 	sub.w	r0, r0, sl
 800a96c:	4082      	lsls	r2, r0
 800a96e:	4313      	orrs	r3, r2
 800a970:	3401      	adds	r4, #1
 800a972:	9304      	str	r3, [sp, #16]
 800a974:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a978:	2206      	movs	r2, #6
 800a97a:	4825      	ldr	r0, [pc, #148]	@ (800aa10 <_svfiprintf_r+0x1ec>)
 800a97c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a980:	f000 fa06 	bl	800ad90 <memchr>
 800a984:	2800      	cmp	r0, #0
 800a986:	d036      	beq.n	800a9f6 <_svfiprintf_r+0x1d2>
 800a988:	4b22      	ldr	r3, [pc, #136]	@ (800aa14 <_svfiprintf_r+0x1f0>)
 800a98a:	bb1b      	cbnz	r3, 800a9d4 <_svfiprintf_r+0x1b0>
 800a98c:	9b03      	ldr	r3, [sp, #12]
 800a98e:	3307      	adds	r3, #7
 800a990:	f023 0307 	bic.w	r3, r3, #7
 800a994:	3308      	adds	r3, #8
 800a996:	9303      	str	r3, [sp, #12]
 800a998:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a99a:	4433      	add	r3, r6
 800a99c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a99e:	e76a      	b.n	800a876 <_svfiprintf_r+0x52>
 800a9a0:	460c      	mov	r4, r1
 800a9a2:	2001      	movs	r0, #1
 800a9a4:	fb0c 3202 	mla	r2, ip, r2, r3
 800a9a8:	e7a8      	b.n	800a8fc <_svfiprintf_r+0xd8>
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	f04f 0c0a 	mov.w	ip, #10
 800a9b0:	4619      	mov	r1, r3
 800a9b2:	3401      	adds	r4, #1
 800a9b4:	9305      	str	r3, [sp, #20]
 800a9b6:	4620      	mov	r0, r4
 800a9b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9bc:	3a30      	subs	r2, #48	@ 0x30
 800a9be:	2a09      	cmp	r2, #9
 800a9c0:	d903      	bls.n	800a9ca <_svfiprintf_r+0x1a6>
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d0c6      	beq.n	800a954 <_svfiprintf_r+0x130>
 800a9c6:	9105      	str	r1, [sp, #20]
 800a9c8:	e7c4      	b.n	800a954 <_svfiprintf_r+0x130>
 800a9ca:	4604      	mov	r4, r0
 800a9cc:	2301      	movs	r3, #1
 800a9ce:	fb0c 2101 	mla	r1, ip, r1, r2
 800a9d2:	e7f0      	b.n	800a9b6 <_svfiprintf_r+0x192>
 800a9d4:	ab03      	add	r3, sp, #12
 800a9d6:	9300      	str	r3, [sp, #0]
 800a9d8:	462a      	mov	r2, r5
 800a9da:	4638      	mov	r0, r7
 800a9dc:	4b0e      	ldr	r3, [pc, #56]	@ (800aa18 <_svfiprintf_r+0x1f4>)
 800a9de:	a904      	add	r1, sp, #16
 800a9e0:	f3af 8000 	nop.w
 800a9e4:	1c42      	adds	r2, r0, #1
 800a9e6:	4606      	mov	r6, r0
 800a9e8:	d1d6      	bne.n	800a998 <_svfiprintf_r+0x174>
 800a9ea:	89ab      	ldrh	r3, [r5, #12]
 800a9ec:	065b      	lsls	r3, r3, #25
 800a9ee:	f53f af2d 	bmi.w	800a84c <_svfiprintf_r+0x28>
 800a9f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a9f4:	e72c      	b.n	800a850 <_svfiprintf_r+0x2c>
 800a9f6:	ab03      	add	r3, sp, #12
 800a9f8:	9300      	str	r3, [sp, #0]
 800a9fa:	462a      	mov	r2, r5
 800a9fc:	4638      	mov	r0, r7
 800a9fe:	4b06      	ldr	r3, [pc, #24]	@ (800aa18 <_svfiprintf_r+0x1f4>)
 800aa00:	a904      	add	r1, sp, #16
 800aa02:	f000 f87d 	bl	800ab00 <_printf_i>
 800aa06:	e7ed      	b.n	800a9e4 <_svfiprintf_r+0x1c0>
 800aa08:	0800d906 	.word	0x0800d906
 800aa0c:	0800d90c 	.word	0x0800d90c
 800aa10:	0800d910 	.word	0x0800d910
 800aa14:	00000000 	.word	0x00000000
 800aa18:	0800a76d 	.word	0x0800a76d

0800aa1c <_printf_common>:
 800aa1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa20:	4616      	mov	r6, r2
 800aa22:	4698      	mov	r8, r3
 800aa24:	688a      	ldr	r2, [r1, #8]
 800aa26:	690b      	ldr	r3, [r1, #16]
 800aa28:	4607      	mov	r7, r0
 800aa2a:	4293      	cmp	r3, r2
 800aa2c:	bfb8      	it	lt
 800aa2e:	4613      	movlt	r3, r2
 800aa30:	6033      	str	r3, [r6, #0]
 800aa32:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aa36:	460c      	mov	r4, r1
 800aa38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aa3c:	b10a      	cbz	r2, 800aa42 <_printf_common+0x26>
 800aa3e:	3301      	adds	r3, #1
 800aa40:	6033      	str	r3, [r6, #0]
 800aa42:	6823      	ldr	r3, [r4, #0]
 800aa44:	0699      	lsls	r1, r3, #26
 800aa46:	bf42      	ittt	mi
 800aa48:	6833      	ldrmi	r3, [r6, #0]
 800aa4a:	3302      	addmi	r3, #2
 800aa4c:	6033      	strmi	r3, [r6, #0]
 800aa4e:	6825      	ldr	r5, [r4, #0]
 800aa50:	f015 0506 	ands.w	r5, r5, #6
 800aa54:	d106      	bne.n	800aa64 <_printf_common+0x48>
 800aa56:	f104 0a19 	add.w	sl, r4, #25
 800aa5a:	68e3      	ldr	r3, [r4, #12]
 800aa5c:	6832      	ldr	r2, [r6, #0]
 800aa5e:	1a9b      	subs	r3, r3, r2
 800aa60:	42ab      	cmp	r3, r5
 800aa62:	dc2b      	bgt.n	800aabc <_printf_common+0xa0>
 800aa64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aa68:	6822      	ldr	r2, [r4, #0]
 800aa6a:	3b00      	subs	r3, #0
 800aa6c:	bf18      	it	ne
 800aa6e:	2301      	movne	r3, #1
 800aa70:	0692      	lsls	r2, r2, #26
 800aa72:	d430      	bmi.n	800aad6 <_printf_common+0xba>
 800aa74:	4641      	mov	r1, r8
 800aa76:	4638      	mov	r0, r7
 800aa78:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aa7c:	47c8      	blx	r9
 800aa7e:	3001      	adds	r0, #1
 800aa80:	d023      	beq.n	800aaca <_printf_common+0xae>
 800aa82:	6823      	ldr	r3, [r4, #0]
 800aa84:	6922      	ldr	r2, [r4, #16]
 800aa86:	f003 0306 	and.w	r3, r3, #6
 800aa8a:	2b04      	cmp	r3, #4
 800aa8c:	bf14      	ite	ne
 800aa8e:	2500      	movne	r5, #0
 800aa90:	6833      	ldreq	r3, [r6, #0]
 800aa92:	f04f 0600 	mov.w	r6, #0
 800aa96:	bf08      	it	eq
 800aa98:	68e5      	ldreq	r5, [r4, #12]
 800aa9a:	f104 041a 	add.w	r4, r4, #26
 800aa9e:	bf08      	it	eq
 800aaa0:	1aed      	subeq	r5, r5, r3
 800aaa2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800aaa6:	bf08      	it	eq
 800aaa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aaac:	4293      	cmp	r3, r2
 800aaae:	bfc4      	itt	gt
 800aab0:	1a9b      	subgt	r3, r3, r2
 800aab2:	18ed      	addgt	r5, r5, r3
 800aab4:	42b5      	cmp	r5, r6
 800aab6:	d11a      	bne.n	800aaee <_printf_common+0xd2>
 800aab8:	2000      	movs	r0, #0
 800aaba:	e008      	b.n	800aace <_printf_common+0xb2>
 800aabc:	2301      	movs	r3, #1
 800aabe:	4652      	mov	r2, sl
 800aac0:	4641      	mov	r1, r8
 800aac2:	4638      	mov	r0, r7
 800aac4:	47c8      	blx	r9
 800aac6:	3001      	adds	r0, #1
 800aac8:	d103      	bne.n	800aad2 <_printf_common+0xb6>
 800aaca:	f04f 30ff 	mov.w	r0, #4294967295
 800aace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aad2:	3501      	adds	r5, #1
 800aad4:	e7c1      	b.n	800aa5a <_printf_common+0x3e>
 800aad6:	2030      	movs	r0, #48	@ 0x30
 800aad8:	18e1      	adds	r1, r4, r3
 800aada:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aade:	1c5a      	adds	r2, r3, #1
 800aae0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aae4:	4422      	add	r2, r4
 800aae6:	3302      	adds	r3, #2
 800aae8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aaec:	e7c2      	b.n	800aa74 <_printf_common+0x58>
 800aaee:	2301      	movs	r3, #1
 800aaf0:	4622      	mov	r2, r4
 800aaf2:	4641      	mov	r1, r8
 800aaf4:	4638      	mov	r0, r7
 800aaf6:	47c8      	blx	r9
 800aaf8:	3001      	adds	r0, #1
 800aafa:	d0e6      	beq.n	800aaca <_printf_common+0xae>
 800aafc:	3601      	adds	r6, #1
 800aafe:	e7d9      	b.n	800aab4 <_printf_common+0x98>

0800ab00 <_printf_i>:
 800ab00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab04:	7e0f      	ldrb	r7, [r1, #24]
 800ab06:	4691      	mov	r9, r2
 800ab08:	2f78      	cmp	r7, #120	@ 0x78
 800ab0a:	4680      	mov	r8, r0
 800ab0c:	460c      	mov	r4, r1
 800ab0e:	469a      	mov	sl, r3
 800ab10:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ab12:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ab16:	d807      	bhi.n	800ab28 <_printf_i+0x28>
 800ab18:	2f62      	cmp	r7, #98	@ 0x62
 800ab1a:	d80a      	bhi.n	800ab32 <_printf_i+0x32>
 800ab1c:	2f00      	cmp	r7, #0
 800ab1e:	f000 80d1 	beq.w	800acc4 <_printf_i+0x1c4>
 800ab22:	2f58      	cmp	r7, #88	@ 0x58
 800ab24:	f000 80b8 	beq.w	800ac98 <_printf_i+0x198>
 800ab28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ab2c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ab30:	e03a      	b.n	800aba8 <_printf_i+0xa8>
 800ab32:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ab36:	2b15      	cmp	r3, #21
 800ab38:	d8f6      	bhi.n	800ab28 <_printf_i+0x28>
 800ab3a:	a101      	add	r1, pc, #4	@ (adr r1, 800ab40 <_printf_i+0x40>)
 800ab3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ab40:	0800ab99 	.word	0x0800ab99
 800ab44:	0800abad 	.word	0x0800abad
 800ab48:	0800ab29 	.word	0x0800ab29
 800ab4c:	0800ab29 	.word	0x0800ab29
 800ab50:	0800ab29 	.word	0x0800ab29
 800ab54:	0800ab29 	.word	0x0800ab29
 800ab58:	0800abad 	.word	0x0800abad
 800ab5c:	0800ab29 	.word	0x0800ab29
 800ab60:	0800ab29 	.word	0x0800ab29
 800ab64:	0800ab29 	.word	0x0800ab29
 800ab68:	0800ab29 	.word	0x0800ab29
 800ab6c:	0800acab 	.word	0x0800acab
 800ab70:	0800abd7 	.word	0x0800abd7
 800ab74:	0800ac65 	.word	0x0800ac65
 800ab78:	0800ab29 	.word	0x0800ab29
 800ab7c:	0800ab29 	.word	0x0800ab29
 800ab80:	0800accd 	.word	0x0800accd
 800ab84:	0800ab29 	.word	0x0800ab29
 800ab88:	0800abd7 	.word	0x0800abd7
 800ab8c:	0800ab29 	.word	0x0800ab29
 800ab90:	0800ab29 	.word	0x0800ab29
 800ab94:	0800ac6d 	.word	0x0800ac6d
 800ab98:	6833      	ldr	r3, [r6, #0]
 800ab9a:	1d1a      	adds	r2, r3, #4
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	6032      	str	r2, [r6, #0]
 800aba0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aba4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aba8:	2301      	movs	r3, #1
 800abaa:	e09c      	b.n	800ace6 <_printf_i+0x1e6>
 800abac:	6833      	ldr	r3, [r6, #0]
 800abae:	6820      	ldr	r0, [r4, #0]
 800abb0:	1d19      	adds	r1, r3, #4
 800abb2:	6031      	str	r1, [r6, #0]
 800abb4:	0606      	lsls	r6, r0, #24
 800abb6:	d501      	bpl.n	800abbc <_printf_i+0xbc>
 800abb8:	681d      	ldr	r5, [r3, #0]
 800abba:	e003      	b.n	800abc4 <_printf_i+0xc4>
 800abbc:	0645      	lsls	r5, r0, #25
 800abbe:	d5fb      	bpl.n	800abb8 <_printf_i+0xb8>
 800abc0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800abc4:	2d00      	cmp	r5, #0
 800abc6:	da03      	bge.n	800abd0 <_printf_i+0xd0>
 800abc8:	232d      	movs	r3, #45	@ 0x2d
 800abca:	426d      	negs	r5, r5
 800abcc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800abd0:	230a      	movs	r3, #10
 800abd2:	4858      	ldr	r0, [pc, #352]	@ (800ad34 <_printf_i+0x234>)
 800abd4:	e011      	b.n	800abfa <_printf_i+0xfa>
 800abd6:	6821      	ldr	r1, [r4, #0]
 800abd8:	6833      	ldr	r3, [r6, #0]
 800abda:	0608      	lsls	r0, r1, #24
 800abdc:	f853 5b04 	ldr.w	r5, [r3], #4
 800abe0:	d402      	bmi.n	800abe8 <_printf_i+0xe8>
 800abe2:	0649      	lsls	r1, r1, #25
 800abe4:	bf48      	it	mi
 800abe6:	b2ad      	uxthmi	r5, r5
 800abe8:	2f6f      	cmp	r7, #111	@ 0x6f
 800abea:	6033      	str	r3, [r6, #0]
 800abec:	bf14      	ite	ne
 800abee:	230a      	movne	r3, #10
 800abf0:	2308      	moveq	r3, #8
 800abf2:	4850      	ldr	r0, [pc, #320]	@ (800ad34 <_printf_i+0x234>)
 800abf4:	2100      	movs	r1, #0
 800abf6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800abfa:	6866      	ldr	r6, [r4, #4]
 800abfc:	2e00      	cmp	r6, #0
 800abfe:	60a6      	str	r6, [r4, #8]
 800ac00:	db05      	blt.n	800ac0e <_printf_i+0x10e>
 800ac02:	6821      	ldr	r1, [r4, #0]
 800ac04:	432e      	orrs	r6, r5
 800ac06:	f021 0104 	bic.w	r1, r1, #4
 800ac0a:	6021      	str	r1, [r4, #0]
 800ac0c:	d04b      	beq.n	800aca6 <_printf_i+0x1a6>
 800ac0e:	4616      	mov	r6, r2
 800ac10:	fbb5 f1f3 	udiv	r1, r5, r3
 800ac14:	fb03 5711 	mls	r7, r3, r1, r5
 800ac18:	5dc7      	ldrb	r7, [r0, r7]
 800ac1a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ac1e:	462f      	mov	r7, r5
 800ac20:	42bb      	cmp	r3, r7
 800ac22:	460d      	mov	r5, r1
 800ac24:	d9f4      	bls.n	800ac10 <_printf_i+0x110>
 800ac26:	2b08      	cmp	r3, #8
 800ac28:	d10b      	bne.n	800ac42 <_printf_i+0x142>
 800ac2a:	6823      	ldr	r3, [r4, #0]
 800ac2c:	07df      	lsls	r7, r3, #31
 800ac2e:	d508      	bpl.n	800ac42 <_printf_i+0x142>
 800ac30:	6923      	ldr	r3, [r4, #16]
 800ac32:	6861      	ldr	r1, [r4, #4]
 800ac34:	4299      	cmp	r1, r3
 800ac36:	bfde      	ittt	le
 800ac38:	2330      	movle	r3, #48	@ 0x30
 800ac3a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ac3e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ac42:	1b92      	subs	r2, r2, r6
 800ac44:	6122      	str	r2, [r4, #16]
 800ac46:	464b      	mov	r3, r9
 800ac48:	4621      	mov	r1, r4
 800ac4a:	4640      	mov	r0, r8
 800ac4c:	f8cd a000 	str.w	sl, [sp]
 800ac50:	aa03      	add	r2, sp, #12
 800ac52:	f7ff fee3 	bl	800aa1c <_printf_common>
 800ac56:	3001      	adds	r0, #1
 800ac58:	d14a      	bne.n	800acf0 <_printf_i+0x1f0>
 800ac5a:	f04f 30ff 	mov.w	r0, #4294967295
 800ac5e:	b004      	add	sp, #16
 800ac60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac64:	6823      	ldr	r3, [r4, #0]
 800ac66:	f043 0320 	orr.w	r3, r3, #32
 800ac6a:	6023      	str	r3, [r4, #0]
 800ac6c:	2778      	movs	r7, #120	@ 0x78
 800ac6e:	4832      	ldr	r0, [pc, #200]	@ (800ad38 <_printf_i+0x238>)
 800ac70:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ac74:	6823      	ldr	r3, [r4, #0]
 800ac76:	6831      	ldr	r1, [r6, #0]
 800ac78:	061f      	lsls	r7, r3, #24
 800ac7a:	f851 5b04 	ldr.w	r5, [r1], #4
 800ac7e:	d402      	bmi.n	800ac86 <_printf_i+0x186>
 800ac80:	065f      	lsls	r7, r3, #25
 800ac82:	bf48      	it	mi
 800ac84:	b2ad      	uxthmi	r5, r5
 800ac86:	6031      	str	r1, [r6, #0]
 800ac88:	07d9      	lsls	r1, r3, #31
 800ac8a:	bf44      	itt	mi
 800ac8c:	f043 0320 	orrmi.w	r3, r3, #32
 800ac90:	6023      	strmi	r3, [r4, #0]
 800ac92:	b11d      	cbz	r5, 800ac9c <_printf_i+0x19c>
 800ac94:	2310      	movs	r3, #16
 800ac96:	e7ad      	b.n	800abf4 <_printf_i+0xf4>
 800ac98:	4826      	ldr	r0, [pc, #152]	@ (800ad34 <_printf_i+0x234>)
 800ac9a:	e7e9      	b.n	800ac70 <_printf_i+0x170>
 800ac9c:	6823      	ldr	r3, [r4, #0]
 800ac9e:	f023 0320 	bic.w	r3, r3, #32
 800aca2:	6023      	str	r3, [r4, #0]
 800aca4:	e7f6      	b.n	800ac94 <_printf_i+0x194>
 800aca6:	4616      	mov	r6, r2
 800aca8:	e7bd      	b.n	800ac26 <_printf_i+0x126>
 800acaa:	6833      	ldr	r3, [r6, #0]
 800acac:	6825      	ldr	r5, [r4, #0]
 800acae:	1d18      	adds	r0, r3, #4
 800acb0:	6961      	ldr	r1, [r4, #20]
 800acb2:	6030      	str	r0, [r6, #0]
 800acb4:	062e      	lsls	r6, r5, #24
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	d501      	bpl.n	800acbe <_printf_i+0x1be>
 800acba:	6019      	str	r1, [r3, #0]
 800acbc:	e002      	b.n	800acc4 <_printf_i+0x1c4>
 800acbe:	0668      	lsls	r0, r5, #25
 800acc0:	d5fb      	bpl.n	800acba <_printf_i+0x1ba>
 800acc2:	8019      	strh	r1, [r3, #0]
 800acc4:	2300      	movs	r3, #0
 800acc6:	4616      	mov	r6, r2
 800acc8:	6123      	str	r3, [r4, #16]
 800acca:	e7bc      	b.n	800ac46 <_printf_i+0x146>
 800accc:	6833      	ldr	r3, [r6, #0]
 800acce:	2100      	movs	r1, #0
 800acd0:	1d1a      	adds	r2, r3, #4
 800acd2:	6032      	str	r2, [r6, #0]
 800acd4:	681e      	ldr	r6, [r3, #0]
 800acd6:	6862      	ldr	r2, [r4, #4]
 800acd8:	4630      	mov	r0, r6
 800acda:	f000 f859 	bl	800ad90 <memchr>
 800acde:	b108      	cbz	r0, 800ace4 <_printf_i+0x1e4>
 800ace0:	1b80      	subs	r0, r0, r6
 800ace2:	6060      	str	r0, [r4, #4]
 800ace4:	6863      	ldr	r3, [r4, #4]
 800ace6:	6123      	str	r3, [r4, #16]
 800ace8:	2300      	movs	r3, #0
 800acea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800acee:	e7aa      	b.n	800ac46 <_printf_i+0x146>
 800acf0:	4632      	mov	r2, r6
 800acf2:	4649      	mov	r1, r9
 800acf4:	4640      	mov	r0, r8
 800acf6:	6923      	ldr	r3, [r4, #16]
 800acf8:	47d0      	blx	sl
 800acfa:	3001      	adds	r0, #1
 800acfc:	d0ad      	beq.n	800ac5a <_printf_i+0x15a>
 800acfe:	6823      	ldr	r3, [r4, #0]
 800ad00:	079b      	lsls	r3, r3, #30
 800ad02:	d413      	bmi.n	800ad2c <_printf_i+0x22c>
 800ad04:	68e0      	ldr	r0, [r4, #12]
 800ad06:	9b03      	ldr	r3, [sp, #12]
 800ad08:	4298      	cmp	r0, r3
 800ad0a:	bfb8      	it	lt
 800ad0c:	4618      	movlt	r0, r3
 800ad0e:	e7a6      	b.n	800ac5e <_printf_i+0x15e>
 800ad10:	2301      	movs	r3, #1
 800ad12:	4632      	mov	r2, r6
 800ad14:	4649      	mov	r1, r9
 800ad16:	4640      	mov	r0, r8
 800ad18:	47d0      	blx	sl
 800ad1a:	3001      	adds	r0, #1
 800ad1c:	d09d      	beq.n	800ac5a <_printf_i+0x15a>
 800ad1e:	3501      	adds	r5, #1
 800ad20:	68e3      	ldr	r3, [r4, #12]
 800ad22:	9903      	ldr	r1, [sp, #12]
 800ad24:	1a5b      	subs	r3, r3, r1
 800ad26:	42ab      	cmp	r3, r5
 800ad28:	dcf2      	bgt.n	800ad10 <_printf_i+0x210>
 800ad2a:	e7eb      	b.n	800ad04 <_printf_i+0x204>
 800ad2c:	2500      	movs	r5, #0
 800ad2e:	f104 0619 	add.w	r6, r4, #25
 800ad32:	e7f5      	b.n	800ad20 <_printf_i+0x220>
 800ad34:	0800d917 	.word	0x0800d917
 800ad38:	0800d928 	.word	0x0800d928

0800ad3c <memmove>:
 800ad3c:	4288      	cmp	r0, r1
 800ad3e:	b510      	push	{r4, lr}
 800ad40:	eb01 0402 	add.w	r4, r1, r2
 800ad44:	d902      	bls.n	800ad4c <memmove+0x10>
 800ad46:	4284      	cmp	r4, r0
 800ad48:	4623      	mov	r3, r4
 800ad4a:	d807      	bhi.n	800ad5c <memmove+0x20>
 800ad4c:	1e43      	subs	r3, r0, #1
 800ad4e:	42a1      	cmp	r1, r4
 800ad50:	d008      	beq.n	800ad64 <memmove+0x28>
 800ad52:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad56:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad5a:	e7f8      	b.n	800ad4e <memmove+0x12>
 800ad5c:	4601      	mov	r1, r0
 800ad5e:	4402      	add	r2, r0
 800ad60:	428a      	cmp	r2, r1
 800ad62:	d100      	bne.n	800ad66 <memmove+0x2a>
 800ad64:	bd10      	pop	{r4, pc}
 800ad66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ad6e:	e7f7      	b.n	800ad60 <memmove+0x24>

0800ad70 <_sbrk_r>:
 800ad70:	b538      	push	{r3, r4, r5, lr}
 800ad72:	2300      	movs	r3, #0
 800ad74:	4d05      	ldr	r5, [pc, #20]	@ (800ad8c <_sbrk_r+0x1c>)
 800ad76:	4604      	mov	r4, r0
 800ad78:	4608      	mov	r0, r1
 800ad7a:	602b      	str	r3, [r5, #0]
 800ad7c:	f7fb fc14 	bl	80065a8 <_sbrk>
 800ad80:	1c43      	adds	r3, r0, #1
 800ad82:	d102      	bne.n	800ad8a <_sbrk_r+0x1a>
 800ad84:	682b      	ldr	r3, [r5, #0]
 800ad86:	b103      	cbz	r3, 800ad8a <_sbrk_r+0x1a>
 800ad88:	6023      	str	r3, [r4, #0]
 800ad8a:	bd38      	pop	{r3, r4, r5, pc}
 800ad8c:	200008b4 	.word	0x200008b4

0800ad90 <memchr>:
 800ad90:	4603      	mov	r3, r0
 800ad92:	b510      	push	{r4, lr}
 800ad94:	b2c9      	uxtb	r1, r1
 800ad96:	4402      	add	r2, r0
 800ad98:	4293      	cmp	r3, r2
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	d101      	bne.n	800ada2 <memchr+0x12>
 800ad9e:	2000      	movs	r0, #0
 800ada0:	e003      	b.n	800adaa <memchr+0x1a>
 800ada2:	7804      	ldrb	r4, [r0, #0]
 800ada4:	3301      	adds	r3, #1
 800ada6:	428c      	cmp	r4, r1
 800ada8:	d1f6      	bne.n	800ad98 <memchr+0x8>
 800adaa:	bd10      	pop	{r4, pc}

0800adac <_realloc_r>:
 800adac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adb0:	4607      	mov	r7, r0
 800adb2:	4614      	mov	r4, r2
 800adb4:	460d      	mov	r5, r1
 800adb6:	b921      	cbnz	r1, 800adc2 <_realloc_r+0x16>
 800adb8:	4611      	mov	r1, r2
 800adba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800adbe:	f7ff bc49 	b.w	800a654 <_malloc_r>
 800adc2:	b92a      	cbnz	r2, 800add0 <_realloc_r+0x24>
 800adc4:	f7ff fbdc 	bl	800a580 <_free_r>
 800adc8:	4625      	mov	r5, r4
 800adca:	4628      	mov	r0, r5
 800adcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800add0:	f000 f81a 	bl	800ae08 <_malloc_usable_size_r>
 800add4:	4284      	cmp	r4, r0
 800add6:	4606      	mov	r6, r0
 800add8:	d802      	bhi.n	800ade0 <_realloc_r+0x34>
 800adda:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800adde:	d8f4      	bhi.n	800adca <_realloc_r+0x1e>
 800ade0:	4621      	mov	r1, r4
 800ade2:	4638      	mov	r0, r7
 800ade4:	f7ff fc36 	bl	800a654 <_malloc_r>
 800ade8:	4680      	mov	r8, r0
 800adea:	b908      	cbnz	r0, 800adf0 <_realloc_r+0x44>
 800adec:	4645      	mov	r5, r8
 800adee:	e7ec      	b.n	800adca <_realloc_r+0x1e>
 800adf0:	42b4      	cmp	r4, r6
 800adf2:	4622      	mov	r2, r4
 800adf4:	4629      	mov	r1, r5
 800adf6:	bf28      	it	cs
 800adf8:	4632      	movcs	r2, r6
 800adfa:	f7ff fbb3 	bl	800a564 <memcpy>
 800adfe:	4629      	mov	r1, r5
 800ae00:	4638      	mov	r0, r7
 800ae02:	f7ff fbbd 	bl	800a580 <_free_r>
 800ae06:	e7f1      	b.n	800adec <_realloc_r+0x40>

0800ae08 <_malloc_usable_size_r>:
 800ae08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae0c:	1f18      	subs	r0, r3, #4
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	bfbc      	itt	lt
 800ae12:	580b      	ldrlt	r3, [r1, r0]
 800ae14:	18c0      	addlt	r0, r0, r3
 800ae16:	4770      	bx	lr

0800ae18 <asin>:
 800ae18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae1a:	4604      	mov	r4, r0
 800ae1c:	460d      	mov	r5, r1
 800ae1e:	f000 f89f 	bl	800af60 <__ieee754_asin>
 800ae22:	4622      	mov	r2, r4
 800ae24:	4606      	mov	r6, r0
 800ae26:	460f      	mov	r7, r1
 800ae28:	462b      	mov	r3, r5
 800ae2a:	4620      	mov	r0, r4
 800ae2c:	4629      	mov	r1, r5
 800ae2e:	f7f5 fded 	bl	8000a0c <__aeabi_dcmpun>
 800ae32:	b988      	cbnz	r0, 800ae58 <asin+0x40>
 800ae34:	4620      	mov	r0, r4
 800ae36:	4629      	mov	r1, r5
 800ae38:	f000 f880 	bl	800af3c <fabs>
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	4b08      	ldr	r3, [pc, #32]	@ (800ae60 <asin+0x48>)
 800ae40:	f7f5 fdda 	bl	80009f8 <__aeabi_dcmpgt>
 800ae44:	b140      	cbz	r0, 800ae58 <asin+0x40>
 800ae46:	f7ff fb61 	bl	800a50c <__errno>
 800ae4a:	2321      	movs	r3, #33	@ 0x21
 800ae4c:	6003      	str	r3, [r0, #0]
 800ae4e:	4805      	ldr	r0, [pc, #20]	@ (800ae64 <asin+0x4c>)
 800ae50:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ae54:	f000 b87c 	b.w	800af50 <nan>
 800ae58:	4630      	mov	r0, r6
 800ae5a:	4639      	mov	r1, r7
 800ae5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	3ff00000 	.word	0x3ff00000
 800ae64:	0800d90b 	.word	0x0800d90b

0800ae68 <atan2>:
 800ae68:	f000 ba76 	b.w	800b358 <__ieee754_atan2>

0800ae6c <pow>:
 800ae6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae70:	4614      	mov	r4, r2
 800ae72:	461d      	mov	r5, r3
 800ae74:	4680      	mov	r8, r0
 800ae76:	4689      	mov	r9, r1
 800ae78:	f000 fb42 	bl	800b500 <__ieee754_pow>
 800ae7c:	4622      	mov	r2, r4
 800ae7e:	4606      	mov	r6, r0
 800ae80:	460f      	mov	r7, r1
 800ae82:	462b      	mov	r3, r5
 800ae84:	4620      	mov	r0, r4
 800ae86:	4629      	mov	r1, r5
 800ae88:	f7f5 fdc0 	bl	8000a0c <__aeabi_dcmpun>
 800ae8c:	bbc8      	cbnz	r0, 800af02 <pow+0x96>
 800ae8e:	2200      	movs	r2, #0
 800ae90:	2300      	movs	r3, #0
 800ae92:	4640      	mov	r0, r8
 800ae94:	4649      	mov	r1, r9
 800ae96:	f7f5 fd87 	bl	80009a8 <__aeabi_dcmpeq>
 800ae9a:	b1b8      	cbz	r0, 800aecc <pow+0x60>
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	2300      	movs	r3, #0
 800aea0:	4620      	mov	r0, r4
 800aea2:	4629      	mov	r1, r5
 800aea4:	f7f5 fd80 	bl	80009a8 <__aeabi_dcmpeq>
 800aea8:	2800      	cmp	r0, #0
 800aeaa:	d141      	bne.n	800af30 <pow+0xc4>
 800aeac:	4620      	mov	r0, r4
 800aeae:	4629      	mov	r1, r5
 800aeb0:	f000 f848 	bl	800af44 <finite>
 800aeb4:	b328      	cbz	r0, 800af02 <pow+0x96>
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	2300      	movs	r3, #0
 800aeba:	4620      	mov	r0, r4
 800aebc:	4629      	mov	r1, r5
 800aebe:	f7f5 fd7d 	bl	80009bc <__aeabi_dcmplt>
 800aec2:	b1f0      	cbz	r0, 800af02 <pow+0x96>
 800aec4:	f7ff fb22 	bl	800a50c <__errno>
 800aec8:	2322      	movs	r3, #34	@ 0x22
 800aeca:	e019      	b.n	800af00 <pow+0x94>
 800aecc:	4630      	mov	r0, r6
 800aece:	4639      	mov	r1, r7
 800aed0:	f000 f838 	bl	800af44 <finite>
 800aed4:	b9c8      	cbnz	r0, 800af0a <pow+0x9e>
 800aed6:	4640      	mov	r0, r8
 800aed8:	4649      	mov	r1, r9
 800aeda:	f000 f833 	bl	800af44 <finite>
 800aede:	b1a0      	cbz	r0, 800af0a <pow+0x9e>
 800aee0:	4620      	mov	r0, r4
 800aee2:	4629      	mov	r1, r5
 800aee4:	f000 f82e 	bl	800af44 <finite>
 800aee8:	b178      	cbz	r0, 800af0a <pow+0x9e>
 800aeea:	4632      	mov	r2, r6
 800aeec:	463b      	mov	r3, r7
 800aeee:	4630      	mov	r0, r6
 800aef0:	4639      	mov	r1, r7
 800aef2:	f7f5 fd8b 	bl	8000a0c <__aeabi_dcmpun>
 800aef6:	2800      	cmp	r0, #0
 800aef8:	d0e4      	beq.n	800aec4 <pow+0x58>
 800aefa:	f7ff fb07 	bl	800a50c <__errno>
 800aefe:	2321      	movs	r3, #33	@ 0x21
 800af00:	6003      	str	r3, [r0, #0]
 800af02:	4630      	mov	r0, r6
 800af04:	4639      	mov	r1, r7
 800af06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af0a:	2200      	movs	r2, #0
 800af0c:	2300      	movs	r3, #0
 800af0e:	4630      	mov	r0, r6
 800af10:	4639      	mov	r1, r7
 800af12:	f7f5 fd49 	bl	80009a8 <__aeabi_dcmpeq>
 800af16:	2800      	cmp	r0, #0
 800af18:	d0f3      	beq.n	800af02 <pow+0x96>
 800af1a:	4640      	mov	r0, r8
 800af1c:	4649      	mov	r1, r9
 800af1e:	f000 f811 	bl	800af44 <finite>
 800af22:	2800      	cmp	r0, #0
 800af24:	d0ed      	beq.n	800af02 <pow+0x96>
 800af26:	4620      	mov	r0, r4
 800af28:	4629      	mov	r1, r5
 800af2a:	f000 f80b 	bl	800af44 <finite>
 800af2e:	e7c8      	b.n	800aec2 <pow+0x56>
 800af30:	2600      	movs	r6, #0
 800af32:	4f01      	ldr	r7, [pc, #4]	@ (800af38 <pow+0xcc>)
 800af34:	e7e5      	b.n	800af02 <pow+0x96>
 800af36:	bf00      	nop
 800af38:	3ff00000 	.word	0x3ff00000

0800af3c <fabs>:
 800af3c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800af40:	4619      	mov	r1, r3
 800af42:	4770      	bx	lr

0800af44 <finite>:
 800af44:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 800af48:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800af4c:	0fc0      	lsrs	r0, r0, #31
 800af4e:	4770      	bx	lr

0800af50 <nan>:
 800af50:	2000      	movs	r0, #0
 800af52:	4901      	ldr	r1, [pc, #4]	@ (800af58 <nan+0x8>)
 800af54:	4770      	bx	lr
 800af56:	bf00      	nop
 800af58:	7ff80000 	.word	0x7ff80000
 800af5c:	00000000 	.word	0x00000000

0800af60 <__ieee754_asin>:
 800af60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af64:	4bc4      	ldr	r3, [pc, #784]	@ (800b278 <__ieee754_asin+0x318>)
 800af66:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800af6a:	b087      	sub	sp, #28
 800af6c:	429e      	cmp	r6, r3
 800af6e:	4604      	mov	r4, r0
 800af70:	460d      	mov	r5, r1
 800af72:	9101      	str	r1, [sp, #4]
 800af74:	d929      	bls.n	800afca <__ieee754_asin+0x6a>
 800af76:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800af7a:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800af7e:	4306      	orrs	r6, r0
 800af80:	d114      	bne.n	800afac <__ieee754_asin+0x4c>
 800af82:	a3a3      	add	r3, pc, #652	@ (adr r3, 800b210 <__ieee754_asin+0x2b0>)
 800af84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af88:	f7f5 faa6 	bl	80004d8 <__aeabi_dmul>
 800af8c:	a3a2      	add	r3, pc, #648	@ (adr r3, 800b218 <__ieee754_asin+0x2b8>)
 800af8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af92:	4606      	mov	r6, r0
 800af94:	460f      	mov	r7, r1
 800af96:	4620      	mov	r0, r4
 800af98:	4629      	mov	r1, r5
 800af9a:	f7f5 fa9d 	bl	80004d8 <__aeabi_dmul>
 800af9e:	4602      	mov	r2, r0
 800afa0:	460b      	mov	r3, r1
 800afa2:	4630      	mov	r0, r6
 800afa4:	4639      	mov	r1, r7
 800afa6:	f7f5 f8e1 	bl	800016c <__adddf3>
 800afaa:	e007      	b.n	800afbc <__ieee754_asin+0x5c>
 800afac:	4602      	mov	r2, r0
 800afae:	460b      	mov	r3, r1
 800afb0:	f7f5 f8da 	bl	8000168 <__aeabi_dsub>
 800afb4:	4602      	mov	r2, r0
 800afb6:	460b      	mov	r3, r1
 800afb8:	f7f5 fbb8 	bl	800072c <__aeabi_ddiv>
 800afbc:	4604      	mov	r4, r0
 800afbe:	460d      	mov	r5, r1
 800afc0:	4620      	mov	r0, r4
 800afc2:	4629      	mov	r1, r5
 800afc4:	b007      	add	sp, #28
 800afc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afca:	4bac      	ldr	r3, [pc, #688]	@ (800b27c <__ieee754_asin+0x31c>)
 800afcc:	429e      	cmp	r6, r3
 800afce:	d80e      	bhi.n	800afee <__ieee754_asin+0x8e>
 800afd0:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 800afd4:	f080 80ab 	bcs.w	800b12e <__ieee754_asin+0x1ce>
 800afd8:	a391      	add	r3, pc, #580	@ (adr r3, 800b220 <__ieee754_asin+0x2c0>)
 800afda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afde:	f7f5 f8c5 	bl	800016c <__adddf3>
 800afe2:	2200      	movs	r2, #0
 800afe4:	4ba6      	ldr	r3, [pc, #664]	@ (800b280 <__ieee754_asin+0x320>)
 800afe6:	f7f5 fd07 	bl	80009f8 <__aeabi_dcmpgt>
 800afea:	2800      	cmp	r0, #0
 800afec:	d1e8      	bne.n	800afc0 <__ieee754_asin+0x60>
 800afee:	4620      	mov	r0, r4
 800aff0:	4629      	mov	r1, r5
 800aff2:	f7ff ffa3 	bl	800af3c <fabs>
 800aff6:	4602      	mov	r2, r0
 800aff8:	460b      	mov	r3, r1
 800affa:	2000      	movs	r0, #0
 800affc:	49a0      	ldr	r1, [pc, #640]	@ (800b280 <__ieee754_asin+0x320>)
 800affe:	f7f5 f8b3 	bl	8000168 <__aeabi_dsub>
 800b002:	2200      	movs	r2, #0
 800b004:	4b9f      	ldr	r3, [pc, #636]	@ (800b284 <__ieee754_asin+0x324>)
 800b006:	f7f5 fa67 	bl	80004d8 <__aeabi_dmul>
 800b00a:	a387      	add	r3, pc, #540	@ (adr r3, 800b228 <__ieee754_asin+0x2c8>)
 800b00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b010:	4604      	mov	r4, r0
 800b012:	460d      	mov	r5, r1
 800b014:	f7f5 fa60 	bl	80004d8 <__aeabi_dmul>
 800b018:	a385      	add	r3, pc, #532	@ (adr r3, 800b230 <__ieee754_asin+0x2d0>)
 800b01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b01e:	f7f5 f8a5 	bl	800016c <__adddf3>
 800b022:	4622      	mov	r2, r4
 800b024:	462b      	mov	r3, r5
 800b026:	f7f5 fa57 	bl	80004d8 <__aeabi_dmul>
 800b02a:	a383      	add	r3, pc, #524	@ (adr r3, 800b238 <__ieee754_asin+0x2d8>)
 800b02c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b030:	f7f5 f89a 	bl	8000168 <__aeabi_dsub>
 800b034:	4622      	mov	r2, r4
 800b036:	462b      	mov	r3, r5
 800b038:	f7f5 fa4e 	bl	80004d8 <__aeabi_dmul>
 800b03c:	a380      	add	r3, pc, #512	@ (adr r3, 800b240 <__ieee754_asin+0x2e0>)
 800b03e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b042:	f7f5 f893 	bl	800016c <__adddf3>
 800b046:	4622      	mov	r2, r4
 800b048:	462b      	mov	r3, r5
 800b04a:	f7f5 fa45 	bl	80004d8 <__aeabi_dmul>
 800b04e:	a37e      	add	r3, pc, #504	@ (adr r3, 800b248 <__ieee754_asin+0x2e8>)
 800b050:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b054:	f7f5 f888 	bl	8000168 <__aeabi_dsub>
 800b058:	4622      	mov	r2, r4
 800b05a:	462b      	mov	r3, r5
 800b05c:	f7f5 fa3c 	bl	80004d8 <__aeabi_dmul>
 800b060:	a37b      	add	r3, pc, #492	@ (adr r3, 800b250 <__ieee754_asin+0x2f0>)
 800b062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b066:	f7f5 f881 	bl	800016c <__adddf3>
 800b06a:	4622      	mov	r2, r4
 800b06c:	462b      	mov	r3, r5
 800b06e:	f7f5 fa33 	bl	80004d8 <__aeabi_dmul>
 800b072:	a379      	add	r3, pc, #484	@ (adr r3, 800b258 <__ieee754_asin+0x2f8>)
 800b074:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b078:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b07c:	4620      	mov	r0, r4
 800b07e:	4629      	mov	r1, r5
 800b080:	f7f5 fa2a 	bl	80004d8 <__aeabi_dmul>
 800b084:	a376      	add	r3, pc, #472	@ (adr r3, 800b260 <__ieee754_asin+0x300>)
 800b086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b08a:	f7f5 f86d 	bl	8000168 <__aeabi_dsub>
 800b08e:	4622      	mov	r2, r4
 800b090:	462b      	mov	r3, r5
 800b092:	f7f5 fa21 	bl	80004d8 <__aeabi_dmul>
 800b096:	a374      	add	r3, pc, #464	@ (adr r3, 800b268 <__ieee754_asin+0x308>)
 800b098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b09c:	f7f5 f866 	bl	800016c <__adddf3>
 800b0a0:	4622      	mov	r2, r4
 800b0a2:	462b      	mov	r3, r5
 800b0a4:	f7f5 fa18 	bl	80004d8 <__aeabi_dmul>
 800b0a8:	a371      	add	r3, pc, #452	@ (adr r3, 800b270 <__ieee754_asin+0x310>)
 800b0aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0ae:	f7f5 f85b 	bl	8000168 <__aeabi_dsub>
 800b0b2:	4622      	mov	r2, r4
 800b0b4:	462b      	mov	r3, r5
 800b0b6:	f7f5 fa0f 	bl	80004d8 <__aeabi_dmul>
 800b0ba:	4b71      	ldr	r3, [pc, #452]	@ (800b280 <__ieee754_asin+0x320>)
 800b0bc:	2200      	movs	r2, #0
 800b0be:	f7f5 f855 	bl	800016c <__adddf3>
 800b0c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b0c6:	4620      	mov	r0, r4
 800b0c8:	4629      	mov	r1, r5
 800b0ca:	f001 f96f 	bl	800c3ac <__ieee754_sqrt>
 800b0ce:	4b6e      	ldr	r3, [pc, #440]	@ (800b288 <__ieee754_asin+0x328>)
 800b0d0:	4682      	mov	sl, r0
 800b0d2:	429e      	cmp	r6, r3
 800b0d4:	468b      	mov	fp, r1
 800b0d6:	f240 80d9 	bls.w	800b28c <__ieee754_asin+0x32c>
 800b0da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b0e2:	f7f5 fb23 	bl	800072c <__aeabi_ddiv>
 800b0e6:	4652      	mov	r2, sl
 800b0e8:	465b      	mov	r3, fp
 800b0ea:	f7f5 f9f5 	bl	80004d8 <__aeabi_dmul>
 800b0ee:	4652      	mov	r2, sl
 800b0f0:	465b      	mov	r3, fp
 800b0f2:	f7f5 f83b 	bl	800016c <__adddf3>
 800b0f6:	4602      	mov	r2, r0
 800b0f8:	460b      	mov	r3, r1
 800b0fa:	f7f5 f837 	bl	800016c <__adddf3>
 800b0fe:	a346      	add	r3, pc, #280	@ (adr r3, 800b218 <__ieee754_asin+0x2b8>)
 800b100:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b104:	f7f5 f830 	bl	8000168 <__aeabi_dsub>
 800b108:	4602      	mov	r2, r0
 800b10a:	460b      	mov	r3, r1
 800b10c:	a140      	add	r1, pc, #256	@ (adr r1, 800b210 <__ieee754_asin+0x2b0>)
 800b10e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b112:	f7f5 f829 	bl	8000168 <__aeabi_dsub>
 800b116:	9b01      	ldr	r3, [sp, #4]
 800b118:	4604      	mov	r4, r0
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	bfdc      	itt	le
 800b11e:	4602      	movle	r2, r0
 800b120:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 800b124:	460d      	mov	r5, r1
 800b126:	bfdc      	itt	le
 800b128:	4614      	movle	r4, r2
 800b12a:	461d      	movle	r5, r3
 800b12c:	e748      	b.n	800afc0 <__ieee754_asin+0x60>
 800b12e:	4602      	mov	r2, r0
 800b130:	460b      	mov	r3, r1
 800b132:	f7f5 f9d1 	bl	80004d8 <__aeabi_dmul>
 800b136:	a33c      	add	r3, pc, #240	@ (adr r3, 800b228 <__ieee754_asin+0x2c8>)
 800b138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b13c:	4606      	mov	r6, r0
 800b13e:	460f      	mov	r7, r1
 800b140:	f7f5 f9ca 	bl	80004d8 <__aeabi_dmul>
 800b144:	a33a      	add	r3, pc, #232	@ (adr r3, 800b230 <__ieee754_asin+0x2d0>)
 800b146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b14a:	f7f5 f80f 	bl	800016c <__adddf3>
 800b14e:	4632      	mov	r2, r6
 800b150:	463b      	mov	r3, r7
 800b152:	f7f5 f9c1 	bl	80004d8 <__aeabi_dmul>
 800b156:	a338      	add	r3, pc, #224	@ (adr r3, 800b238 <__ieee754_asin+0x2d8>)
 800b158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b15c:	f7f5 f804 	bl	8000168 <__aeabi_dsub>
 800b160:	4632      	mov	r2, r6
 800b162:	463b      	mov	r3, r7
 800b164:	f7f5 f9b8 	bl	80004d8 <__aeabi_dmul>
 800b168:	a335      	add	r3, pc, #212	@ (adr r3, 800b240 <__ieee754_asin+0x2e0>)
 800b16a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b16e:	f7f4 fffd 	bl	800016c <__adddf3>
 800b172:	4632      	mov	r2, r6
 800b174:	463b      	mov	r3, r7
 800b176:	f7f5 f9af 	bl	80004d8 <__aeabi_dmul>
 800b17a:	a333      	add	r3, pc, #204	@ (adr r3, 800b248 <__ieee754_asin+0x2e8>)
 800b17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b180:	f7f4 fff2 	bl	8000168 <__aeabi_dsub>
 800b184:	4632      	mov	r2, r6
 800b186:	463b      	mov	r3, r7
 800b188:	f7f5 f9a6 	bl	80004d8 <__aeabi_dmul>
 800b18c:	a330      	add	r3, pc, #192	@ (adr r3, 800b250 <__ieee754_asin+0x2f0>)
 800b18e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b192:	f7f4 ffeb 	bl	800016c <__adddf3>
 800b196:	4632      	mov	r2, r6
 800b198:	463b      	mov	r3, r7
 800b19a:	f7f5 f99d 	bl	80004d8 <__aeabi_dmul>
 800b19e:	a32e      	add	r3, pc, #184	@ (adr r3, 800b258 <__ieee754_asin+0x2f8>)
 800b1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1a4:	4680      	mov	r8, r0
 800b1a6:	4689      	mov	r9, r1
 800b1a8:	4630      	mov	r0, r6
 800b1aa:	4639      	mov	r1, r7
 800b1ac:	f7f5 f994 	bl	80004d8 <__aeabi_dmul>
 800b1b0:	a32b      	add	r3, pc, #172	@ (adr r3, 800b260 <__ieee754_asin+0x300>)
 800b1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1b6:	f7f4 ffd7 	bl	8000168 <__aeabi_dsub>
 800b1ba:	4632      	mov	r2, r6
 800b1bc:	463b      	mov	r3, r7
 800b1be:	f7f5 f98b 	bl	80004d8 <__aeabi_dmul>
 800b1c2:	a329      	add	r3, pc, #164	@ (adr r3, 800b268 <__ieee754_asin+0x308>)
 800b1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1c8:	f7f4 ffd0 	bl	800016c <__adddf3>
 800b1cc:	4632      	mov	r2, r6
 800b1ce:	463b      	mov	r3, r7
 800b1d0:	f7f5 f982 	bl	80004d8 <__aeabi_dmul>
 800b1d4:	a326      	add	r3, pc, #152	@ (adr r3, 800b270 <__ieee754_asin+0x310>)
 800b1d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1da:	f7f4 ffc5 	bl	8000168 <__aeabi_dsub>
 800b1de:	4632      	mov	r2, r6
 800b1e0:	463b      	mov	r3, r7
 800b1e2:	f7f5 f979 	bl	80004d8 <__aeabi_dmul>
 800b1e6:	2200      	movs	r2, #0
 800b1e8:	4b25      	ldr	r3, [pc, #148]	@ (800b280 <__ieee754_asin+0x320>)
 800b1ea:	f7f4 ffbf 	bl	800016c <__adddf3>
 800b1ee:	4602      	mov	r2, r0
 800b1f0:	460b      	mov	r3, r1
 800b1f2:	4640      	mov	r0, r8
 800b1f4:	4649      	mov	r1, r9
 800b1f6:	f7f5 fa99 	bl	800072c <__aeabi_ddiv>
 800b1fa:	4622      	mov	r2, r4
 800b1fc:	462b      	mov	r3, r5
 800b1fe:	f7f5 f96b 	bl	80004d8 <__aeabi_dmul>
 800b202:	4602      	mov	r2, r0
 800b204:	460b      	mov	r3, r1
 800b206:	4620      	mov	r0, r4
 800b208:	4629      	mov	r1, r5
 800b20a:	e6cc      	b.n	800afa6 <__ieee754_asin+0x46>
 800b20c:	f3af 8000 	nop.w
 800b210:	54442d18 	.word	0x54442d18
 800b214:	3ff921fb 	.word	0x3ff921fb
 800b218:	33145c07 	.word	0x33145c07
 800b21c:	3c91a626 	.word	0x3c91a626
 800b220:	8800759c 	.word	0x8800759c
 800b224:	7e37e43c 	.word	0x7e37e43c
 800b228:	0dfdf709 	.word	0x0dfdf709
 800b22c:	3f023de1 	.word	0x3f023de1
 800b230:	7501b288 	.word	0x7501b288
 800b234:	3f49efe0 	.word	0x3f49efe0
 800b238:	b5688f3b 	.word	0xb5688f3b
 800b23c:	3fa48228 	.word	0x3fa48228
 800b240:	0e884455 	.word	0x0e884455
 800b244:	3fc9c155 	.word	0x3fc9c155
 800b248:	03eb6f7d 	.word	0x03eb6f7d
 800b24c:	3fd4d612 	.word	0x3fd4d612
 800b250:	55555555 	.word	0x55555555
 800b254:	3fc55555 	.word	0x3fc55555
 800b258:	b12e9282 	.word	0xb12e9282
 800b25c:	3fb3b8c5 	.word	0x3fb3b8c5
 800b260:	1b8d0159 	.word	0x1b8d0159
 800b264:	3fe6066c 	.word	0x3fe6066c
 800b268:	9c598ac8 	.word	0x9c598ac8
 800b26c:	40002ae5 	.word	0x40002ae5
 800b270:	1c8a2d4b 	.word	0x1c8a2d4b
 800b274:	40033a27 	.word	0x40033a27
 800b278:	3fefffff 	.word	0x3fefffff
 800b27c:	3fdfffff 	.word	0x3fdfffff
 800b280:	3ff00000 	.word	0x3ff00000
 800b284:	3fe00000 	.word	0x3fe00000
 800b288:	3fef3332 	.word	0x3fef3332
 800b28c:	4602      	mov	r2, r0
 800b28e:	460b      	mov	r3, r1
 800b290:	f7f4 ff6c 	bl	800016c <__adddf3>
 800b294:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b298:	4606      	mov	r6, r0
 800b29a:	460f      	mov	r7, r1
 800b29c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2a0:	f7f5 fa44 	bl	800072c <__aeabi_ddiv>
 800b2a4:	4602      	mov	r2, r0
 800b2a6:	460b      	mov	r3, r1
 800b2a8:	4630      	mov	r0, r6
 800b2aa:	4639      	mov	r1, r7
 800b2ac:	f7f5 f914 	bl	80004d8 <__aeabi_dmul>
 800b2b0:	f04f 0800 	mov.w	r8, #0
 800b2b4:	4606      	mov	r6, r0
 800b2b6:	460f      	mov	r7, r1
 800b2b8:	4642      	mov	r2, r8
 800b2ba:	465b      	mov	r3, fp
 800b2bc:	4640      	mov	r0, r8
 800b2be:	4659      	mov	r1, fp
 800b2c0:	f7f5 f90a 	bl	80004d8 <__aeabi_dmul>
 800b2c4:	4602      	mov	r2, r0
 800b2c6:	460b      	mov	r3, r1
 800b2c8:	4620      	mov	r0, r4
 800b2ca:	4629      	mov	r1, r5
 800b2cc:	f7f4 ff4c 	bl	8000168 <__aeabi_dsub>
 800b2d0:	4642      	mov	r2, r8
 800b2d2:	4604      	mov	r4, r0
 800b2d4:	460d      	mov	r5, r1
 800b2d6:	465b      	mov	r3, fp
 800b2d8:	4650      	mov	r0, sl
 800b2da:	4659      	mov	r1, fp
 800b2dc:	f7f4 ff46 	bl	800016c <__adddf3>
 800b2e0:	4602      	mov	r2, r0
 800b2e2:	460b      	mov	r3, r1
 800b2e4:	4620      	mov	r0, r4
 800b2e6:	4629      	mov	r1, r5
 800b2e8:	f7f5 fa20 	bl	800072c <__aeabi_ddiv>
 800b2ec:	4602      	mov	r2, r0
 800b2ee:	460b      	mov	r3, r1
 800b2f0:	f7f4 ff3c 	bl	800016c <__adddf3>
 800b2f4:	4602      	mov	r2, r0
 800b2f6:	460b      	mov	r3, r1
 800b2f8:	a113      	add	r1, pc, #76	@ (adr r1, 800b348 <__ieee754_asin+0x3e8>)
 800b2fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2fe:	f7f4 ff33 	bl	8000168 <__aeabi_dsub>
 800b302:	4602      	mov	r2, r0
 800b304:	460b      	mov	r3, r1
 800b306:	4630      	mov	r0, r6
 800b308:	4639      	mov	r1, r7
 800b30a:	f7f4 ff2d 	bl	8000168 <__aeabi_dsub>
 800b30e:	4642      	mov	r2, r8
 800b310:	4604      	mov	r4, r0
 800b312:	460d      	mov	r5, r1
 800b314:	465b      	mov	r3, fp
 800b316:	4640      	mov	r0, r8
 800b318:	4659      	mov	r1, fp
 800b31a:	f7f4 ff27 	bl	800016c <__adddf3>
 800b31e:	4602      	mov	r2, r0
 800b320:	460b      	mov	r3, r1
 800b322:	a10b      	add	r1, pc, #44	@ (adr r1, 800b350 <__ieee754_asin+0x3f0>)
 800b324:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b328:	f7f4 ff1e 	bl	8000168 <__aeabi_dsub>
 800b32c:	4602      	mov	r2, r0
 800b32e:	460b      	mov	r3, r1
 800b330:	4620      	mov	r0, r4
 800b332:	4629      	mov	r1, r5
 800b334:	f7f4 ff18 	bl	8000168 <__aeabi_dsub>
 800b338:	4602      	mov	r2, r0
 800b33a:	460b      	mov	r3, r1
 800b33c:	a104      	add	r1, pc, #16	@ (adr r1, 800b350 <__ieee754_asin+0x3f0>)
 800b33e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b342:	e6e6      	b.n	800b112 <__ieee754_asin+0x1b2>
 800b344:	f3af 8000 	nop.w
 800b348:	33145c07 	.word	0x33145c07
 800b34c:	3c91a626 	.word	0x3c91a626
 800b350:	54442d18 	.word	0x54442d18
 800b354:	3fe921fb 	.word	0x3fe921fb

0800b358 <__ieee754_atan2>:
 800b358:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b35c:	4617      	mov	r7, r2
 800b35e:	4690      	mov	r8, r2
 800b360:	4699      	mov	r9, r3
 800b362:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b366:	427b      	negs	r3, r7
 800b368:	f8df a184 	ldr.w	sl, [pc, #388]	@ 800b4f0 <__ieee754_atan2+0x198>
 800b36c:	433b      	orrs	r3, r7
 800b36e:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800b372:	4553      	cmp	r3, sl
 800b374:	4604      	mov	r4, r0
 800b376:	460d      	mov	r5, r1
 800b378:	d809      	bhi.n	800b38e <__ieee754_atan2+0x36>
 800b37a:	4246      	negs	r6, r0
 800b37c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b380:	4306      	orrs	r6, r0
 800b382:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800b386:	4556      	cmp	r6, sl
 800b388:	468e      	mov	lr, r1
 800b38a:	4683      	mov	fp, r0
 800b38c:	d908      	bls.n	800b3a0 <__ieee754_atan2+0x48>
 800b38e:	4642      	mov	r2, r8
 800b390:	464b      	mov	r3, r9
 800b392:	4620      	mov	r0, r4
 800b394:	4629      	mov	r1, r5
 800b396:	f7f4 fee9 	bl	800016c <__adddf3>
 800b39a:	4604      	mov	r4, r0
 800b39c:	460d      	mov	r5, r1
 800b39e:	e016      	b.n	800b3ce <__ieee754_atan2+0x76>
 800b3a0:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 800b3a4:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800b3a8:	433e      	orrs	r6, r7
 800b3aa:	d103      	bne.n	800b3b4 <__ieee754_atan2+0x5c>
 800b3ac:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3b0:	f000 bdd2 	b.w	800bf58 <atan>
 800b3b4:	ea4f 76a9 	mov.w	r6, r9, asr #30
 800b3b8:	f006 0602 	and.w	r6, r6, #2
 800b3bc:	ea53 0b0b 	orrs.w	fp, r3, fp
 800b3c0:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800b3c4:	d107      	bne.n	800b3d6 <__ieee754_atan2+0x7e>
 800b3c6:	2e02      	cmp	r6, #2
 800b3c8:	d064      	beq.n	800b494 <__ieee754_atan2+0x13c>
 800b3ca:	2e03      	cmp	r6, #3
 800b3cc:	d066      	beq.n	800b49c <__ieee754_atan2+0x144>
 800b3ce:	4620      	mov	r0, r4
 800b3d0:	4629      	mov	r1, r5
 800b3d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3d6:	4317      	orrs	r7, r2
 800b3d8:	d106      	bne.n	800b3e8 <__ieee754_atan2+0x90>
 800b3da:	f1be 0f00 	cmp.w	lr, #0
 800b3de:	db68      	blt.n	800b4b2 <__ieee754_atan2+0x15a>
 800b3e0:	a537      	add	r5, pc, #220	@ (adr r5, 800b4c0 <__ieee754_atan2+0x168>)
 800b3e2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b3e6:	e7f2      	b.n	800b3ce <__ieee754_atan2+0x76>
 800b3e8:	4552      	cmp	r2, sl
 800b3ea:	d10f      	bne.n	800b40c <__ieee754_atan2+0xb4>
 800b3ec:	4293      	cmp	r3, r2
 800b3ee:	f106 36ff 	add.w	r6, r6, #4294967295
 800b3f2:	d107      	bne.n	800b404 <__ieee754_atan2+0xac>
 800b3f4:	2e02      	cmp	r6, #2
 800b3f6:	d855      	bhi.n	800b4a4 <__ieee754_atan2+0x14c>
 800b3f8:	4b3e      	ldr	r3, [pc, #248]	@ (800b4f4 <__ieee754_atan2+0x19c>)
 800b3fa:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b3fe:	e9d3 4500 	ldrd	r4, r5, [r3]
 800b402:	e7e4      	b.n	800b3ce <__ieee754_atan2+0x76>
 800b404:	2e02      	cmp	r6, #2
 800b406:	d851      	bhi.n	800b4ac <__ieee754_atan2+0x154>
 800b408:	4b3b      	ldr	r3, [pc, #236]	@ (800b4f8 <__ieee754_atan2+0x1a0>)
 800b40a:	e7f6      	b.n	800b3fa <__ieee754_atan2+0xa2>
 800b40c:	4553      	cmp	r3, sl
 800b40e:	d0e4      	beq.n	800b3da <__ieee754_atan2+0x82>
 800b410:	1a9b      	subs	r3, r3, r2
 800b412:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800b416:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b41a:	da21      	bge.n	800b460 <__ieee754_atan2+0x108>
 800b41c:	f1b9 0f00 	cmp.w	r9, #0
 800b420:	da01      	bge.n	800b426 <__ieee754_atan2+0xce>
 800b422:	323c      	adds	r2, #60	@ 0x3c
 800b424:	db20      	blt.n	800b468 <__ieee754_atan2+0x110>
 800b426:	4642      	mov	r2, r8
 800b428:	464b      	mov	r3, r9
 800b42a:	4620      	mov	r0, r4
 800b42c:	4629      	mov	r1, r5
 800b42e:	f7f5 f97d 	bl	800072c <__aeabi_ddiv>
 800b432:	f7ff fd83 	bl	800af3c <fabs>
 800b436:	f000 fd8f 	bl	800bf58 <atan>
 800b43a:	4604      	mov	r4, r0
 800b43c:	460d      	mov	r5, r1
 800b43e:	2e01      	cmp	r6, #1
 800b440:	d015      	beq.n	800b46e <__ieee754_atan2+0x116>
 800b442:	2e02      	cmp	r6, #2
 800b444:	d017      	beq.n	800b476 <__ieee754_atan2+0x11e>
 800b446:	2e00      	cmp	r6, #0
 800b448:	d0c1      	beq.n	800b3ce <__ieee754_atan2+0x76>
 800b44a:	a31f      	add	r3, pc, #124	@ (adr r3, 800b4c8 <__ieee754_atan2+0x170>)
 800b44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b450:	4620      	mov	r0, r4
 800b452:	4629      	mov	r1, r5
 800b454:	f7f4 fe88 	bl	8000168 <__aeabi_dsub>
 800b458:	a31d      	add	r3, pc, #116	@ (adr r3, 800b4d0 <__ieee754_atan2+0x178>)
 800b45a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b45e:	e016      	b.n	800b48e <__ieee754_atan2+0x136>
 800b460:	a517      	add	r5, pc, #92	@ (adr r5, 800b4c0 <__ieee754_atan2+0x168>)
 800b462:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b466:	e7ea      	b.n	800b43e <__ieee754_atan2+0xe6>
 800b468:	2400      	movs	r4, #0
 800b46a:	2500      	movs	r5, #0
 800b46c:	e7e7      	b.n	800b43e <__ieee754_atan2+0xe6>
 800b46e:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800b472:	461d      	mov	r5, r3
 800b474:	e7ab      	b.n	800b3ce <__ieee754_atan2+0x76>
 800b476:	a314      	add	r3, pc, #80	@ (adr r3, 800b4c8 <__ieee754_atan2+0x170>)
 800b478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b47c:	4620      	mov	r0, r4
 800b47e:	4629      	mov	r1, r5
 800b480:	f7f4 fe72 	bl	8000168 <__aeabi_dsub>
 800b484:	4602      	mov	r2, r0
 800b486:	460b      	mov	r3, r1
 800b488:	a111      	add	r1, pc, #68	@ (adr r1, 800b4d0 <__ieee754_atan2+0x178>)
 800b48a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b48e:	f7f4 fe6b 	bl	8000168 <__aeabi_dsub>
 800b492:	e782      	b.n	800b39a <__ieee754_atan2+0x42>
 800b494:	a50e      	add	r5, pc, #56	@ (adr r5, 800b4d0 <__ieee754_atan2+0x178>)
 800b496:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b49a:	e798      	b.n	800b3ce <__ieee754_atan2+0x76>
 800b49c:	a50e      	add	r5, pc, #56	@ (adr r5, 800b4d8 <__ieee754_atan2+0x180>)
 800b49e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b4a2:	e794      	b.n	800b3ce <__ieee754_atan2+0x76>
 800b4a4:	a50e      	add	r5, pc, #56	@ (adr r5, 800b4e0 <__ieee754_atan2+0x188>)
 800b4a6:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b4aa:	e790      	b.n	800b3ce <__ieee754_atan2+0x76>
 800b4ac:	2400      	movs	r4, #0
 800b4ae:	2500      	movs	r5, #0
 800b4b0:	e78d      	b.n	800b3ce <__ieee754_atan2+0x76>
 800b4b2:	a50d      	add	r5, pc, #52	@ (adr r5, 800b4e8 <__ieee754_atan2+0x190>)
 800b4b4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b4b8:	e789      	b.n	800b3ce <__ieee754_atan2+0x76>
 800b4ba:	bf00      	nop
 800b4bc:	f3af 8000 	nop.w
 800b4c0:	54442d18 	.word	0x54442d18
 800b4c4:	3ff921fb 	.word	0x3ff921fb
 800b4c8:	33145c07 	.word	0x33145c07
 800b4cc:	3ca1a626 	.word	0x3ca1a626
 800b4d0:	54442d18 	.word	0x54442d18
 800b4d4:	400921fb 	.word	0x400921fb
 800b4d8:	54442d18 	.word	0x54442d18
 800b4dc:	c00921fb 	.word	0xc00921fb
 800b4e0:	54442d18 	.word	0x54442d18
 800b4e4:	3fe921fb 	.word	0x3fe921fb
 800b4e8:	54442d18 	.word	0x54442d18
 800b4ec:	bff921fb 	.word	0xbff921fb
 800b4f0:	7ff00000 	.word	0x7ff00000
 800b4f4:	0800d958 	.word	0x0800d958
 800b4f8:	0800d940 	.word	0x0800d940
 800b4fc:	00000000 	.word	0x00000000

0800b500 <__ieee754_pow>:
 800b500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b504:	b091      	sub	sp, #68	@ 0x44
 800b506:	e9cd 2300 	strd	r2, r3, [sp]
 800b50a:	468b      	mov	fp, r1
 800b50c:	e9dd 1800 	ldrd	r1, r8, [sp]
 800b510:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 800b514:	4682      	mov	sl, r0
 800b516:	ea57 0001 	orrs.w	r0, r7, r1
 800b51a:	d112      	bne.n	800b542 <__ieee754_pow+0x42>
 800b51c:	4653      	mov	r3, sl
 800b51e:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 800b522:	18db      	adds	r3, r3, r3
 800b524:	4152      	adcs	r2, r2
 800b526:	4298      	cmp	r0, r3
 800b528:	4b93      	ldr	r3, [pc, #588]	@ (800b778 <__ieee754_pow+0x278>)
 800b52a:	4193      	sbcs	r3, r2
 800b52c:	f080 84cd 	bcs.w	800beca <__ieee754_pow+0x9ca>
 800b530:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b534:	4650      	mov	r0, sl
 800b536:	4659      	mov	r1, fp
 800b538:	f7f4 fe18 	bl	800016c <__adddf3>
 800b53c:	b011      	add	sp, #68	@ 0x44
 800b53e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b542:	4b8e      	ldr	r3, [pc, #568]	@ (800b77c <__ieee754_pow+0x27c>)
 800b544:	f02b 4500 	bic.w	r5, fp, #2147483648	@ 0x80000000
 800b548:	429d      	cmp	r5, r3
 800b54a:	465e      	mov	r6, fp
 800b54c:	46d1      	mov	r9, sl
 800b54e:	d80b      	bhi.n	800b568 <__ieee754_pow+0x68>
 800b550:	d105      	bne.n	800b55e <__ieee754_pow+0x5e>
 800b552:	f1ba 0f00 	cmp.w	sl, #0
 800b556:	d1eb      	bne.n	800b530 <__ieee754_pow+0x30>
 800b558:	42af      	cmp	r7, r5
 800b55a:	d8e9      	bhi.n	800b530 <__ieee754_pow+0x30>
 800b55c:	e001      	b.n	800b562 <__ieee754_pow+0x62>
 800b55e:	429f      	cmp	r7, r3
 800b560:	d802      	bhi.n	800b568 <__ieee754_pow+0x68>
 800b562:	429f      	cmp	r7, r3
 800b564:	d10f      	bne.n	800b586 <__ieee754_pow+0x86>
 800b566:	b171      	cbz	r1, 800b586 <__ieee754_pow+0x86>
 800b568:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800b56c:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800b570:	ea56 0609 	orrs.w	r6, r6, r9
 800b574:	d1dc      	bne.n	800b530 <__ieee754_pow+0x30>
 800b576:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b57a:	18db      	adds	r3, r3, r3
 800b57c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800b580:	4152      	adcs	r2, r2
 800b582:	429e      	cmp	r6, r3
 800b584:	e7d0      	b.n	800b528 <__ieee754_pow+0x28>
 800b586:	2e00      	cmp	r6, #0
 800b588:	462b      	mov	r3, r5
 800b58a:	da42      	bge.n	800b612 <__ieee754_pow+0x112>
 800b58c:	4a7c      	ldr	r2, [pc, #496]	@ (800b780 <__ieee754_pow+0x280>)
 800b58e:	4297      	cmp	r7, r2
 800b590:	d856      	bhi.n	800b640 <__ieee754_pow+0x140>
 800b592:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800b596:	4297      	cmp	r7, r2
 800b598:	f240 84a6 	bls.w	800bee8 <__ieee754_pow+0x9e8>
 800b59c:	153a      	asrs	r2, r7, #20
 800b59e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800b5a2:	2a14      	cmp	r2, #20
 800b5a4:	dd18      	ble.n	800b5d8 <__ieee754_pow+0xd8>
 800b5a6:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800b5aa:	fa21 f402 	lsr.w	r4, r1, r2
 800b5ae:	fa04 f202 	lsl.w	r2, r4, r2
 800b5b2:	428a      	cmp	r2, r1
 800b5b4:	f040 8498 	bne.w	800bee8 <__ieee754_pow+0x9e8>
 800b5b8:	f004 0401 	and.w	r4, r4, #1
 800b5bc:	f1c4 0402 	rsb	r4, r4, #2
 800b5c0:	2900      	cmp	r1, #0
 800b5c2:	d159      	bne.n	800b678 <__ieee754_pow+0x178>
 800b5c4:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 800b5c8:	d149      	bne.n	800b65e <__ieee754_pow+0x15e>
 800b5ca:	4652      	mov	r2, sl
 800b5cc:	465b      	mov	r3, fp
 800b5ce:	4650      	mov	r0, sl
 800b5d0:	4659      	mov	r1, fp
 800b5d2:	f7f4 ff81 	bl	80004d8 <__aeabi_dmul>
 800b5d6:	e7b1      	b.n	800b53c <__ieee754_pow+0x3c>
 800b5d8:	2900      	cmp	r1, #0
 800b5da:	d14c      	bne.n	800b676 <__ieee754_pow+0x176>
 800b5dc:	f1c2 0214 	rsb	r2, r2, #20
 800b5e0:	fa47 f402 	asr.w	r4, r7, r2
 800b5e4:	fa04 f202 	lsl.w	r2, r4, r2
 800b5e8:	42ba      	cmp	r2, r7
 800b5ea:	f040 847a 	bne.w	800bee2 <__ieee754_pow+0x9e2>
 800b5ee:	f004 0401 	and.w	r4, r4, #1
 800b5f2:	f1c4 0402 	rsb	r4, r4, #2
 800b5f6:	4a63      	ldr	r2, [pc, #396]	@ (800b784 <__ieee754_pow+0x284>)
 800b5f8:	4297      	cmp	r7, r2
 800b5fa:	d1e3      	bne.n	800b5c4 <__ieee754_pow+0xc4>
 800b5fc:	f1b8 0f00 	cmp.w	r8, #0
 800b600:	f280 846b 	bge.w	800beda <__ieee754_pow+0x9da>
 800b604:	4652      	mov	r2, sl
 800b606:	465b      	mov	r3, fp
 800b608:	2000      	movs	r0, #0
 800b60a:	495e      	ldr	r1, [pc, #376]	@ (800b784 <__ieee754_pow+0x284>)
 800b60c:	f7f5 f88e 	bl	800072c <__aeabi_ddiv>
 800b610:	e794      	b.n	800b53c <__ieee754_pow+0x3c>
 800b612:	2400      	movs	r4, #0
 800b614:	bb81      	cbnz	r1, 800b678 <__ieee754_pow+0x178>
 800b616:	4a59      	ldr	r2, [pc, #356]	@ (800b77c <__ieee754_pow+0x27c>)
 800b618:	4297      	cmp	r7, r2
 800b61a:	d1ec      	bne.n	800b5f6 <__ieee754_pow+0xf6>
 800b61c:	f105 4340 	add.w	r3, r5, #3221225472	@ 0xc0000000
 800b620:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 800b624:	ea53 0309 	orrs.w	r3, r3, r9
 800b628:	f000 844f 	beq.w	800beca <__ieee754_pow+0x9ca>
 800b62c:	4b56      	ldr	r3, [pc, #344]	@ (800b788 <__ieee754_pow+0x288>)
 800b62e:	429d      	cmp	r5, r3
 800b630:	d908      	bls.n	800b644 <__ieee754_pow+0x144>
 800b632:	f1b8 0f00 	cmp.w	r8, #0
 800b636:	f280 844c 	bge.w	800bed2 <__ieee754_pow+0x9d2>
 800b63a:	2000      	movs	r0, #0
 800b63c:	2100      	movs	r1, #0
 800b63e:	e77d      	b.n	800b53c <__ieee754_pow+0x3c>
 800b640:	2402      	movs	r4, #2
 800b642:	e7e7      	b.n	800b614 <__ieee754_pow+0x114>
 800b644:	f1b8 0f00 	cmp.w	r8, #0
 800b648:	f04f 0000 	mov.w	r0, #0
 800b64c:	f04f 0100 	mov.w	r1, #0
 800b650:	f6bf af74 	bge.w	800b53c <__ieee754_pow+0x3c>
 800b654:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b658:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b65c:	e76e      	b.n	800b53c <__ieee754_pow+0x3c>
 800b65e:	4a4b      	ldr	r2, [pc, #300]	@ (800b78c <__ieee754_pow+0x28c>)
 800b660:	4590      	cmp	r8, r2
 800b662:	d109      	bne.n	800b678 <__ieee754_pow+0x178>
 800b664:	2e00      	cmp	r6, #0
 800b666:	db07      	blt.n	800b678 <__ieee754_pow+0x178>
 800b668:	4650      	mov	r0, sl
 800b66a:	4659      	mov	r1, fp
 800b66c:	b011      	add	sp, #68	@ 0x44
 800b66e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b672:	f000 be9b 	b.w	800c3ac <__ieee754_sqrt>
 800b676:	2400      	movs	r4, #0
 800b678:	4650      	mov	r0, sl
 800b67a:	4659      	mov	r1, fp
 800b67c:	9302      	str	r3, [sp, #8]
 800b67e:	f7ff fc5d 	bl	800af3c <fabs>
 800b682:	9b02      	ldr	r3, [sp, #8]
 800b684:	f1b9 0f00 	cmp.w	r9, #0
 800b688:	d127      	bne.n	800b6da <__ieee754_pow+0x1da>
 800b68a:	4a3e      	ldr	r2, [pc, #248]	@ (800b784 <__ieee754_pow+0x284>)
 800b68c:	f026 4c40 	bic.w	ip, r6, #3221225472	@ 0xc0000000
 800b690:	4594      	cmp	ip, r2
 800b692:	d000      	beq.n	800b696 <__ieee754_pow+0x196>
 800b694:	bb0d      	cbnz	r5, 800b6da <__ieee754_pow+0x1da>
 800b696:	f1b8 0f00 	cmp.w	r8, #0
 800b69a:	da05      	bge.n	800b6a8 <__ieee754_pow+0x1a8>
 800b69c:	4602      	mov	r2, r0
 800b69e:	460b      	mov	r3, r1
 800b6a0:	2000      	movs	r0, #0
 800b6a2:	4938      	ldr	r1, [pc, #224]	@ (800b784 <__ieee754_pow+0x284>)
 800b6a4:	f7f5 f842 	bl	800072c <__aeabi_ddiv>
 800b6a8:	2e00      	cmp	r6, #0
 800b6aa:	f6bf af47 	bge.w	800b53c <__ieee754_pow+0x3c>
 800b6ae:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800b6b2:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800b6b6:	4325      	orrs	r5, r4
 800b6b8:	d108      	bne.n	800b6cc <__ieee754_pow+0x1cc>
 800b6ba:	4602      	mov	r2, r0
 800b6bc:	460b      	mov	r3, r1
 800b6be:	4610      	mov	r0, r2
 800b6c0:	4619      	mov	r1, r3
 800b6c2:	f7f4 fd51 	bl	8000168 <__aeabi_dsub>
 800b6c6:	4602      	mov	r2, r0
 800b6c8:	460b      	mov	r3, r1
 800b6ca:	e79f      	b.n	800b60c <__ieee754_pow+0x10c>
 800b6cc:	2c01      	cmp	r4, #1
 800b6ce:	f47f af35 	bne.w	800b53c <__ieee754_pow+0x3c>
 800b6d2:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b6d6:	4619      	mov	r1, r3
 800b6d8:	e730      	b.n	800b53c <__ieee754_pow+0x3c>
 800b6da:	0ff2      	lsrs	r2, r6, #31
 800b6dc:	3a01      	subs	r2, #1
 800b6de:	ea52 0c04 	orrs.w	ip, r2, r4
 800b6e2:	d102      	bne.n	800b6ea <__ieee754_pow+0x1ea>
 800b6e4:	4652      	mov	r2, sl
 800b6e6:	465b      	mov	r3, fp
 800b6e8:	e7e9      	b.n	800b6be <__ieee754_pow+0x1be>
 800b6ea:	f04f 0900 	mov.w	r9, #0
 800b6ee:	3c01      	subs	r4, #1
 800b6f0:	4314      	orrs	r4, r2
 800b6f2:	bf14      	ite	ne
 800b6f4:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 800b784 <__ieee754_pow+0x284>
 800b6f8:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 800b790 <__ieee754_pow+0x290>
 800b6fc:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 800b700:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 800b704:	f240 8104 	bls.w	800b910 <__ieee754_pow+0x410>
 800b708:	4b22      	ldr	r3, [pc, #136]	@ (800b794 <__ieee754_pow+0x294>)
 800b70a:	429f      	cmp	r7, r3
 800b70c:	4b1e      	ldr	r3, [pc, #120]	@ (800b788 <__ieee754_pow+0x288>)
 800b70e:	d913      	bls.n	800b738 <__ieee754_pow+0x238>
 800b710:	429d      	cmp	r5, r3
 800b712:	d808      	bhi.n	800b726 <__ieee754_pow+0x226>
 800b714:	f1b8 0f00 	cmp.w	r8, #0
 800b718:	da08      	bge.n	800b72c <__ieee754_pow+0x22c>
 800b71a:	2000      	movs	r0, #0
 800b71c:	b011      	add	sp, #68	@ 0x44
 800b71e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b722:	f000 be3d 	b.w	800c3a0 <__math_oflow>
 800b726:	f1b8 0f00 	cmp.w	r8, #0
 800b72a:	dcf6      	bgt.n	800b71a <__ieee754_pow+0x21a>
 800b72c:	2000      	movs	r0, #0
 800b72e:	b011      	add	sp, #68	@ 0x44
 800b730:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b734:	f000 be2f 	b.w	800c396 <__math_uflow>
 800b738:	429d      	cmp	r5, r3
 800b73a:	d20c      	bcs.n	800b756 <__ieee754_pow+0x256>
 800b73c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b740:	2200      	movs	r2, #0
 800b742:	2300      	movs	r3, #0
 800b744:	f7f5 f93a 	bl	80009bc <__aeabi_dcmplt>
 800b748:	3800      	subs	r0, #0
 800b74a:	bf18      	it	ne
 800b74c:	2001      	movne	r0, #1
 800b74e:	f1b8 0f00 	cmp.w	r8, #0
 800b752:	daec      	bge.n	800b72e <__ieee754_pow+0x22e>
 800b754:	e7e2      	b.n	800b71c <__ieee754_pow+0x21c>
 800b756:	4b0b      	ldr	r3, [pc, #44]	@ (800b784 <__ieee754_pow+0x284>)
 800b758:	2200      	movs	r2, #0
 800b75a:	429d      	cmp	r5, r3
 800b75c:	d91c      	bls.n	800b798 <__ieee754_pow+0x298>
 800b75e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b762:	2300      	movs	r3, #0
 800b764:	f7f5 f92a 	bl	80009bc <__aeabi_dcmplt>
 800b768:	3800      	subs	r0, #0
 800b76a:	bf18      	it	ne
 800b76c:	2001      	movne	r0, #1
 800b76e:	f1b8 0f00 	cmp.w	r8, #0
 800b772:	dcd3      	bgt.n	800b71c <__ieee754_pow+0x21c>
 800b774:	e7db      	b.n	800b72e <__ieee754_pow+0x22e>
 800b776:	bf00      	nop
 800b778:	fff00000 	.word	0xfff00000
 800b77c:	7ff00000 	.word	0x7ff00000
 800b780:	433fffff 	.word	0x433fffff
 800b784:	3ff00000 	.word	0x3ff00000
 800b788:	3fefffff 	.word	0x3fefffff
 800b78c:	3fe00000 	.word	0x3fe00000
 800b790:	bff00000 	.word	0xbff00000
 800b794:	43f00000 	.word	0x43f00000
 800b798:	4b59      	ldr	r3, [pc, #356]	@ (800b900 <__ieee754_pow+0x400>)
 800b79a:	f7f4 fce5 	bl	8000168 <__aeabi_dsub>
 800b79e:	a350      	add	r3, pc, #320	@ (adr r3, 800b8e0 <__ieee754_pow+0x3e0>)
 800b7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7a4:	4604      	mov	r4, r0
 800b7a6:	460d      	mov	r5, r1
 800b7a8:	f7f4 fe96 	bl	80004d8 <__aeabi_dmul>
 800b7ac:	a34e      	add	r3, pc, #312	@ (adr r3, 800b8e8 <__ieee754_pow+0x3e8>)
 800b7ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7b2:	4606      	mov	r6, r0
 800b7b4:	460f      	mov	r7, r1
 800b7b6:	4620      	mov	r0, r4
 800b7b8:	4629      	mov	r1, r5
 800b7ba:	f7f4 fe8d 	bl	80004d8 <__aeabi_dmul>
 800b7be:	2200      	movs	r2, #0
 800b7c0:	4682      	mov	sl, r0
 800b7c2:	468b      	mov	fp, r1
 800b7c4:	4620      	mov	r0, r4
 800b7c6:	4629      	mov	r1, r5
 800b7c8:	4b4e      	ldr	r3, [pc, #312]	@ (800b904 <__ieee754_pow+0x404>)
 800b7ca:	f7f4 fe85 	bl	80004d8 <__aeabi_dmul>
 800b7ce:	4602      	mov	r2, r0
 800b7d0:	460b      	mov	r3, r1
 800b7d2:	a147      	add	r1, pc, #284	@ (adr r1, 800b8f0 <__ieee754_pow+0x3f0>)
 800b7d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b7d8:	f7f4 fcc6 	bl	8000168 <__aeabi_dsub>
 800b7dc:	4622      	mov	r2, r4
 800b7de:	462b      	mov	r3, r5
 800b7e0:	f7f4 fe7a 	bl	80004d8 <__aeabi_dmul>
 800b7e4:	4602      	mov	r2, r0
 800b7e6:	460b      	mov	r3, r1
 800b7e8:	2000      	movs	r0, #0
 800b7ea:	4947      	ldr	r1, [pc, #284]	@ (800b908 <__ieee754_pow+0x408>)
 800b7ec:	f7f4 fcbc 	bl	8000168 <__aeabi_dsub>
 800b7f0:	4622      	mov	r2, r4
 800b7f2:	4680      	mov	r8, r0
 800b7f4:	4689      	mov	r9, r1
 800b7f6:	462b      	mov	r3, r5
 800b7f8:	4620      	mov	r0, r4
 800b7fa:	4629      	mov	r1, r5
 800b7fc:	f7f4 fe6c 	bl	80004d8 <__aeabi_dmul>
 800b800:	4602      	mov	r2, r0
 800b802:	460b      	mov	r3, r1
 800b804:	4640      	mov	r0, r8
 800b806:	4649      	mov	r1, r9
 800b808:	f7f4 fe66 	bl	80004d8 <__aeabi_dmul>
 800b80c:	a33a      	add	r3, pc, #232	@ (adr r3, 800b8f8 <__ieee754_pow+0x3f8>)
 800b80e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b812:	f7f4 fe61 	bl	80004d8 <__aeabi_dmul>
 800b816:	4602      	mov	r2, r0
 800b818:	460b      	mov	r3, r1
 800b81a:	4650      	mov	r0, sl
 800b81c:	4659      	mov	r1, fp
 800b81e:	f7f4 fca3 	bl	8000168 <__aeabi_dsub>
 800b822:	2400      	movs	r4, #0
 800b824:	4602      	mov	r2, r0
 800b826:	460b      	mov	r3, r1
 800b828:	4680      	mov	r8, r0
 800b82a:	4689      	mov	r9, r1
 800b82c:	4630      	mov	r0, r6
 800b82e:	4639      	mov	r1, r7
 800b830:	f7f4 fc9c 	bl	800016c <__adddf3>
 800b834:	4632      	mov	r2, r6
 800b836:	463b      	mov	r3, r7
 800b838:	4620      	mov	r0, r4
 800b83a:	460d      	mov	r5, r1
 800b83c:	f7f4 fc94 	bl	8000168 <__aeabi_dsub>
 800b840:	4602      	mov	r2, r0
 800b842:	460b      	mov	r3, r1
 800b844:	4640      	mov	r0, r8
 800b846:	4649      	mov	r1, r9
 800b848:	f7f4 fc8e 	bl	8000168 <__aeabi_dsub>
 800b84c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b850:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b854:	2300      	movs	r3, #0
 800b856:	9304      	str	r3, [sp, #16]
 800b858:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800b85c:	4606      	mov	r6, r0
 800b85e:	460f      	mov	r7, r1
 800b860:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b864:	465b      	mov	r3, fp
 800b866:	4652      	mov	r2, sl
 800b868:	f7f4 fc7e 	bl	8000168 <__aeabi_dsub>
 800b86c:	4622      	mov	r2, r4
 800b86e:	462b      	mov	r3, r5
 800b870:	f7f4 fe32 	bl	80004d8 <__aeabi_dmul>
 800b874:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b878:	4680      	mov	r8, r0
 800b87a:	4689      	mov	r9, r1
 800b87c:	4630      	mov	r0, r6
 800b87e:	4639      	mov	r1, r7
 800b880:	f7f4 fe2a 	bl	80004d8 <__aeabi_dmul>
 800b884:	4602      	mov	r2, r0
 800b886:	460b      	mov	r3, r1
 800b888:	4640      	mov	r0, r8
 800b88a:	4649      	mov	r1, r9
 800b88c:	f7f4 fc6e 	bl	800016c <__adddf3>
 800b890:	465b      	mov	r3, fp
 800b892:	4606      	mov	r6, r0
 800b894:	460f      	mov	r7, r1
 800b896:	4652      	mov	r2, sl
 800b898:	4620      	mov	r0, r4
 800b89a:	4629      	mov	r1, r5
 800b89c:	f7f4 fe1c 	bl	80004d8 <__aeabi_dmul>
 800b8a0:	460b      	mov	r3, r1
 800b8a2:	4602      	mov	r2, r0
 800b8a4:	4680      	mov	r8, r0
 800b8a6:	4689      	mov	r9, r1
 800b8a8:	4630      	mov	r0, r6
 800b8aa:	4639      	mov	r1, r7
 800b8ac:	f7f4 fc5e 	bl	800016c <__adddf3>
 800b8b0:	4b16      	ldr	r3, [pc, #88]	@ (800b90c <__ieee754_pow+0x40c>)
 800b8b2:	4604      	mov	r4, r0
 800b8b4:	4299      	cmp	r1, r3
 800b8b6:	460d      	mov	r5, r1
 800b8b8:	468b      	mov	fp, r1
 800b8ba:	f340 81fd 	ble.w	800bcb8 <__ieee754_pow+0x7b8>
 800b8be:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800b8c2:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800b8c6:	4303      	orrs	r3, r0
 800b8c8:	f000 81dc 	beq.w	800bc84 <__ieee754_pow+0x784>
 800b8cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	f7f5 f872 	bl	80009bc <__aeabi_dcmplt>
 800b8d8:	3800      	subs	r0, #0
 800b8da:	bf18      	it	ne
 800b8dc:	2001      	movne	r0, #1
 800b8de:	e71d      	b.n	800b71c <__ieee754_pow+0x21c>
 800b8e0:	60000000 	.word	0x60000000
 800b8e4:	3ff71547 	.word	0x3ff71547
 800b8e8:	f85ddf44 	.word	0xf85ddf44
 800b8ec:	3e54ae0b 	.word	0x3e54ae0b
 800b8f0:	55555555 	.word	0x55555555
 800b8f4:	3fd55555 	.word	0x3fd55555
 800b8f8:	652b82fe 	.word	0x652b82fe
 800b8fc:	3ff71547 	.word	0x3ff71547
 800b900:	3ff00000 	.word	0x3ff00000
 800b904:	3fd00000 	.word	0x3fd00000
 800b908:	3fe00000 	.word	0x3fe00000
 800b90c:	408fffff 	.word	0x408fffff
 800b910:	4ad3      	ldr	r2, [pc, #844]	@ (800bc60 <__ieee754_pow+0x760>)
 800b912:	4032      	ands	r2, r6
 800b914:	2a00      	cmp	r2, #0
 800b916:	f040 817a 	bne.w	800bc0e <__ieee754_pow+0x70e>
 800b91a:	4bd2      	ldr	r3, [pc, #840]	@ (800bc64 <__ieee754_pow+0x764>)
 800b91c:	2200      	movs	r2, #0
 800b91e:	f7f4 fddb 	bl	80004d8 <__aeabi_dmul>
 800b922:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 800b926:	460b      	mov	r3, r1
 800b928:	151a      	asrs	r2, r3, #20
 800b92a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800b92e:	4422      	add	r2, r4
 800b930:	920a      	str	r2, [sp, #40]	@ 0x28
 800b932:	4acd      	ldr	r2, [pc, #820]	@ (800bc68 <__ieee754_pow+0x768>)
 800b934:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b938:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 800b93c:	4293      	cmp	r3, r2
 800b93e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b942:	dd08      	ble.n	800b956 <__ieee754_pow+0x456>
 800b944:	4ac9      	ldr	r2, [pc, #804]	@ (800bc6c <__ieee754_pow+0x76c>)
 800b946:	4293      	cmp	r3, r2
 800b948:	f340 8163 	ble.w	800bc12 <__ieee754_pow+0x712>
 800b94c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b94e:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800b952:	3301      	adds	r3, #1
 800b954:	930a      	str	r3, [sp, #40]	@ 0x28
 800b956:	2600      	movs	r6, #0
 800b958:	00f3      	lsls	r3, r6, #3
 800b95a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b95c:	4bc4      	ldr	r3, [pc, #784]	@ (800bc70 <__ieee754_pow+0x770>)
 800b95e:	4629      	mov	r1, r5
 800b960:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b964:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b968:	461a      	mov	r2, r3
 800b96a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800b96e:	4623      	mov	r3, r4
 800b970:	4682      	mov	sl, r0
 800b972:	f7f4 fbf9 	bl	8000168 <__aeabi_dsub>
 800b976:	4652      	mov	r2, sl
 800b978:	462b      	mov	r3, r5
 800b97a:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800b97e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b982:	f7f4 fbf3 	bl	800016c <__adddf3>
 800b986:	4602      	mov	r2, r0
 800b988:	460b      	mov	r3, r1
 800b98a:	2000      	movs	r0, #0
 800b98c:	49b9      	ldr	r1, [pc, #740]	@ (800bc74 <__ieee754_pow+0x774>)
 800b98e:	f7f4 fecd 	bl	800072c <__aeabi_ddiv>
 800b992:	4602      	mov	r2, r0
 800b994:	460b      	mov	r3, r1
 800b996:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b99a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b99e:	f7f4 fd9b 	bl	80004d8 <__aeabi_dmul>
 800b9a2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b9a6:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800b9aa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	46ab      	mov	fp, r5
 800b9b4:	106d      	asrs	r5, r5, #1
 800b9b6:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800b9ba:	9304      	str	r3, [sp, #16]
 800b9bc:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800b9c0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800b9c4:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800b9c8:	4640      	mov	r0, r8
 800b9ca:	4649      	mov	r1, r9
 800b9cc:	4614      	mov	r4, r2
 800b9ce:	461d      	mov	r5, r3
 800b9d0:	f7f4 fd82 	bl	80004d8 <__aeabi_dmul>
 800b9d4:	4602      	mov	r2, r0
 800b9d6:	460b      	mov	r3, r1
 800b9d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b9dc:	f7f4 fbc4 	bl	8000168 <__aeabi_dsub>
 800b9e0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b9e4:	4606      	mov	r6, r0
 800b9e6:	460f      	mov	r7, r1
 800b9e8:	4620      	mov	r0, r4
 800b9ea:	4629      	mov	r1, r5
 800b9ec:	f7f4 fbbc 	bl	8000168 <__aeabi_dsub>
 800b9f0:	4602      	mov	r2, r0
 800b9f2:	460b      	mov	r3, r1
 800b9f4:	4650      	mov	r0, sl
 800b9f6:	4659      	mov	r1, fp
 800b9f8:	f7f4 fbb6 	bl	8000168 <__aeabi_dsub>
 800b9fc:	4642      	mov	r2, r8
 800b9fe:	464b      	mov	r3, r9
 800ba00:	f7f4 fd6a 	bl	80004d8 <__aeabi_dmul>
 800ba04:	4602      	mov	r2, r0
 800ba06:	460b      	mov	r3, r1
 800ba08:	4630      	mov	r0, r6
 800ba0a:	4639      	mov	r1, r7
 800ba0c:	f7f4 fbac 	bl	8000168 <__aeabi_dsub>
 800ba10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ba14:	f7f4 fd60 	bl	80004d8 <__aeabi_dmul>
 800ba18:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ba1c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ba20:	4610      	mov	r0, r2
 800ba22:	4619      	mov	r1, r3
 800ba24:	f7f4 fd58 	bl	80004d8 <__aeabi_dmul>
 800ba28:	a37b      	add	r3, pc, #492	@ (adr r3, 800bc18 <__ieee754_pow+0x718>)
 800ba2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba2e:	4604      	mov	r4, r0
 800ba30:	460d      	mov	r5, r1
 800ba32:	f7f4 fd51 	bl	80004d8 <__aeabi_dmul>
 800ba36:	a37a      	add	r3, pc, #488	@ (adr r3, 800bc20 <__ieee754_pow+0x720>)
 800ba38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba3c:	f7f4 fb96 	bl	800016c <__adddf3>
 800ba40:	4622      	mov	r2, r4
 800ba42:	462b      	mov	r3, r5
 800ba44:	f7f4 fd48 	bl	80004d8 <__aeabi_dmul>
 800ba48:	a377      	add	r3, pc, #476	@ (adr r3, 800bc28 <__ieee754_pow+0x728>)
 800ba4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba4e:	f7f4 fb8d 	bl	800016c <__adddf3>
 800ba52:	4622      	mov	r2, r4
 800ba54:	462b      	mov	r3, r5
 800ba56:	f7f4 fd3f 	bl	80004d8 <__aeabi_dmul>
 800ba5a:	a375      	add	r3, pc, #468	@ (adr r3, 800bc30 <__ieee754_pow+0x730>)
 800ba5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba60:	f7f4 fb84 	bl	800016c <__adddf3>
 800ba64:	4622      	mov	r2, r4
 800ba66:	462b      	mov	r3, r5
 800ba68:	f7f4 fd36 	bl	80004d8 <__aeabi_dmul>
 800ba6c:	a372      	add	r3, pc, #456	@ (adr r3, 800bc38 <__ieee754_pow+0x738>)
 800ba6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba72:	f7f4 fb7b 	bl	800016c <__adddf3>
 800ba76:	4622      	mov	r2, r4
 800ba78:	462b      	mov	r3, r5
 800ba7a:	f7f4 fd2d 	bl	80004d8 <__aeabi_dmul>
 800ba7e:	a370      	add	r3, pc, #448	@ (adr r3, 800bc40 <__ieee754_pow+0x740>)
 800ba80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba84:	f7f4 fb72 	bl	800016c <__adddf3>
 800ba88:	4622      	mov	r2, r4
 800ba8a:	4606      	mov	r6, r0
 800ba8c:	460f      	mov	r7, r1
 800ba8e:	462b      	mov	r3, r5
 800ba90:	4620      	mov	r0, r4
 800ba92:	4629      	mov	r1, r5
 800ba94:	f7f4 fd20 	bl	80004d8 <__aeabi_dmul>
 800ba98:	4602      	mov	r2, r0
 800ba9a:	460b      	mov	r3, r1
 800ba9c:	4630      	mov	r0, r6
 800ba9e:	4639      	mov	r1, r7
 800baa0:	f7f4 fd1a 	bl	80004d8 <__aeabi_dmul>
 800baa4:	4604      	mov	r4, r0
 800baa6:	460d      	mov	r5, r1
 800baa8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800baac:	4642      	mov	r2, r8
 800baae:	464b      	mov	r3, r9
 800bab0:	f7f4 fb5c 	bl	800016c <__adddf3>
 800bab4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bab8:	f7f4 fd0e 	bl	80004d8 <__aeabi_dmul>
 800babc:	4622      	mov	r2, r4
 800babe:	462b      	mov	r3, r5
 800bac0:	f7f4 fb54 	bl	800016c <__adddf3>
 800bac4:	4642      	mov	r2, r8
 800bac6:	4682      	mov	sl, r0
 800bac8:	468b      	mov	fp, r1
 800baca:	464b      	mov	r3, r9
 800bacc:	4640      	mov	r0, r8
 800bace:	4649      	mov	r1, r9
 800bad0:	f7f4 fd02 	bl	80004d8 <__aeabi_dmul>
 800bad4:	2200      	movs	r2, #0
 800bad6:	4b68      	ldr	r3, [pc, #416]	@ (800bc78 <__ieee754_pow+0x778>)
 800bad8:	4606      	mov	r6, r0
 800bada:	460f      	mov	r7, r1
 800badc:	f7f4 fb46 	bl	800016c <__adddf3>
 800bae0:	4652      	mov	r2, sl
 800bae2:	465b      	mov	r3, fp
 800bae4:	f7f4 fb42 	bl	800016c <__adddf3>
 800bae8:	2400      	movs	r4, #0
 800baea:	460d      	mov	r5, r1
 800baec:	4622      	mov	r2, r4
 800baee:	460b      	mov	r3, r1
 800baf0:	4640      	mov	r0, r8
 800baf2:	4649      	mov	r1, r9
 800baf4:	f7f4 fcf0 	bl	80004d8 <__aeabi_dmul>
 800baf8:	2200      	movs	r2, #0
 800bafa:	4680      	mov	r8, r0
 800bafc:	4689      	mov	r9, r1
 800bafe:	4620      	mov	r0, r4
 800bb00:	4629      	mov	r1, r5
 800bb02:	4b5d      	ldr	r3, [pc, #372]	@ (800bc78 <__ieee754_pow+0x778>)
 800bb04:	f7f4 fb30 	bl	8000168 <__aeabi_dsub>
 800bb08:	4632      	mov	r2, r6
 800bb0a:	463b      	mov	r3, r7
 800bb0c:	f7f4 fb2c 	bl	8000168 <__aeabi_dsub>
 800bb10:	4602      	mov	r2, r0
 800bb12:	460b      	mov	r3, r1
 800bb14:	4650      	mov	r0, sl
 800bb16:	4659      	mov	r1, fp
 800bb18:	f7f4 fb26 	bl	8000168 <__aeabi_dsub>
 800bb1c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bb20:	f7f4 fcda 	bl	80004d8 <__aeabi_dmul>
 800bb24:	4622      	mov	r2, r4
 800bb26:	4606      	mov	r6, r0
 800bb28:	460f      	mov	r7, r1
 800bb2a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bb2e:	462b      	mov	r3, r5
 800bb30:	f7f4 fcd2 	bl	80004d8 <__aeabi_dmul>
 800bb34:	4602      	mov	r2, r0
 800bb36:	460b      	mov	r3, r1
 800bb38:	4630      	mov	r0, r6
 800bb3a:	4639      	mov	r1, r7
 800bb3c:	f7f4 fb16 	bl	800016c <__adddf3>
 800bb40:	2400      	movs	r4, #0
 800bb42:	4606      	mov	r6, r0
 800bb44:	460f      	mov	r7, r1
 800bb46:	4602      	mov	r2, r0
 800bb48:	460b      	mov	r3, r1
 800bb4a:	4640      	mov	r0, r8
 800bb4c:	4649      	mov	r1, r9
 800bb4e:	f7f4 fb0d 	bl	800016c <__adddf3>
 800bb52:	a33d      	add	r3, pc, #244	@ (adr r3, 800bc48 <__ieee754_pow+0x748>)
 800bb54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb58:	4620      	mov	r0, r4
 800bb5a:	460d      	mov	r5, r1
 800bb5c:	f7f4 fcbc 	bl	80004d8 <__aeabi_dmul>
 800bb60:	4642      	mov	r2, r8
 800bb62:	464b      	mov	r3, r9
 800bb64:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bb68:	4620      	mov	r0, r4
 800bb6a:	4629      	mov	r1, r5
 800bb6c:	f7f4 fafc 	bl	8000168 <__aeabi_dsub>
 800bb70:	4602      	mov	r2, r0
 800bb72:	460b      	mov	r3, r1
 800bb74:	4630      	mov	r0, r6
 800bb76:	4639      	mov	r1, r7
 800bb78:	f7f4 faf6 	bl	8000168 <__aeabi_dsub>
 800bb7c:	a334      	add	r3, pc, #208	@ (adr r3, 800bc50 <__ieee754_pow+0x750>)
 800bb7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb82:	f7f4 fca9 	bl	80004d8 <__aeabi_dmul>
 800bb86:	a334      	add	r3, pc, #208	@ (adr r3, 800bc58 <__ieee754_pow+0x758>)
 800bb88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb8c:	4606      	mov	r6, r0
 800bb8e:	460f      	mov	r7, r1
 800bb90:	4620      	mov	r0, r4
 800bb92:	4629      	mov	r1, r5
 800bb94:	f7f4 fca0 	bl	80004d8 <__aeabi_dmul>
 800bb98:	4602      	mov	r2, r0
 800bb9a:	460b      	mov	r3, r1
 800bb9c:	4630      	mov	r0, r6
 800bb9e:	4639      	mov	r1, r7
 800bba0:	f7f4 fae4 	bl	800016c <__adddf3>
 800bba4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bba6:	4b35      	ldr	r3, [pc, #212]	@ (800bc7c <__ieee754_pow+0x77c>)
 800bba8:	2400      	movs	r4, #0
 800bbaa:	4413      	add	r3, r2
 800bbac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb0:	f7f4 fadc 	bl	800016c <__adddf3>
 800bbb4:	4682      	mov	sl, r0
 800bbb6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bbb8:	468b      	mov	fp, r1
 800bbba:	f7f4 fc23 	bl	8000404 <__aeabi_i2d>
 800bbbe:	4606      	mov	r6, r0
 800bbc0:	460f      	mov	r7, r1
 800bbc2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bbc4:	4b2e      	ldr	r3, [pc, #184]	@ (800bc80 <__ieee754_pow+0x780>)
 800bbc6:	4413      	add	r3, r2
 800bbc8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bbcc:	4652      	mov	r2, sl
 800bbce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bbd2:	465b      	mov	r3, fp
 800bbd4:	f7f4 faca 	bl	800016c <__adddf3>
 800bbd8:	4642      	mov	r2, r8
 800bbda:	464b      	mov	r3, r9
 800bbdc:	f7f4 fac6 	bl	800016c <__adddf3>
 800bbe0:	4632      	mov	r2, r6
 800bbe2:	463b      	mov	r3, r7
 800bbe4:	f7f4 fac2 	bl	800016c <__adddf3>
 800bbe8:	4632      	mov	r2, r6
 800bbea:	463b      	mov	r3, r7
 800bbec:	4620      	mov	r0, r4
 800bbee:	460d      	mov	r5, r1
 800bbf0:	f7f4 faba 	bl	8000168 <__aeabi_dsub>
 800bbf4:	4642      	mov	r2, r8
 800bbf6:	464b      	mov	r3, r9
 800bbf8:	f7f4 fab6 	bl	8000168 <__aeabi_dsub>
 800bbfc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bc00:	f7f4 fab2 	bl	8000168 <__aeabi_dsub>
 800bc04:	4602      	mov	r2, r0
 800bc06:	460b      	mov	r3, r1
 800bc08:	4650      	mov	r0, sl
 800bc0a:	4659      	mov	r1, fp
 800bc0c:	e61c      	b.n	800b848 <__ieee754_pow+0x348>
 800bc0e:	2400      	movs	r4, #0
 800bc10:	e68a      	b.n	800b928 <__ieee754_pow+0x428>
 800bc12:	2601      	movs	r6, #1
 800bc14:	e6a0      	b.n	800b958 <__ieee754_pow+0x458>
 800bc16:	bf00      	nop
 800bc18:	4a454eef 	.word	0x4a454eef
 800bc1c:	3fca7e28 	.word	0x3fca7e28
 800bc20:	93c9db65 	.word	0x93c9db65
 800bc24:	3fcd864a 	.word	0x3fcd864a
 800bc28:	a91d4101 	.word	0xa91d4101
 800bc2c:	3fd17460 	.word	0x3fd17460
 800bc30:	518f264d 	.word	0x518f264d
 800bc34:	3fd55555 	.word	0x3fd55555
 800bc38:	db6fabff 	.word	0xdb6fabff
 800bc3c:	3fdb6db6 	.word	0x3fdb6db6
 800bc40:	33333303 	.word	0x33333303
 800bc44:	3fe33333 	.word	0x3fe33333
 800bc48:	e0000000 	.word	0xe0000000
 800bc4c:	3feec709 	.word	0x3feec709
 800bc50:	dc3a03fd 	.word	0xdc3a03fd
 800bc54:	3feec709 	.word	0x3feec709
 800bc58:	145b01f5 	.word	0x145b01f5
 800bc5c:	be3e2fe0 	.word	0xbe3e2fe0
 800bc60:	7ff00000 	.word	0x7ff00000
 800bc64:	43400000 	.word	0x43400000
 800bc68:	0003988e 	.word	0x0003988e
 800bc6c:	000bb679 	.word	0x000bb679
 800bc70:	0800d990 	.word	0x0800d990
 800bc74:	3ff00000 	.word	0x3ff00000
 800bc78:	40080000 	.word	0x40080000
 800bc7c:	0800d970 	.word	0x0800d970
 800bc80:	0800d980 	.word	0x0800d980
 800bc84:	a39a      	add	r3, pc, #616	@ (adr r3, 800bef0 <__ieee754_pow+0x9f0>)
 800bc86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc8a:	4630      	mov	r0, r6
 800bc8c:	4639      	mov	r1, r7
 800bc8e:	f7f4 fa6d 	bl	800016c <__adddf3>
 800bc92:	4642      	mov	r2, r8
 800bc94:	e9cd 0100 	strd	r0, r1, [sp]
 800bc98:	464b      	mov	r3, r9
 800bc9a:	4620      	mov	r0, r4
 800bc9c:	4629      	mov	r1, r5
 800bc9e:	f7f4 fa63 	bl	8000168 <__aeabi_dsub>
 800bca2:	4602      	mov	r2, r0
 800bca4:	460b      	mov	r3, r1
 800bca6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bcaa:	f7f4 fea5 	bl	80009f8 <__aeabi_dcmpgt>
 800bcae:	2800      	cmp	r0, #0
 800bcb0:	f47f ae0c 	bne.w	800b8cc <__ieee754_pow+0x3cc>
 800bcb4:	4ba0      	ldr	r3, [pc, #640]	@ (800bf38 <__ieee754_pow+0xa38>)
 800bcb6:	e022      	b.n	800bcfe <__ieee754_pow+0x7fe>
 800bcb8:	4ca0      	ldr	r4, [pc, #640]	@ (800bf3c <__ieee754_pow+0xa3c>)
 800bcba:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bcbe:	42a3      	cmp	r3, r4
 800bcc0:	d919      	bls.n	800bcf6 <__ieee754_pow+0x7f6>
 800bcc2:	4b9f      	ldr	r3, [pc, #636]	@ (800bf40 <__ieee754_pow+0xa40>)
 800bcc4:	440b      	add	r3, r1
 800bcc6:	4303      	orrs	r3, r0
 800bcc8:	d009      	beq.n	800bcde <__ieee754_pow+0x7de>
 800bcca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bcce:	2200      	movs	r2, #0
 800bcd0:	2300      	movs	r3, #0
 800bcd2:	f7f4 fe73 	bl	80009bc <__aeabi_dcmplt>
 800bcd6:	3800      	subs	r0, #0
 800bcd8:	bf18      	it	ne
 800bcda:	2001      	movne	r0, #1
 800bcdc:	e527      	b.n	800b72e <__ieee754_pow+0x22e>
 800bcde:	4642      	mov	r2, r8
 800bce0:	464b      	mov	r3, r9
 800bce2:	f7f4 fa41 	bl	8000168 <__aeabi_dsub>
 800bce6:	4632      	mov	r2, r6
 800bce8:	463b      	mov	r3, r7
 800bcea:	f7f4 fe7b 	bl	80009e4 <__aeabi_dcmpge>
 800bcee:	2800      	cmp	r0, #0
 800bcf0:	d1eb      	bne.n	800bcca <__ieee754_pow+0x7ca>
 800bcf2:	4b94      	ldr	r3, [pc, #592]	@ (800bf44 <__ieee754_pow+0xa44>)
 800bcf4:	e003      	b.n	800bcfe <__ieee754_pow+0x7fe>
 800bcf6:	4a94      	ldr	r2, [pc, #592]	@ (800bf48 <__ieee754_pow+0xa48>)
 800bcf8:	4293      	cmp	r3, r2
 800bcfa:	f240 80e1 	bls.w	800bec0 <__ieee754_pow+0x9c0>
 800bcfe:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800bd02:	151b      	asrs	r3, r3, #20
 800bd04:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800bd08:	fa4a fa03 	asr.w	sl, sl, r3
 800bd0c:	44da      	add	sl, fp
 800bd0e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800bd12:	488e      	ldr	r0, [pc, #568]	@ (800bf4c <__ieee754_pow+0xa4c>)
 800bd14:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800bd18:	4108      	asrs	r0, r1
 800bd1a:	ea00 030a 	and.w	r3, r0, sl
 800bd1e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800bd22:	f1c1 0114 	rsb	r1, r1, #20
 800bd26:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800bd2a:	4640      	mov	r0, r8
 800bd2c:	fa4a fa01 	asr.w	sl, sl, r1
 800bd30:	f1bb 0f00 	cmp.w	fp, #0
 800bd34:	4649      	mov	r1, r9
 800bd36:	f04f 0200 	mov.w	r2, #0
 800bd3a:	bfb8      	it	lt
 800bd3c:	f1ca 0a00 	rsblt	sl, sl, #0
 800bd40:	f7f4 fa12 	bl	8000168 <__aeabi_dsub>
 800bd44:	4680      	mov	r8, r0
 800bd46:	4689      	mov	r9, r1
 800bd48:	2400      	movs	r4, #0
 800bd4a:	4632      	mov	r2, r6
 800bd4c:	463b      	mov	r3, r7
 800bd4e:	4640      	mov	r0, r8
 800bd50:	4649      	mov	r1, r9
 800bd52:	f7f4 fa0b 	bl	800016c <__adddf3>
 800bd56:	a368      	add	r3, pc, #416	@ (adr r3, 800bef8 <__ieee754_pow+0x9f8>)
 800bd58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd5c:	4620      	mov	r0, r4
 800bd5e:	460d      	mov	r5, r1
 800bd60:	f7f4 fbba 	bl	80004d8 <__aeabi_dmul>
 800bd64:	4642      	mov	r2, r8
 800bd66:	464b      	mov	r3, r9
 800bd68:	e9cd 0100 	strd	r0, r1, [sp]
 800bd6c:	4620      	mov	r0, r4
 800bd6e:	4629      	mov	r1, r5
 800bd70:	f7f4 f9fa 	bl	8000168 <__aeabi_dsub>
 800bd74:	4602      	mov	r2, r0
 800bd76:	460b      	mov	r3, r1
 800bd78:	4630      	mov	r0, r6
 800bd7a:	4639      	mov	r1, r7
 800bd7c:	f7f4 f9f4 	bl	8000168 <__aeabi_dsub>
 800bd80:	a35f      	add	r3, pc, #380	@ (adr r3, 800bf00 <__ieee754_pow+0xa00>)
 800bd82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd86:	f7f4 fba7 	bl	80004d8 <__aeabi_dmul>
 800bd8a:	a35f      	add	r3, pc, #380	@ (adr r3, 800bf08 <__ieee754_pow+0xa08>)
 800bd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd90:	4680      	mov	r8, r0
 800bd92:	4689      	mov	r9, r1
 800bd94:	4620      	mov	r0, r4
 800bd96:	4629      	mov	r1, r5
 800bd98:	f7f4 fb9e 	bl	80004d8 <__aeabi_dmul>
 800bd9c:	4602      	mov	r2, r0
 800bd9e:	460b      	mov	r3, r1
 800bda0:	4640      	mov	r0, r8
 800bda2:	4649      	mov	r1, r9
 800bda4:	f7f4 f9e2 	bl	800016c <__adddf3>
 800bda8:	4604      	mov	r4, r0
 800bdaa:	460d      	mov	r5, r1
 800bdac:	4602      	mov	r2, r0
 800bdae:	460b      	mov	r3, r1
 800bdb0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bdb4:	f7f4 f9da 	bl	800016c <__adddf3>
 800bdb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bdbc:	4680      	mov	r8, r0
 800bdbe:	4689      	mov	r9, r1
 800bdc0:	f7f4 f9d2 	bl	8000168 <__aeabi_dsub>
 800bdc4:	4602      	mov	r2, r0
 800bdc6:	460b      	mov	r3, r1
 800bdc8:	4620      	mov	r0, r4
 800bdca:	4629      	mov	r1, r5
 800bdcc:	f7f4 f9cc 	bl	8000168 <__aeabi_dsub>
 800bdd0:	4642      	mov	r2, r8
 800bdd2:	4606      	mov	r6, r0
 800bdd4:	460f      	mov	r7, r1
 800bdd6:	464b      	mov	r3, r9
 800bdd8:	4640      	mov	r0, r8
 800bdda:	4649      	mov	r1, r9
 800bddc:	f7f4 fb7c 	bl	80004d8 <__aeabi_dmul>
 800bde0:	a34b      	add	r3, pc, #300	@ (adr r3, 800bf10 <__ieee754_pow+0xa10>)
 800bde2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bde6:	4604      	mov	r4, r0
 800bde8:	460d      	mov	r5, r1
 800bdea:	f7f4 fb75 	bl	80004d8 <__aeabi_dmul>
 800bdee:	a34a      	add	r3, pc, #296	@ (adr r3, 800bf18 <__ieee754_pow+0xa18>)
 800bdf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf4:	f7f4 f9b8 	bl	8000168 <__aeabi_dsub>
 800bdf8:	4622      	mov	r2, r4
 800bdfa:	462b      	mov	r3, r5
 800bdfc:	f7f4 fb6c 	bl	80004d8 <__aeabi_dmul>
 800be00:	a347      	add	r3, pc, #284	@ (adr r3, 800bf20 <__ieee754_pow+0xa20>)
 800be02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be06:	f7f4 f9b1 	bl	800016c <__adddf3>
 800be0a:	4622      	mov	r2, r4
 800be0c:	462b      	mov	r3, r5
 800be0e:	f7f4 fb63 	bl	80004d8 <__aeabi_dmul>
 800be12:	a345      	add	r3, pc, #276	@ (adr r3, 800bf28 <__ieee754_pow+0xa28>)
 800be14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be18:	f7f4 f9a6 	bl	8000168 <__aeabi_dsub>
 800be1c:	4622      	mov	r2, r4
 800be1e:	462b      	mov	r3, r5
 800be20:	f7f4 fb5a 	bl	80004d8 <__aeabi_dmul>
 800be24:	a342      	add	r3, pc, #264	@ (adr r3, 800bf30 <__ieee754_pow+0xa30>)
 800be26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be2a:	f7f4 f99f 	bl	800016c <__adddf3>
 800be2e:	4622      	mov	r2, r4
 800be30:	462b      	mov	r3, r5
 800be32:	f7f4 fb51 	bl	80004d8 <__aeabi_dmul>
 800be36:	4602      	mov	r2, r0
 800be38:	460b      	mov	r3, r1
 800be3a:	4640      	mov	r0, r8
 800be3c:	4649      	mov	r1, r9
 800be3e:	f7f4 f993 	bl	8000168 <__aeabi_dsub>
 800be42:	4604      	mov	r4, r0
 800be44:	460d      	mov	r5, r1
 800be46:	4602      	mov	r2, r0
 800be48:	460b      	mov	r3, r1
 800be4a:	4640      	mov	r0, r8
 800be4c:	4649      	mov	r1, r9
 800be4e:	f7f4 fb43 	bl	80004d8 <__aeabi_dmul>
 800be52:	2200      	movs	r2, #0
 800be54:	e9cd 0100 	strd	r0, r1, [sp]
 800be58:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800be5c:	4620      	mov	r0, r4
 800be5e:	4629      	mov	r1, r5
 800be60:	f7f4 f982 	bl	8000168 <__aeabi_dsub>
 800be64:	4602      	mov	r2, r0
 800be66:	460b      	mov	r3, r1
 800be68:	e9dd 0100 	ldrd	r0, r1, [sp]
 800be6c:	f7f4 fc5e 	bl	800072c <__aeabi_ddiv>
 800be70:	4632      	mov	r2, r6
 800be72:	4604      	mov	r4, r0
 800be74:	460d      	mov	r5, r1
 800be76:	463b      	mov	r3, r7
 800be78:	4640      	mov	r0, r8
 800be7a:	4649      	mov	r1, r9
 800be7c:	f7f4 fb2c 	bl	80004d8 <__aeabi_dmul>
 800be80:	4632      	mov	r2, r6
 800be82:	463b      	mov	r3, r7
 800be84:	f7f4 f972 	bl	800016c <__adddf3>
 800be88:	4602      	mov	r2, r0
 800be8a:	460b      	mov	r3, r1
 800be8c:	4620      	mov	r0, r4
 800be8e:	4629      	mov	r1, r5
 800be90:	f7f4 f96a 	bl	8000168 <__aeabi_dsub>
 800be94:	4642      	mov	r2, r8
 800be96:	464b      	mov	r3, r9
 800be98:	f7f4 f966 	bl	8000168 <__aeabi_dsub>
 800be9c:	4602      	mov	r2, r0
 800be9e:	460b      	mov	r3, r1
 800bea0:	2000      	movs	r0, #0
 800bea2:	492b      	ldr	r1, [pc, #172]	@ (800bf50 <__ieee754_pow+0xa50>)
 800bea4:	f7f4 f960 	bl	8000168 <__aeabi_dsub>
 800bea8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800beac:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 800beb0:	da09      	bge.n	800bec6 <__ieee754_pow+0x9c6>
 800beb2:	4652      	mov	r2, sl
 800beb4:	f000 f9e0 	bl	800c278 <scalbn>
 800beb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bebc:	f7ff bb89 	b.w	800b5d2 <__ieee754_pow+0xd2>
 800bec0:	f8dd a010 	ldr.w	sl, [sp, #16]
 800bec4:	e740      	b.n	800bd48 <__ieee754_pow+0x848>
 800bec6:	4621      	mov	r1, r4
 800bec8:	e7f6      	b.n	800beb8 <__ieee754_pow+0x9b8>
 800beca:	2000      	movs	r0, #0
 800becc:	4920      	ldr	r1, [pc, #128]	@ (800bf50 <__ieee754_pow+0xa50>)
 800bece:	f7ff bb35 	b.w	800b53c <__ieee754_pow+0x3c>
 800bed2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bed6:	f7ff bb31 	b.w	800b53c <__ieee754_pow+0x3c>
 800beda:	4650      	mov	r0, sl
 800bedc:	4659      	mov	r1, fp
 800bede:	f7ff bb2d 	b.w	800b53c <__ieee754_pow+0x3c>
 800bee2:	460c      	mov	r4, r1
 800bee4:	f7ff bb87 	b.w	800b5f6 <__ieee754_pow+0xf6>
 800bee8:	2400      	movs	r4, #0
 800beea:	f7ff bb69 	b.w	800b5c0 <__ieee754_pow+0xc0>
 800beee:	bf00      	nop
 800bef0:	652b82fe 	.word	0x652b82fe
 800bef4:	3c971547 	.word	0x3c971547
 800bef8:	00000000 	.word	0x00000000
 800befc:	3fe62e43 	.word	0x3fe62e43
 800bf00:	fefa39ef 	.word	0xfefa39ef
 800bf04:	3fe62e42 	.word	0x3fe62e42
 800bf08:	0ca86c39 	.word	0x0ca86c39
 800bf0c:	be205c61 	.word	0xbe205c61
 800bf10:	72bea4d0 	.word	0x72bea4d0
 800bf14:	3e663769 	.word	0x3e663769
 800bf18:	c5d26bf1 	.word	0xc5d26bf1
 800bf1c:	3ebbbd41 	.word	0x3ebbbd41
 800bf20:	af25de2c 	.word	0xaf25de2c
 800bf24:	3f11566a 	.word	0x3f11566a
 800bf28:	16bebd93 	.word	0x16bebd93
 800bf2c:	3f66c16c 	.word	0x3f66c16c
 800bf30:	5555553e 	.word	0x5555553e
 800bf34:	3fc55555 	.word	0x3fc55555
 800bf38:	40900000 	.word	0x40900000
 800bf3c:	4090cbff 	.word	0x4090cbff
 800bf40:	3f6f3400 	.word	0x3f6f3400
 800bf44:	4090cc00 	.word	0x4090cc00
 800bf48:	3fe00000 	.word	0x3fe00000
 800bf4c:	fff00000 	.word	0xfff00000
 800bf50:	3ff00000 	.word	0x3ff00000
 800bf54:	00000000 	.word	0x00000000

0800bf58 <atan>:
 800bf58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf5c:	4bbc      	ldr	r3, [pc, #752]	@ (800c250 <atan+0x2f8>)
 800bf5e:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800bf62:	429e      	cmp	r6, r3
 800bf64:	4604      	mov	r4, r0
 800bf66:	460d      	mov	r5, r1
 800bf68:	468b      	mov	fp, r1
 800bf6a:	d918      	bls.n	800bf9e <atan+0x46>
 800bf6c:	4bb9      	ldr	r3, [pc, #740]	@ (800c254 <atan+0x2fc>)
 800bf6e:	429e      	cmp	r6, r3
 800bf70:	d801      	bhi.n	800bf76 <atan+0x1e>
 800bf72:	d109      	bne.n	800bf88 <atan+0x30>
 800bf74:	b140      	cbz	r0, 800bf88 <atan+0x30>
 800bf76:	4622      	mov	r2, r4
 800bf78:	462b      	mov	r3, r5
 800bf7a:	4620      	mov	r0, r4
 800bf7c:	4629      	mov	r1, r5
 800bf7e:	f7f4 f8f5 	bl	800016c <__adddf3>
 800bf82:	4604      	mov	r4, r0
 800bf84:	460d      	mov	r5, r1
 800bf86:	e006      	b.n	800bf96 <atan+0x3e>
 800bf88:	f1bb 0f00 	cmp.w	fp, #0
 800bf8c:	f340 8123 	ble.w	800c1d6 <atan+0x27e>
 800bf90:	a593      	add	r5, pc, #588	@ (adr r5, 800c1e0 <atan+0x288>)
 800bf92:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bf96:	4620      	mov	r0, r4
 800bf98:	4629      	mov	r1, r5
 800bf9a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf9e:	4bae      	ldr	r3, [pc, #696]	@ (800c258 <atan+0x300>)
 800bfa0:	429e      	cmp	r6, r3
 800bfa2:	d811      	bhi.n	800bfc8 <atan+0x70>
 800bfa4:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800bfa8:	429e      	cmp	r6, r3
 800bfaa:	d80a      	bhi.n	800bfc2 <atan+0x6a>
 800bfac:	a38e      	add	r3, pc, #568	@ (adr r3, 800c1e8 <atan+0x290>)
 800bfae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfb2:	f7f4 f8db 	bl	800016c <__adddf3>
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	4ba8      	ldr	r3, [pc, #672]	@ (800c25c <atan+0x304>)
 800bfba:	f7f4 fd1d 	bl	80009f8 <__aeabi_dcmpgt>
 800bfbe:	2800      	cmp	r0, #0
 800bfc0:	d1e9      	bne.n	800bf96 <atan+0x3e>
 800bfc2:	f04f 3aff 	mov.w	sl, #4294967295
 800bfc6:	e027      	b.n	800c018 <atan+0xc0>
 800bfc8:	f7fe ffb8 	bl	800af3c <fabs>
 800bfcc:	4ba4      	ldr	r3, [pc, #656]	@ (800c260 <atan+0x308>)
 800bfce:	4604      	mov	r4, r0
 800bfd0:	429e      	cmp	r6, r3
 800bfd2:	460d      	mov	r5, r1
 800bfd4:	f200 80b8 	bhi.w	800c148 <atan+0x1f0>
 800bfd8:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800bfdc:	429e      	cmp	r6, r3
 800bfde:	f200 809c 	bhi.w	800c11a <atan+0x1c2>
 800bfe2:	4602      	mov	r2, r0
 800bfe4:	460b      	mov	r3, r1
 800bfe6:	f7f4 f8c1 	bl	800016c <__adddf3>
 800bfea:	2200      	movs	r2, #0
 800bfec:	4b9b      	ldr	r3, [pc, #620]	@ (800c25c <atan+0x304>)
 800bfee:	f7f4 f8bb 	bl	8000168 <__aeabi_dsub>
 800bff2:	2200      	movs	r2, #0
 800bff4:	4606      	mov	r6, r0
 800bff6:	460f      	mov	r7, r1
 800bff8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bffc:	4620      	mov	r0, r4
 800bffe:	4629      	mov	r1, r5
 800c000:	f7f4 f8b4 	bl	800016c <__adddf3>
 800c004:	4602      	mov	r2, r0
 800c006:	460b      	mov	r3, r1
 800c008:	4630      	mov	r0, r6
 800c00a:	4639      	mov	r1, r7
 800c00c:	f7f4 fb8e 	bl	800072c <__aeabi_ddiv>
 800c010:	f04f 0a00 	mov.w	sl, #0
 800c014:	4604      	mov	r4, r0
 800c016:	460d      	mov	r5, r1
 800c018:	4622      	mov	r2, r4
 800c01a:	462b      	mov	r3, r5
 800c01c:	4620      	mov	r0, r4
 800c01e:	4629      	mov	r1, r5
 800c020:	f7f4 fa5a 	bl	80004d8 <__aeabi_dmul>
 800c024:	4602      	mov	r2, r0
 800c026:	460b      	mov	r3, r1
 800c028:	4680      	mov	r8, r0
 800c02a:	4689      	mov	r9, r1
 800c02c:	f7f4 fa54 	bl	80004d8 <__aeabi_dmul>
 800c030:	a36f      	add	r3, pc, #444	@ (adr r3, 800c1f0 <atan+0x298>)
 800c032:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c036:	4606      	mov	r6, r0
 800c038:	460f      	mov	r7, r1
 800c03a:	f7f4 fa4d 	bl	80004d8 <__aeabi_dmul>
 800c03e:	a36e      	add	r3, pc, #440	@ (adr r3, 800c1f8 <atan+0x2a0>)
 800c040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c044:	f7f4 f892 	bl	800016c <__adddf3>
 800c048:	4632      	mov	r2, r6
 800c04a:	463b      	mov	r3, r7
 800c04c:	f7f4 fa44 	bl	80004d8 <__aeabi_dmul>
 800c050:	a36b      	add	r3, pc, #428	@ (adr r3, 800c200 <atan+0x2a8>)
 800c052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c056:	f7f4 f889 	bl	800016c <__adddf3>
 800c05a:	4632      	mov	r2, r6
 800c05c:	463b      	mov	r3, r7
 800c05e:	f7f4 fa3b 	bl	80004d8 <__aeabi_dmul>
 800c062:	a369      	add	r3, pc, #420	@ (adr r3, 800c208 <atan+0x2b0>)
 800c064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c068:	f7f4 f880 	bl	800016c <__adddf3>
 800c06c:	4632      	mov	r2, r6
 800c06e:	463b      	mov	r3, r7
 800c070:	f7f4 fa32 	bl	80004d8 <__aeabi_dmul>
 800c074:	a366      	add	r3, pc, #408	@ (adr r3, 800c210 <atan+0x2b8>)
 800c076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c07a:	f7f4 f877 	bl	800016c <__adddf3>
 800c07e:	4632      	mov	r2, r6
 800c080:	463b      	mov	r3, r7
 800c082:	f7f4 fa29 	bl	80004d8 <__aeabi_dmul>
 800c086:	a364      	add	r3, pc, #400	@ (adr r3, 800c218 <atan+0x2c0>)
 800c088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c08c:	f7f4 f86e 	bl	800016c <__adddf3>
 800c090:	4642      	mov	r2, r8
 800c092:	464b      	mov	r3, r9
 800c094:	f7f4 fa20 	bl	80004d8 <__aeabi_dmul>
 800c098:	a361      	add	r3, pc, #388	@ (adr r3, 800c220 <atan+0x2c8>)
 800c09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c09e:	4680      	mov	r8, r0
 800c0a0:	4689      	mov	r9, r1
 800c0a2:	4630      	mov	r0, r6
 800c0a4:	4639      	mov	r1, r7
 800c0a6:	f7f4 fa17 	bl	80004d8 <__aeabi_dmul>
 800c0aa:	a35f      	add	r3, pc, #380	@ (adr r3, 800c228 <atan+0x2d0>)
 800c0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0b0:	f7f4 f85a 	bl	8000168 <__aeabi_dsub>
 800c0b4:	4632      	mov	r2, r6
 800c0b6:	463b      	mov	r3, r7
 800c0b8:	f7f4 fa0e 	bl	80004d8 <__aeabi_dmul>
 800c0bc:	a35c      	add	r3, pc, #368	@ (adr r3, 800c230 <atan+0x2d8>)
 800c0be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c2:	f7f4 f851 	bl	8000168 <__aeabi_dsub>
 800c0c6:	4632      	mov	r2, r6
 800c0c8:	463b      	mov	r3, r7
 800c0ca:	f7f4 fa05 	bl	80004d8 <__aeabi_dmul>
 800c0ce:	a35a      	add	r3, pc, #360	@ (adr r3, 800c238 <atan+0x2e0>)
 800c0d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0d4:	f7f4 f848 	bl	8000168 <__aeabi_dsub>
 800c0d8:	4632      	mov	r2, r6
 800c0da:	463b      	mov	r3, r7
 800c0dc:	f7f4 f9fc 	bl	80004d8 <__aeabi_dmul>
 800c0e0:	a357      	add	r3, pc, #348	@ (adr r3, 800c240 <atan+0x2e8>)
 800c0e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0e6:	f7f4 f83f 	bl	8000168 <__aeabi_dsub>
 800c0ea:	4632      	mov	r2, r6
 800c0ec:	463b      	mov	r3, r7
 800c0ee:	f7f4 f9f3 	bl	80004d8 <__aeabi_dmul>
 800c0f2:	4602      	mov	r2, r0
 800c0f4:	460b      	mov	r3, r1
 800c0f6:	4640      	mov	r0, r8
 800c0f8:	4649      	mov	r1, r9
 800c0fa:	f7f4 f837 	bl	800016c <__adddf3>
 800c0fe:	4622      	mov	r2, r4
 800c100:	462b      	mov	r3, r5
 800c102:	f7f4 f9e9 	bl	80004d8 <__aeabi_dmul>
 800c106:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c10a:	4602      	mov	r2, r0
 800c10c:	460b      	mov	r3, r1
 800c10e:	d144      	bne.n	800c19a <atan+0x242>
 800c110:	4620      	mov	r0, r4
 800c112:	4629      	mov	r1, r5
 800c114:	f7f4 f828 	bl	8000168 <__aeabi_dsub>
 800c118:	e733      	b.n	800bf82 <atan+0x2a>
 800c11a:	2200      	movs	r2, #0
 800c11c:	4b4f      	ldr	r3, [pc, #316]	@ (800c25c <atan+0x304>)
 800c11e:	f7f4 f823 	bl	8000168 <__aeabi_dsub>
 800c122:	2200      	movs	r2, #0
 800c124:	4606      	mov	r6, r0
 800c126:	460f      	mov	r7, r1
 800c128:	4620      	mov	r0, r4
 800c12a:	4629      	mov	r1, r5
 800c12c:	4b4b      	ldr	r3, [pc, #300]	@ (800c25c <atan+0x304>)
 800c12e:	f7f4 f81d 	bl	800016c <__adddf3>
 800c132:	4602      	mov	r2, r0
 800c134:	460b      	mov	r3, r1
 800c136:	4630      	mov	r0, r6
 800c138:	4639      	mov	r1, r7
 800c13a:	f7f4 faf7 	bl	800072c <__aeabi_ddiv>
 800c13e:	f04f 0a01 	mov.w	sl, #1
 800c142:	4604      	mov	r4, r0
 800c144:	460d      	mov	r5, r1
 800c146:	e767      	b.n	800c018 <atan+0xc0>
 800c148:	4b46      	ldr	r3, [pc, #280]	@ (800c264 <atan+0x30c>)
 800c14a:	429e      	cmp	r6, r3
 800c14c:	d21a      	bcs.n	800c184 <atan+0x22c>
 800c14e:	2200      	movs	r2, #0
 800c150:	4b45      	ldr	r3, [pc, #276]	@ (800c268 <atan+0x310>)
 800c152:	f7f4 f809 	bl	8000168 <__aeabi_dsub>
 800c156:	2200      	movs	r2, #0
 800c158:	4606      	mov	r6, r0
 800c15a:	460f      	mov	r7, r1
 800c15c:	4620      	mov	r0, r4
 800c15e:	4629      	mov	r1, r5
 800c160:	4b41      	ldr	r3, [pc, #260]	@ (800c268 <atan+0x310>)
 800c162:	f7f4 f9b9 	bl	80004d8 <__aeabi_dmul>
 800c166:	2200      	movs	r2, #0
 800c168:	4b3c      	ldr	r3, [pc, #240]	@ (800c25c <atan+0x304>)
 800c16a:	f7f3 ffff 	bl	800016c <__adddf3>
 800c16e:	4602      	mov	r2, r0
 800c170:	460b      	mov	r3, r1
 800c172:	4630      	mov	r0, r6
 800c174:	4639      	mov	r1, r7
 800c176:	f7f4 fad9 	bl	800072c <__aeabi_ddiv>
 800c17a:	f04f 0a02 	mov.w	sl, #2
 800c17e:	4604      	mov	r4, r0
 800c180:	460d      	mov	r5, r1
 800c182:	e749      	b.n	800c018 <atan+0xc0>
 800c184:	4602      	mov	r2, r0
 800c186:	460b      	mov	r3, r1
 800c188:	2000      	movs	r0, #0
 800c18a:	4938      	ldr	r1, [pc, #224]	@ (800c26c <atan+0x314>)
 800c18c:	f7f4 face 	bl	800072c <__aeabi_ddiv>
 800c190:	f04f 0a03 	mov.w	sl, #3
 800c194:	4604      	mov	r4, r0
 800c196:	460d      	mov	r5, r1
 800c198:	e73e      	b.n	800c018 <atan+0xc0>
 800c19a:	4b35      	ldr	r3, [pc, #212]	@ (800c270 <atan+0x318>)
 800c19c:	4e35      	ldr	r6, [pc, #212]	@ (800c274 <atan+0x31c>)
 800c19e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c1a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1a6:	f7f3 ffdf 	bl	8000168 <__aeabi_dsub>
 800c1aa:	4622      	mov	r2, r4
 800c1ac:	462b      	mov	r3, r5
 800c1ae:	f7f3 ffdb 	bl	8000168 <__aeabi_dsub>
 800c1b2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c1b6:	4602      	mov	r2, r0
 800c1b8:	460b      	mov	r3, r1
 800c1ba:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c1be:	f7f3 ffd3 	bl	8000168 <__aeabi_dsub>
 800c1c2:	f1bb 0f00 	cmp.w	fp, #0
 800c1c6:	4604      	mov	r4, r0
 800c1c8:	460d      	mov	r5, r1
 800c1ca:	f6bf aee4 	bge.w	800bf96 <atan+0x3e>
 800c1ce:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c1d2:	461d      	mov	r5, r3
 800c1d4:	e6df      	b.n	800bf96 <atan+0x3e>
 800c1d6:	a51c      	add	r5, pc, #112	@ (adr r5, 800c248 <atan+0x2f0>)
 800c1d8:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c1dc:	e6db      	b.n	800bf96 <atan+0x3e>
 800c1de:	bf00      	nop
 800c1e0:	54442d18 	.word	0x54442d18
 800c1e4:	3ff921fb 	.word	0x3ff921fb
 800c1e8:	8800759c 	.word	0x8800759c
 800c1ec:	7e37e43c 	.word	0x7e37e43c
 800c1f0:	e322da11 	.word	0xe322da11
 800c1f4:	3f90ad3a 	.word	0x3f90ad3a
 800c1f8:	24760deb 	.word	0x24760deb
 800c1fc:	3fa97b4b 	.word	0x3fa97b4b
 800c200:	a0d03d51 	.word	0xa0d03d51
 800c204:	3fb10d66 	.word	0x3fb10d66
 800c208:	c54c206e 	.word	0xc54c206e
 800c20c:	3fb745cd 	.word	0x3fb745cd
 800c210:	920083ff 	.word	0x920083ff
 800c214:	3fc24924 	.word	0x3fc24924
 800c218:	5555550d 	.word	0x5555550d
 800c21c:	3fd55555 	.word	0x3fd55555
 800c220:	2c6a6c2f 	.word	0x2c6a6c2f
 800c224:	bfa2b444 	.word	0xbfa2b444
 800c228:	52defd9a 	.word	0x52defd9a
 800c22c:	3fadde2d 	.word	0x3fadde2d
 800c230:	af749a6d 	.word	0xaf749a6d
 800c234:	3fb3b0f2 	.word	0x3fb3b0f2
 800c238:	fe231671 	.word	0xfe231671
 800c23c:	3fbc71c6 	.word	0x3fbc71c6
 800c240:	9998ebc4 	.word	0x9998ebc4
 800c244:	3fc99999 	.word	0x3fc99999
 800c248:	54442d18 	.word	0x54442d18
 800c24c:	bff921fb 	.word	0xbff921fb
 800c250:	440fffff 	.word	0x440fffff
 800c254:	7ff00000 	.word	0x7ff00000
 800c258:	3fdbffff 	.word	0x3fdbffff
 800c25c:	3ff00000 	.word	0x3ff00000
 800c260:	3ff2ffff 	.word	0x3ff2ffff
 800c264:	40038000 	.word	0x40038000
 800c268:	3ff80000 	.word	0x3ff80000
 800c26c:	bff00000 	.word	0xbff00000
 800c270:	0800d9a0 	.word	0x0800d9a0
 800c274:	0800d9c0 	.word	0x0800d9c0

0800c278 <scalbn>:
 800c278:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800c27c:	4616      	mov	r6, r2
 800c27e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c282:	4683      	mov	fp, r0
 800c284:	468c      	mov	ip, r1
 800c286:	460b      	mov	r3, r1
 800c288:	b982      	cbnz	r2, 800c2ac <scalbn+0x34>
 800c28a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c28e:	4303      	orrs	r3, r0
 800c290:	d035      	beq.n	800c2fe <scalbn+0x86>
 800c292:	4b2d      	ldr	r3, [pc, #180]	@ (800c348 <scalbn+0xd0>)
 800c294:	2200      	movs	r2, #0
 800c296:	f7f4 f91f 	bl	80004d8 <__aeabi_dmul>
 800c29a:	4b2c      	ldr	r3, [pc, #176]	@ (800c34c <scalbn+0xd4>)
 800c29c:	4683      	mov	fp, r0
 800c29e:	429e      	cmp	r6, r3
 800c2a0:	468c      	mov	ip, r1
 800c2a2:	da0d      	bge.n	800c2c0 <scalbn+0x48>
 800c2a4:	a324      	add	r3, pc, #144	@ (adr r3, 800c338 <scalbn+0xc0>)
 800c2a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2aa:	e019      	b.n	800c2e0 <scalbn+0x68>
 800c2ac:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 800c2b0:	42ba      	cmp	r2, r7
 800c2b2:	d109      	bne.n	800c2c8 <scalbn+0x50>
 800c2b4:	4602      	mov	r2, r0
 800c2b6:	f7f3 ff59 	bl	800016c <__adddf3>
 800c2ba:	4683      	mov	fp, r0
 800c2bc:	468c      	mov	ip, r1
 800c2be:	e01e      	b.n	800c2fe <scalbn+0x86>
 800c2c0:	460b      	mov	r3, r1
 800c2c2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c2c6:	3a36      	subs	r2, #54	@ 0x36
 800c2c8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800c2cc:	428e      	cmp	r6, r1
 800c2ce:	dd0a      	ble.n	800c2e6 <scalbn+0x6e>
 800c2d0:	a31b      	add	r3, pc, #108	@ (adr r3, 800c340 <scalbn+0xc8>)
 800c2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2d6:	4665      	mov	r5, ip
 800c2d8:	f363 051e 	bfi	r5, r3, #0, #31
 800c2dc:	4629      	mov	r1, r5
 800c2de:	481c      	ldr	r0, [pc, #112]	@ (800c350 <scalbn+0xd8>)
 800c2e0:	f7f4 f8fa 	bl	80004d8 <__aeabi_dmul>
 800c2e4:	e7e9      	b.n	800c2ba <scalbn+0x42>
 800c2e6:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800c2ea:	4432      	add	r2, r6
 800c2ec:	428a      	cmp	r2, r1
 800c2ee:	dcef      	bgt.n	800c2d0 <scalbn+0x58>
 800c2f0:	2a00      	cmp	r2, #0
 800c2f2:	dd08      	ble.n	800c306 <scalbn+0x8e>
 800c2f4:	f36f 531e 	bfc	r3, #20, #11
 800c2f8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c2fc:	46ac      	mov	ip, r5
 800c2fe:	4658      	mov	r0, fp
 800c300:	4661      	mov	r1, ip
 800c302:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800c306:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800c30a:	da09      	bge.n	800c320 <scalbn+0xa8>
 800c30c:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 800c310:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 800c314:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 800c318:	480e      	ldr	r0, [pc, #56]	@ (800c354 <scalbn+0xdc>)
 800c31a:	f041 011f 	orr.w	r1, r1, #31
 800c31e:	e7c1      	b.n	800c2a4 <scalbn+0x2c>
 800c320:	3236      	adds	r2, #54	@ 0x36
 800c322:	f36f 531e 	bfc	r3, #20, #11
 800c326:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c32a:	4658      	mov	r0, fp
 800c32c:	4629      	mov	r1, r5
 800c32e:	2200      	movs	r2, #0
 800c330:	4b09      	ldr	r3, [pc, #36]	@ (800c358 <scalbn+0xe0>)
 800c332:	e7d5      	b.n	800c2e0 <scalbn+0x68>
 800c334:	f3af 8000 	nop.w
 800c338:	c2f8f359 	.word	0xc2f8f359
 800c33c:	01a56e1f 	.word	0x01a56e1f
 800c340:	8800759c 	.word	0x8800759c
 800c344:	7e37e43c 	.word	0x7e37e43c
 800c348:	43500000 	.word	0x43500000
 800c34c:	ffff3cb0 	.word	0xffff3cb0
 800c350:	8800759c 	.word	0x8800759c
 800c354:	c2f8f359 	.word	0xc2f8f359
 800c358:	3c900000 	.word	0x3c900000

0800c35c <with_errno>:
 800c35c:	b570      	push	{r4, r5, r6, lr}
 800c35e:	4604      	mov	r4, r0
 800c360:	460d      	mov	r5, r1
 800c362:	4616      	mov	r6, r2
 800c364:	f7fe f8d2 	bl	800a50c <__errno>
 800c368:	4629      	mov	r1, r5
 800c36a:	6006      	str	r6, [r0, #0]
 800c36c:	4620      	mov	r0, r4
 800c36e:	bd70      	pop	{r4, r5, r6, pc}

0800c370 <xflow>:
 800c370:	b513      	push	{r0, r1, r4, lr}
 800c372:	4604      	mov	r4, r0
 800c374:	4619      	mov	r1, r3
 800c376:	4610      	mov	r0, r2
 800c378:	b10c      	cbz	r4, 800c37e <xflow+0xe>
 800c37a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c37e:	e9cd 2300 	strd	r2, r3, [sp]
 800c382:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c386:	f7f4 f8a7 	bl	80004d8 <__aeabi_dmul>
 800c38a:	2222      	movs	r2, #34	@ 0x22
 800c38c:	b002      	add	sp, #8
 800c38e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c392:	f7ff bfe3 	b.w	800c35c <with_errno>

0800c396 <__math_uflow>:
 800c396:	2200      	movs	r2, #0
 800c398:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800c39c:	f7ff bfe8 	b.w	800c370 <xflow>

0800c3a0 <__math_oflow>:
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800c3a6:	f7ff bfe3 	b.w	800c370 <xflow>
	...

0800c3ac <__ieee754_sqrt>:
 800c3ac:	4a65      	ldr	r2, [pc, #404]	@ (800c544 <__ieee754_sqrt+0x198>)
 800c3ae:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3b2:	438a      	bics	r2, r1
 800c3b4:	4606      	mov	r6, r0
 800c3b6:	460f      	mov	r7, r1
 800c3b8:	460b      	mov	r3, r1
 800c3ba:	4604      	mov	r4, r0
 800c3bc:	d10e      	bne.n	800c3dc <__ieee754_sqrt+0x30>
 800c3be:	4602      	mov	r2, r0
 800c3c0:	f7f4 f88a 	bl	80004d8 <__aeabi_dmul>
 800c3c4:	4602      	mov	r2, r0
 800c3c6:	460b      	mov	r3, r1
 800c3c8:	4630      	mov	r0, r6
 800c3ca:	4639      	mov	r1, r7
 800c3cc:	f7f3 fece 	bl	800016c <__adddf3>
 800c3d0:	4606      	mov	r6, r0
 800c3d2:	460f      	mov	r7, r1
 800c3d4:	4630      	mov	r0, r6
 800c3d6:	4639      	mov	r1, r7
 800c3d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3dc:	2900      	cmp	r1, #0
 800c3de:	dc0c      	bgt.n	800c3fa <__ieee754_sqrt+0x4e>
 800c3e0:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800c3e4:	4302      	orrs	r2, r0
 800c3e6:	d0f5      	beq.n	800c3d4 <__ieee754_sqrt+0x28>
 800c3e8:	b189      	cbz	r1, 800c40e <__ieee754_sqrt+0x62>
 800c3ea:	4602      	mov	r2, r0
 800c3ec:	f7f3 febc 	bl	8000168 <__aeabi_dsub>
 800c3f0:	4602      	mov	r2, r0
 800c3f2:	460b      	mov	r3, r1
 800c3f4:	f7f4 f99a 	bl	800072c <__aeabi_ddiv>
 800c3f8:	e7ea      	b.n	800c3d0 <__ieee754_sqrt+0x24>
 800c3fa:	150a      	asrs	r2, r1, #20
 800c3fc:	d115      	bne.n	800c42a <__ieee754_sqrt+0x7e>
 800c3fe:	2100      	movs	r1, #0
 800c400:	e009      	b.n	800c416 <__ieee754_sqrt+0x6a>
 800c402:	0ae3      	lsrs	r3, r4, #11
 800c404:	3a15      	subs	r2, #21
 800c406:	0564      	lsls	r4, r4, #21
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d0fa      	beq.n	800c402 <__ieee754_sqrt+0x56>
 800c40c:	e7f7      	b.n	800c3fe <__ieee754_sqrt+0x52>
 800c40e:	460a      	mov	r2, r1
 800c410:	e7fa      	b.n	800c408 <__ieee754_sqrt+0x5c>
 800c412:	005b      	lsls	r3, r3, #1
 800c414:	3101      	adds	r1, #1
 800c416:	02d8      	lsls	r0, r3, #11
 800c418:	d5fb      	bpl.n	800c412 <__ieee754_sqrt+0x66>
 800c41a:	1e48      	subs	r0, r1, #1
 800c41c:	1a12      	subs	r2, r2, r0
 800c41e:	f1c1 0020 	rsb	r0, r1, #32
 800c422:	fa24 f000 	lsr.w	r0, r4, r0
 800c426:	4303      	orrs	r3, r0
 800c428:	408c      	lsls	r4, r1
 800c42a:	2700      	movs	r7, #0
 800c42c:	f2a2 38ff 	subw	r8, r2, #1023	@ 0x3ff
 800c430:	2116      	movs	r1, #22
 800c432:	07d2      	lsls	r2, r2, #31
 800c434:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800c438:	463a      	mov	r2, r7
 800c43a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c43e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c442:	bf5c      	itt	pl
 800c444:	005b      	lslpl	r3, r3, #1
 800c446:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800c44a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c44e:	bf58      	it	pl
 800c450:	0064      	lslpl	r4, r4, #1
 800c452:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800c456:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c45a:	0064      	lsls	r4, r4, #1
 800c45c:	1815      	adds	r5, r2, r0
 800c45e:	429d      	cmp	r5, r3
 800c460:	bfde      	ittt	le
 800c462:	182a      	addle	r2, r5, r0
 800c464:	1b5b      	suble	r3, r3, r5
 800c466:	183f      	addle	r7, r7, r0
 800c468:	0fe5      	lsrs	r5, r4, #31
 800c46a:	3901      	subs	r1, #1
 800c46c:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800c470:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800c474:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800c478:	d1f0      	bne.n	800c45c <__ieee754_sqrt+0xb0>
 800c47a:	460d      	mov	r5, r1
 800c47c:	2620      	movs	r6, #32
 800c47e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800c482:	4293      	cmp	r3, r2
 800c484:	eb00 0c01 	add.w	ip, r0, r1
 800c488:	dc02      	bgt.n	800c490 <__ieee754_sqrt+0xe4>
 800c48a:	d113      	bne.n	800c4b4 <__ieee754_sqrt+0x108>
 800c48c:	45a4      	cmp	ip, r4
 800c48e:	d811      	bhi.n	800c4b4 <__ieee754_sqrt+0x108>
 800c490:	f1bc 0f00 	cmp.w	ip, #0
 800c494:	eb0c 0100 	add.w	r1, ip, r0
 800c498:	da3e      	bge.n	800c518 <__ieee754_sqrt+0x16c>
 800c49a:	2900      	cmp	r1, #0
 800c49c:	db3c      	blt.n	800c518 <__ieee754_sqrt+0x16c>
 800c49e:	f102 0e01 	add.w	lr, r2, #1
 800c4a2:	1a9b      	subs	r3, r3, r2
 800c4a4:	4672      	mov	r2, lr
 800c4a6:	45a4      	cmp	ip, r4
 800c4a8:	bf88      	it	hi
 800c4aa:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c4ae:	eba4 040c 	sub.w	r4, r4, ip
 800c4b2:	4405      	add	r5, r0
 800c4b4:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800c4b8:	3e01      	subs	r6, #1
 800c4ba:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800c4be:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800c4c2:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800c4c6:	d1dc      	bne.n	800c482 <__ieee754_sqrt+0xd6>
 800c4c8:	431c      	orrs	r4, r3
 800c4ca:	d01a      	beq.n	800c502 <__ieee754_sqrt+0x156>
 800c4cc:	4c1e      	ldr	r4, [pc, #120]	@ (800c548 <__ieee754_sqrt+0x19c>)
 800c4ce:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 800c54c <__ieee754_sqrt+0x1a0>
 800c4d2:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c4d6:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c4da:	f7f3 fe45 	bl	8000168 <__aeabi_dsub>
 800c4de:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800c4e2:	4602      	mov	r2, r0
 800c4e4:	460b      	mov	r3, r1
 800c4e6:	4650      	mov	r0, sl
 800c4e8:	4659      	mov	r1, fp
 800c4ea:	f7f4 fa71 	bl	80009d0 <__aeabi_dcmple>
 800c4ee:	b140      	cbz	r0, 800c502 <__ieee754_sqrt+0x156>
 800c4f0:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c4f4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c4f8:	f1b5 3fff 	cmp.w	r5, #4294967295
 800c4fc:	d10e      	bne.n	800c51c <__ieee754_sqrt+0x170>
 800c4fe:	4635      	mov	r5, r6
 800c500:	3701      	adds	r7, #1
 800c502:	107b      	asrs	r3, r7, #1
 800c504:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800c508:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800c50c:	eb03 5108 	add.w	r1, r3, r8, lsl #20
 800c510:	086b      	lsrs	r3, r5, #1
 800c512:	ea43 70c7 	orr.w	r0, r3, r7, lsl #31
 800c516:	e75b      	b.n	800c3d0 <__ieee754_sqrt+0x24>
 800c518:	4696      	mov	lr, r2
 800c51a:	e7c2      	b.n	800c4a2 <__ieee754_sqrt+0xf6>
 800c51c:	f7f3 fe26 	bl	800016c <__adddf3>
 800c520:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800c524:	4602      	mov	r2, r0
 800c526:	460b      	mov	r3, r1
 800c528:	4650      	mov	r0, sl
 800c52a:	4659      	mov	r1, fp
 800c52c:	f7f4 fa46 	bl	80009bc <__aeabi_dcmplt>
 800c530:	b120      	cbz	r0, 800c53c <__ieee754_sqrt+0x190>
 800c532:	1cab      	adds	r3, r5, #2
 800c534:	bf08      	it	eq
 800c536:	3701      	addeq	r7, #1
 800c538:	3502      	adds	r5, #2
 800c53a:	e7e2      	b.n	800c502 <__ieee754_sqrt+0x156>
 800c53c:	1c6b      	adds	r3, r5, #1
 800c53e:	f023 0501 	bic.w	r5, r3, #1
 800c542:	e7de      	b.n	800c502 <__ieee754_sqrt+0x156>
 800c544:	7ff00000 	.word	0x7ff00000
 800c548:	0800d9e8 	.word	0x0800d9e8
 800c54c:	0800d9e0 	.word	0x0800d9e0

0800c550 <_init>:
 800c550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c552:	bf00      	nop
 800c554:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c556:	bc08      	pop	{r3}
 800c558:	469e      	mov	lr, r3
 800c55a:	4770      	bx	lr

0800c55c <_fini>:
 800c55c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c55e:	bf00      	nop
 800c560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c562:	bc08      	pop	{r3}
 800c564:	469e      	mov	lr, r3
 800c566:	4770      	bx	lr
