Warning (10268): Verilog HDL information at modulo_ff_t.v(6): always construct contains both blocking and non-blocking assignments File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_t.v Line: 6
