
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDL"
"Report-Msgid-Bugs-To:"
"POT-Creation-Date:2023-12-01 11:48+0800"
"PO-Revision-Date:YEAR-MO-DA HO:MI+ZONE"
"Last-Translator:FULL NAME <EMAIL@ADDRESS>"
"Language:zh_CN"
"Language-Team:zh_CN <LL@li.org>"
"Plural-Forms:nplurals=1; plural=0;"
"MIME-Version:1.0"
"Content-Type:text/plain; charset=utf-8"
"Content-Transfer-Encoding:8bit"
"Generated-By:Babel 2.13.1"

#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:3
msgid "QSysify"
msgstr "QSysify"
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:6
msgid "Introduction"
msgstr "介绍"
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:8
msgid ""
"QSysify is a tool which is able to generate a QSys IP (tcl script) from a "
"SpinalHDL component by analysing its IO definition. It currently implement "
"the following interfaces features :"
msgstr ""
"QSysify 是一个工具，能够通过分析 SpinalHDL 组件的 IO 定义来生成 QSys IP（tcl 脚本）。目前它实现了以下接口功能："
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:11
msgid "Master/Slave AvalonMM"
msgstr "主/从 AvalonMM"
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:12
msgid "Master/Slave APB3"
msgstr "主/从 APB3"
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:13
msgid "Clock domain input"
msgstr "时钟域输入"
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:14
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:71
msgid "Reset output"
msgstr "复位输出"
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:15
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:64
msgid "Interrupt input"
msgstr "中断输入"
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:16
msgid "Conduit (Used in last resort)"
msgstr "导管（最后使用）"
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:19
msgid "Example"
msgstr "例子"
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:21
msgid "In the case of a UART controller :"
msgstr "对于 UART 控制器："
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:34
msgid ""
"The following  ``main`` will generate the Verilog and the QSys TCL script "
"with io.bus as an AvalonMM and io.uart as a conduit :"
msgstr "以下“main”将生成 Verilog 和 QSys TCL 脚本，其中 io.bus 作为 AvalonMM，io.uart 作为管道："
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:52
msgid "tags"
msgstr "标签"
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:54
msgid ""
"Because QSys require some information that are not specified in the "
"SpinalHDL hardware specification, some tags should be added to interface:"
msgstr "由于 QSys 需要一些 SpinalHDL 硬件规范中未指定的信息，因此应在接口中添加一些标签："
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:57
msgid "AvalonMM / APB3"
msgstr "阿瓦隆MM / APB3"
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:78
msgid "Adding new interface support"
msgstr "添加新接口支持"
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:80
msgid ""
"Basically, the QSysify tool can be setup with a list of interface "
"``emitter`` `(as you can see here) "
"<https://github.com/SpinalHDL/SpinalHDL/blob/764193013f84cfe4f82d7d1f1739c4561ef65860/lib/src/main/scala/spinal/lib/eda/altera/QSys.scala#L12>`_"
msgstr ""
"基本上，QSysify "
"工具可以使用接口“发射器”列表进行设置（如您在此处看到的）<https://github.com/SpinalHDL/SpinalHDL/blob/764193013f84cfe4f82d7d1f1739c4561ef65860/lib/src/main/scala"
" /spinal/lib/eda/altera/QSys.scala#L12>`_"
#: ../../source/SpinalHDL/Libraries/EDA/altera/qsysify.rst:82
msgid ""
"You can create your own emitter by creating a new class extending "
"`QSysifyInterfaceEmiter "
"<https://github.com/SpinalHDL/SpinalHDL/blob/764193013f84cfe4f82d7d1f1739c4561ef65860/lib/src/main/scala/spinal/lib/eda/altera/QSys.scala#L24>`_"
msgstr ""
"您可以通过创建一个扩展`QSysifyInterfaceEmiter的新类来创建自己的发射器 "
"<https://github.com/SpinalHDL/SpinalHDL/blob/764193013f84cfe4f82d7d1f1739c4561ef65860/lib/src/main/scala/spinal/lib/eda/altera/QSys.scala"
" #L24>`_"
