Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win64) Build 881834 Fri Apr  4 14:15:54 MDT 2014
| Date         : Fri Sep 04 15:46:16 2015
| Host         : LAPAR01-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc
-----------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------

REPORT SUMMARY
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
           Max violations: <unlimited>
         Violations found: 32

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#3 Warning
Input Buffer Connections  
Input buffer mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#4 Warning
Input Buffer Connections  
Input buffer mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#5 Warning
Input Buffer Connections  
Input buffer mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#6 Warning
Input Buffer Connections  
Input buffer mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#7 Warning
Input Buffer Connections  
Input buffer mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#8 Warning
Input Buffer Connections  
Input buffer mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E.dsp_module_lower/Using_DSP48E1.DSP48E1_I1 input A B  is not pipelined. Pipelining DSP48 input will improve performance. Each input of DSP48 has 2 levels of pipelining.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E.dsp_module_upper/Using_DSP48E1.DSP48E1_I1 input A B  is not pipelined. Pipelining DSP48 input will improve performance. Each input of DSP48 has 2 levels of pipelining.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1 input A B  is not pipelined. Pipelining DSP48 input will improve performance. Each input of DSP48 has 2 levels of pipelining.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1 input A B  is not pipelined. Pipelining DSP48 input will improve performance. Each input of DSP48 has 2 levels of pipelining.
Related violations: <none>

DPOP-1#1 Warning
Output pipelining  
DSP mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E.dsp_module_lower/Using_DSP48E1.DSP48E1_I1 output P  is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#2 Warning
Output pipelining  
DSP mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1 output P  is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#3 Warning
Output pipelining  
DSP mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1 output P  is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

LUTLP-1#1 Warning
Combinatorial Loop  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. mb_system_i/debug_AES_v1_6_0/rdy_i_reg_i_4.
Related violations: <none>

LUTLP-1#2 Warning
Combinatorial Loop  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. mb_system_i/debug_AES_v1_6_0/rdy_i_reg_i_8.
Related violations: <none>

LUTLP-1#3 Warning
Combinatorial Loop  
14 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. mb_system_i/debug_AES_v1_6_0/e_mux_2_reg[2]_i_2, mb_system_i/debug_AES_v1_6_0/e_mux_2_reg[2]_i_3, mb_system_i/debug_AES_v1_6_0/e_mux_2_reg[2]_i_4, mb_system_i/debug_AES_v1_6_0/e_mux_2_reg[2]_i_5, mb_system_i/debug_AES_v1_6_0/rdy_i_reg_i_3, mb_system_i/debug_AES_v1_6_0/rdy_i_reg_i_4, mb_system_i/debug_AES_v1_6_0/rdy_i_reg_i_5, mb_system_i/debug_AES_v1_6_0/rdy_i_reg_i_6, mb_system_i/debug_AES_v1_6_0/rdy_i_reg_i_7, mb_system_i/debug_AES_v1_6_0/rdy_i_reg_i_8, mb_system_i/debug_AES_v1_6_0/rdy_i_reg_i_9, mb_system_i/debug_AES_v1_6_0/rdy_i_reg_i_10, mb_system_i/debug_AES_v1_6_0/rdy_i_reg_i_11, mb_system_i/debug_AES_v1_6_0/rdy_i_reg_i_12.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net mb_system_i/debug_AES_v1_6_0/n_1_n_0_1517_BUFG_inst is a gated clock net sourced by a combinational pin mb_system_i/debug_AES_v1_6_0/n_0_1517_BUFG_inst_i_1/O, cell mb_system_i/debug_AES_v1_6_0/n_0_1517_BUFG_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net mb_system_i/debug_AES_v1_6_0/n_3_n_2_809_BUFG_inst is a gated clock net sourced by a combinational pin mb_system_i/debug_AES_v1_6_0/n_2_809_BUFG_inst_i_1/O, cell mb_system_i/debug_AES_v1_6_0/n_2_809_BUFG_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net mb_system_i/debug_AES_v1_6_0/n_4_rdy_i_reg_i_2 is a gated clock net sourced by a combinational pin mb_system_i/debug_AES_v1_6_0/rdy_i_reg_i_2/O, cell mb_system_i/debug_AES_v1_6_0/rdy_i_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT mb_system_i/debug_AES_v1_6_0/n_0_1517_BUFG_inst_i_1 is driving clock pin of 128 cells. This could lead to large hold time violations. First few involved cells are:
    mb_system_i/debug_AES_v1_6_0/U0/AES_Crypto_0/Control_0/bo_i_reg[0] {LDCE}
    mb_system_i/debug_AES_v1_6_0/U0/AES_Crypto_0/Control_0/bo_i_reg[100] {LDCE}
    mb_system_i/debug_AES_v1_6_0/U0/AES_Crypto_0/Control_0/bo_i_reg[101] {LDCE}
    mb_system_i/debug_AES_v1_6_0/U0/AES_Crypto_0/Control_0/bo_i_reg[102] {LDCE}
    mb_system_i/debug_AES_v1_6_0/U0/AES_Crypto_0/Control_0/bo_i_reg[103] {LDCE}

Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT mb_system_i/debug_AES_v1_6_0/n_2_809_BUFG_inst_i_1 is driving clock pin of 128 cells. This could lead to large hold time violations. First few involved cells are:
    mb_system_i/debug_AES_v1_6_0/U0/AES_Crypto_0/Control_0/s0_i_reg[0] {LDCE}
    mb_system_i/debug_AES_v1_6_0/U0/AES_Crypto_0/Control_0/s0_i_reg[100] {LDCE}
    mb_system_i/debug_AES_v1_6_0/U0/AES_Crypto_0/Control_0/s0_i_reg[101] {LDCE}
    mb_system_i/debug_AES_v1_6_0/U0/AES_Crypto_0/Control_0/s0_i_reg[102] {LDCE}
    mb_system_i/debug_AES_v1_6_0/U0/AES_Crypto_0/Control_0/s0_i_reg[103] {LDCE}

Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT mb_system_i/debug_AES_v1_6_0/rdy_i_reg_i_2 is driving clock pin of 13 cells. This could lead to large hold time violations. First few involved cells are:
    mb_system_i/debug_AES_v1_6_0/U0/AES_Crypto_0/Control_0/e_mux_1_reg {LDCE}
    mb_system_i/debug_AES_v1_6_0/U0/AES_Crypto_0/Control_0/e_mux_2_reg[0] {LDCE}
    mb_system_i/debug_AES_v1_6_0/U0/AES_Crypto_0/Control_0/e_mux_2_reg[0]_rep {LDCE}
    mb_system_i/debug_AES_v1_6_0/U0/AES_Crypto_0/Control_0/e_mux_2_reg[0]_rep__0 {LDCE}
    mb_system_i/debug_AES_v1_6_0/U0/AES_Crypto_0/Control_0/e_mux_2_reg[1] {LDCE}

Related violations: <none>

REQP-1709#1 Warning
Clock output buffering  
PLLE2_ADV connectivity violation. The signal mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_0_connects_CED_GND  
mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E.dsp_module_lower/Using_DSP48E1.DSP48E1_I1: DSP48E1 attribute USE_DPORT is set to FALSE. Set attribute DREG to 1 and tie CED to GND to save power.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_0_connects_CED_GND  
mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E.dsp_module_upper/Using_DSP48E1.DSP48E1_I1: DSP48E1 attribute USE_DPORT is set to FALSE. Set attribute DREG to 1 and tie CED to GND to save power.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_0_connects_CED_GND  
mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1: DSP48E1 attribute USE_DPORT is set to FALSE. Set attribute DREG to 1 and tie CED to GND to save power.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_0_connects_CED_GND  
mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1: DSP48E1 attribute USE_DPORT is set to FALSE. Set attribute DREG to 1 and tie CED to GND to save power.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_0_connects_CED_GND  
mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1: DSP48E1 attribute USE_DPORT is set to FALSE. Set attribute DREG to 1 and tie CED to GND to save power.
Related violations: <none>

RTSTAT-10#1 Advisory
No routable loads  
1 net(s) have no routable loads. The problem net(s) are mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/auxout_clk_i.
Related violations: <none>


