#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Dec 26 14:41:53 2022
# Process ID: 42028
# Current directory: /home/parkdongho/dev/Digital-System-Design-with-Chisel/01-Digital-System-Design/03-Sequential-Logic/Counter/Counter.runs/synth_1
# Command line: vivado -log ShiftFIFO.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ShiftFIFO.tcl
# Log file: /home/parkdongho/dev/Digital-System-Design-with-Chisel/01-Digital-System-Design/03-Sequential-Logic/Counter/Counter.runs/synth_1/ShiftFIFO.vds
# Journal file: /home/parkdongho/dev/Digital-System-Design-with-Chisel/01-Digital-System-Design/03-Sequential-Logic/Counter/Counter.runs/synth_1/vivado.jou
# Running On: rhel8, OS: Linux, CPU Frequency: 3800.000 MHz, CPU Physical cores: 16, Host memory: 67192 MB
#-----------------------------------------------------------
source ShiftFIFO.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/parkdongho/dev/Digital-System-Design-with-Chisel/01-Digital-System-Design/03-Sequential-Logic/Counter/Counter.srcs/utils_1/imports/synth_1/helloworld.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/parkdongho/dev/Digital-System-Design-with-Chisel/01-Digital-System-Design/03-Sequential-Logic/Counter/Counter.srcs/utils_1/imports/synth_1/helloworld.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ShiftFIFO -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 42042
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.516 ; gain = 0.000 ; free physical = 49380 ; free virtual = 85016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ShiftFIFO' [/home/parkdongho/dev/Digital-System-Design-with-Chisel/01-Digital-System-Design/03-Sequential-Logic/ShiftFIFO.v:173]
INFO: [Synth 8-6157] synthesizing module 'ShiftMem' [/home/parkdongho/dev/Digital-System-Design-with-Chisel/01-Digital-System-Design/03-Sequential-Logic/ShiftFIFO.v:26]
INFO: [Synth 8-6157] synthesizing module 'SRLC' [/home/parkdongho/dev/Digital-System-Design-with-Chisel/01-Digital-System-Design/03-Sequential-Logic/ShiftFIFO.v:1]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxSRLC' [/home/parkdongho/dev/Digital-System-Design-with-Chisel/01-Digital-System-Design/03-Sequential-Logic/BlackBoxSRLC.v:1]
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxSRLC' (0#1) [/home/parkdongho/dev/Digital-System-Design-with-Chisel/01-Digital-System-Design/03-Sequential-Logic/BlackBoxSRLC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SRLC' (0#1) [/home/parkdongho/dev/Digital-System-Design-with-Chisel/01-Digital-System-Design/03-Sequential-Logic/ShiftFIFO.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ShiftMem' (0#1) [/home/parkdongho/dev/Digital-System-Design-with-Chisel/01-Digital-System-Design/03-Sequential-Logic/ShiftFIFO.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ShiftFIFO' (0#1) [/home/parkdongho/dev/Digital-System-Design-with-Chisel/01-Digital-System-Design/03-Sequential-Logic/ShiftFIFO.v:173]
WARNING: [Synth 8-7129] Port reset in module ShiftFIFO is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3141.516 ; gain = 0.000 ; free physical = 50378 ; free virtual = 86015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3141.516 ; gain = 0.000 ; free physical = 50371 ; free virtual = 86007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3149.520 ; gain = 8.004 ; free physical = 50368 ; free virtual = 86005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3149.520 ; gain = 8.004 ; free physical = 50343 ; free virtual = 85980
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port reset in module ShiftFIFO is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3564.754 ; gain = 423.238 ; free physical = 49375 ; free virtual = 85015
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3564.754 ; gain = 423.238 ; free physical = 49373 ; free virtual = 85013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3564.754 ; gain = 423.238 ; free physical = 49373 ; free virtual = 85012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3564.754 ; gain = 423.238 ; free physical = 49373 ; free virtual = 85012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3564.754 ; gain = 423.238 ; free physical = 49373 ; free virtual = 85012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3564.754 ; gain = 423.238 ; free physical = 49373 ; free virtual = 85012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3564.754 ; gain = 423.238 ; free physical = 49373 ; free virtual = 85012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3564.754 ; gain = 423.238 ; free physical = 49373 ; free virtual = 85012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3564.754 ; gain = 423.238 ; free physical = 49373 ; free virtual = 85012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name     | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftReg_reg | 256    | 1          | 0      | 8       | 4      | 2      | 0      | 
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |     1|
|3     |LUT1    |     1|
|4     |LUT2    |     6|
|5     |LUT3    |     8|
|6     |LUT4    |     2|
|7     |LUT5    |     2|
|8     |MUXF7   |    32|
|9     |MUXF8   |    16|
|10    |SRLC32E |    64|
|11    |FDRE    |     8|
|12    |IBUF    |    11|
|13    |OBUF    |    10|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------+----------------+------+
|      |Instance               |Module          |Cells |
+------+-----------------------+----------------+------+
|1     |top                    |                |   162|
|2     |  io_deq_bits_shiftMem |ShiftMem        |   121|
|3     |    readData_0_m       |SRLC            |    15|
|4     |      m                |BlackBoxSRLC_13 |    15|
|5     |    readData_1_m       |SRLC_0          |    15|
|6     |      m                |BlackBoxSRLC_12 |    15|
|7     |    readData_2_m       |SRLC_1          |    15|
|8     |      m                |BlackBoxSRLC_11 |    15|
|9     |    readData_3_m       |SRLC_2          |    15|
|10    |      m                |BlackBoxSRLC_10 |    15|
|11    |    readData_4_m       |SRLC_3          |    15|
|12    |      m                |BlackBoxSRLC_9  |    15|
|13    |    readData_5_m       |SRLC_4          |    15|
|14    |      m                |BlackBoxSRLC_8  |    15|
|15    |    readData_6_m       |SRLC_5          |    15|
|16    |      m                |BlackBoxSRLC_7  |    15|
|17    |    readData_7_m       |SRLC_6          |    16|
|18    |      m                |BlackBoxSRLC    |    16|
+------+-----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3564.754 ; gain = 423.238 ; free physical = 49373 ; free virtual = 85012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3564.754 ; gain = 423.238 ; free physical = 49374 ; free virtual = 85014
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3564.762 ; gain = 423.238 ; free physical = 49374 ; free virtual = 85014
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3564.762 ; gain = 0.000 ; free physical = 49471 ; free virtual = 85111
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3564.762 ; gain = 0.000 ; free physical = 49380 ; free virtual = 85020
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 11 instances

Synth Design complete, checksum: 6763b03c
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3564.762 ; gain = 423.246 ; free physical = 49466 ; free virtual = 85106
INFO: [Common 17-1381] The checkpoint '/home/parkdongho/dev/Digital-System-Design-with-Chisel/01-Digital-System-Design/03-Sequential-Logic/Counter/Counter.runs/synth_1/ShiftFIFO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ShiftFIFO_utilization_synth.rpt -pb ShiftFIFO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 26 14:42:08 2022...
