Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    MEHRDAD-HP-WIN
Date:        Fri Apr  5 09:29:32 2019
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch C:/work/tinysdr_fpga_lora_tx/lora_tx_clarity/my_pll_64mhz/syn_results/my_pll_64mhz.prj
ProductType: synplify_pro




Copied C:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\syn_results\my_pll_64mhz.srr to C:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\syn_results\backup\my_pll_64mhz.srr
log file: "C:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\syn_results\my_pll_64mhz.srr"
Running: syn_results in foreground

Running my_pll_64mhz|syn_results

Running: compile (Compile) on my_pll_64mhz|syn_results
# Fri Apr  5 09:29:33 2019

Running: compile_flow (Compile Process) on my_pll_64mhz|syn_results
# Fri Apr  5 09:29:33 2019

Running: compiler (Compile Input) on my_pll_64mhz|syn_results
# Fri Apr  5 09:29:33 2019
Copied C:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\syn_results\synwork\my_pll_64mhz_comp.srs to C:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\syn_results\my_pll_64mhz.srs

compiler completed
# Fri Apr  5 09:29:36 2019

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on my_pll_64mhz|syn_results
# Fri Apr  5 09:29:36 2019

multi_srs_gen completed
# Fri Apr  5 09:29:37 2019

Return Code: 0
Run Time:00h:00m:01s
Copied C:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\syn_results\synwork\my_pll_64mhz_mult.srs to C:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\syn_results\my_pll_64mhz.srs
Copied C:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\syn_results\my_pll_64mhz.srr to C:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\syn_results\my_pll_64mhz.srf
Complete: Compile Process on my_pll_64mhz|syn_results

Running: premap (Pre-mapping) on my_pll_64mhz|syn_results
# Fri Apr  5 09:29:37 2019

premap completed
# Fri Apr  5 09:29:38 2019

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on my_pll_64mhz|syn_results

Running: map (Map) on my_pll_64mhz|syn_results
# Fri Apr  5 09:29:38 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on my_pll_64mhz|syn_results
# Fri Apr  5 09:29:38 2019
Copied C:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\syn_results\synwork\my_pll_64mhz_m.srm to C:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\syn_results\my_pll_64mhz.srm

fpga_mapper completed with warnings
# Fri Apr  5 09:29:40 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on my_pll_64mhz|syn_results
Copied C:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\syn_results\my_pll_64mhz.srr to C:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\syn_results\my_pll_64mhz.srf
Complete: Logic Synthesis on my_pll_64mhz|syn_results
exit status=0
exit status=0
