
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version U-2022.12-SP7 for linux64 - Oct 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Wed Apr 10 17:27:47 2024
Hostname:           micro28
CPU Model:          12th Gen Intel(R) Core(TM) i7-12700
CPU Details:        Cores = 20 : Sockets = 1 : Cache Size = 25600 KB : Freq = 3.90 GHz
OS:                 Linux 4.18.0-513.18.1.el8_9.x86_64
RAM:                 30 GB (Free  15 GB)
Swap:                31 GB (Free  31 GB)
Work Filesystem:    /homes mounted to auto.homes
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          18974 GB (Free 7893 GB)
Tmp Disk:            15 GB (Free  15 GB)

CPU Load: 61%, Ram Free: 15 GB, Swap Free: 31 GB, Work Disk Free: 7893 GB, Tmp Disk Free: 15 GB
#########################################
# TCL script for Design Compiler        #
# MS 2015                               #
#########################################
##################################################
# Read design and library
##################################################
# Set the top_level name
set top_level ibex_top
ibex_top
# In this file, libray path and libraries which are used are defined
source -verbose "../common_scripts/common.tcl" 
. /courses/ee6321/share/ibm13rflpvt/synopsys/ ~/ibex/ ~/ibex/rtl ~/ibex_/ibex ~/ibex_/opentitan/hw/ip/prim/rtl
dw_foundation.sldb
* scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
set hdlin_enable_rtldrc_info true
true
# Read verilog files
#read_verilog $(ls ~/ibex/rtl/*.sv)
#find ~/ibex/rtl/ -name "*.sv" | xargs echo read_verilog
set files [glob ../../../Verilog_files/*.v]
../../../Verilog_files/prim_clock_gating.v ../../../Verilog_files/ibex_top.v ../../../Verilog_files/ibex_wb_stage.v ../../../Verilog_files/ibex_pmp.v ../../../Verilog_files/ibex_multdiv_slow.v ../../../Verilog_files/ibex_register_file_ff.v ../../../Verilog_files/ibex_if_stage.v ../../../Verilog_files/ibex_multdiv_fast.v ../../../Verilog_files/ibex_prefetch_buffer.v ../../../Verilog_files/ibex_load_store_unit.v ../../../Verilog_files/ibex_lockstep.v ../../../Verilog_files/ibex_icache.v ../../../Verilog_files/ibex_decoder.v ../../../Verilog_files/ibex_dummy_instr.v ../../../Verilog_files/ibex_csr.v ../../../Verilog_files/ibex_ex_block.v ../../../Verilog_files/ibex_fetch_fifo.v ../../../Verilog_files/ibex_id_stage.v ../../../Verilog_files/ibex_counter.v ../../../Verilog_files/ibex_cs_registers.v ../../../Verilog_files/ibex_alu.v ../../../Verilog_files/ibex_controller.v ../../../Verilog_files/prim_generic_flop.v ../../../Verilog_files/ibex_compressed_decoder.v ../../../Verilog_files/ibex_core.v ../../../Verilog_files/prim_generic_buf.v ../../../Verilog_files/ibex_branch_predict.v
#cd ~/ibex/rtl
#read_sverilog ibex_alu.sv
#cd ~/ibex_syn/dc/ibex
foreach file $files {
  read_verilog $file
  analyze -f verilog $file
}
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_clock_gating.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_clock_gating.v

Inferred memory devices in process
	in routine prim_clock_gating line 16 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_clock_gating.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    en_latch_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_clock_gating.db:prim_clock_gating'
Loaded 1 design.
Current design is 'prim_clock_gating'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/prim_clock_gating.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_top.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_top.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_top.v:432: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)

Inferred memory devices in process
	in routine ibex_top line 202 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   core_busy_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_top.db:ibex_top'
Loaded 1 design.
Current design is 'ibex_top'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_top.v
Warning:  ../../../Verilog_files/ibex_top.v:432: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_wb_stage.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_wb_stage.v
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_wb_stage.db:ibex_wb_stage'
Loaded 1 design.
Current design is 'ibex_wb_stage'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_wb_stage.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:95: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:104: unsigned to signed assignment occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:122: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:125: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:153: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:84: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:111: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:101: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:140: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:140: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:140: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:140: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:140: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:140: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:140: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:140: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:46: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 130 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           135            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 144 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.db:ibex_pmp'
Loaded 1 design.
Current design is 'ibex_pmp'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_pmp.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v:280: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v:124: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v:180: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v:216: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v:242: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 91 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            96            |    auto/auto     |
|           101            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 142 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           155            |    auto/auto     |
|           158            |    auto/auto     |
|           198            |    auto/auto     |
|           222            |    auto/auto     |
|           248            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_multdiv_slow line 263 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  op_a_shift_q_reg   | Flip-flop |  33   |  Y  | N  | Y  | N  | N  | N  | N  |
|   md_state_q_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  div_by_zero_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| multdiv_count_q_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  op_b_shift_q_reg   | Flip-flop |  33   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| ibex_multdiv_slow/212 |   32   |    1    |      5       |
===========================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.db:ibex_multdiv_slow'
Loaded 1 design.
Current design is 'ibex_multdiv_slow'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_multdiv_slow.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.v:84: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.v:190: The statements in initial blocks are ignored. (VER-281)

Inferred memory devices in process
	in routine ibex_register_file_ff line 87 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| g_rf_flops[1].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[2].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[3].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[4].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[5].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[6].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[7].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[8].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[9].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[10].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[11].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[12].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[13].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[14].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[15].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[16].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[17].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[18].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[19].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[20].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[21].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[22].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[23].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[24].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[25].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[26].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[27].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[28].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[29].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[30].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[31].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.db:ibex_register_file_ff'
Loaded 1 design.
Current design is 'ibex_register_file_ff'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_register_file_ff.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v:558: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v:211: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 199 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           206            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 215 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           219            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_if_stage line 409 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| instr_valid_id_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  instr_new_id_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine ibex_if_stage line 446 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
|   illegal_c_insn_id_o_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| instr_is_compressed_id_o_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         pc_id_o_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     instr_rdata_id_o_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   instr_rdata_alu_id_o_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    instr_fetch_err_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| instr_fetch_err_plus2_o_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    instr_rdata_c_id_o_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
========================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.db:ibex_if_stage'
Loaded 1 design.
Current design is 'ibex_if_stage'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_if_stage.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v:396: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v:334: signed to unsigned assignment occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v:288: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 223 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           236            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 316 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           331            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_multdiv_fast line 90 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| op_numerator_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  op_quotient_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  div_by_zero_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  div_counter_q_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   md_state_q_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_multdiv_fast line 291 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v'.
==========================================================================================
|         Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================
| gen_mult_fast.mult_state_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
==========================================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| ibex_multdiv_fast/363 |   32   |    1    |      5       |
===========================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.db:ibex_multdiv_fast'
Loaded 1 design.
Current design is 'ibex_multdiv_fast'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_multdiv_fast.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v:71: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v:136: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ibex_prefetch_buffer line 111 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  stored_addr_q_reg  | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_prefetch_buffer line 127 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  fetch_addr_q_reg   | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_prefetch_buffer line 152 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| rdata_outstanding_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  branch_discard_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     valid_req_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    discard_req_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.db:ibex_prefetch_buffer'
Loaded 1 design.
Current design is 'ibex_prefetch_buffer'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_prefetch_buffer.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:405: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:113: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:122: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:132: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:143: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:145: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:157: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:193: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:221: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:249: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:260: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 100 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |    auto/auto     |
|           108            |    auto/auto     |
|           117            |    auto/auto     |
|           127            |    auto/auto     |
|           138            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 148 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           152            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 184 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           188            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 196 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           200            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 224 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           228            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 252 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           256            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 284 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           299            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_load_store_unit line 160 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_load_store_unit line 165 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   data_type_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| data_sign_ext_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    data_we_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| rdata_offset_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_load_store_unit line 179 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_last_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_load_store_unit line 367 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|      pmp_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      lsu_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      ls_fsm_cs_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| handle_misaligned_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.db:ibex_load_store_unit'
Loaded 1 design.
Current design is 'ibex_load_store_unit'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_load_store_unit.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.v

Inferred memory devices in process
	in routine ibex_lockstep line 253 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|   shadow_inputs_q_reg   | Flip-flop |  318  |  Y  | N  | Y  | N  | N  | N  | N  |
| shadow_data_rdata_q_reg | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
| shadow_tag_rdata_q_reg  | Flip-flop |  88   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine ibex_lockstep line 308 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| core_outputs_q_reg  | Flip-flop | 1284  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_lockstep line 405 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| shadow_outputs_q_reg | Flip-flop |  428  |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.db:ibex_lockstep'
Loaded 1 design.
Current design is 'ibex_lockstep'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_lockstep.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:337: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:359: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:493: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:583: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:817: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:339: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:340: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:352: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:350: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:482: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:615: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:613: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:626: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:644: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:641: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:792: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 752 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           762            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_icache line 250 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| prefetch_addr_q_reg | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 310 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| lookup_valid_ic1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine ibex_icache line 328 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| lookup_addr_ic1_reg | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|   fill_in_ic1_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 365 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| round_robin_way_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| round_robin_way_q_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine ibex_icache line 535 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| fill_ram_done_q_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| fill_out_cnt_q_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   fill_busy_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  fill_older_q_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|  fill_stale_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  fill_cache_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   fill_hit_q_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| fill_ext_cnt_q_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| fill_ext_hold_q_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| fill_ext_done_q_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| fill_rvd_cnt_q_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 572 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fill_addr_q_reg   | Flip-flop |  120  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 576 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fill_way_q_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 586 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fill_err_q_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 600 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fill_data_q_reg   | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 686 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   skid_data_q_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   skid_err_q_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 698 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  skid_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 717 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  output_addr_q_reg  | Flip-flop |  31   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 797 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inval_state_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 811 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inval_index_q_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.db:ibex_icache'
Loaded 1 design.
Current design is 'ibex_icache'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_icache.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:907: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:302: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:302: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:309: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:456: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:474: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:503: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:564: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:581: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:586: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:591: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:596: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:601: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:606: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:559: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:634: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:644: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:619: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:664: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:717: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:722: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:727: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:730: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:733: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:736: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:739: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:742: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:745: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:748: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:751: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:754: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:757: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:760: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:763: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:766: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:769: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:772: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:775: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:778: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:781: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:784: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:787: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:790: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:793: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:796: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:799: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:802: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:805: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:808: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:811: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:814: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:817: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:822: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:871: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:322: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:656: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 172 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           200            |    auto/auto     |
|           225            |    auto/auto     |
|           240            |    auto/auto     |
|           253            |    auto/auto     |
|           270            |    auto/auto     |
|           274            |    auto/auto     |
|           285            |    auto/auto     |
|           297            |    auto/auto     |
|           333            |    auto/auto     |
|           383            |    auto/auto     |
|           398            |    auto/auto     |
|           416            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 438 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           454            |    auto/auto     |
|           493            |    auto/auto     |
|           551            |    auto/auto     |
|           705            |    auto/auto     |
|           864            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.db:ibex_decoder'
Loaded 1 design.
Current design is 'ibex_decoder'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_decoder.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v:113: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v:105: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 83 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            87            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_dummy_instr line 48 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| dummy_instr_seed_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine ibex_dummy_instr line 77 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dummy_cnt_q_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.db:ibex_dummy_instr'
Loaded 1 design.
Current design is 'ibex_dummy_instr'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_dummy_instr.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_csr.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_csr.v

Inferred memory devices in process
	in routine ibex_csr line 19 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_csr.db:ibex_csr'
Loaded 1 design.
Current design is 'ibex_csr'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_csr.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_ex_block.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_ex_block.v
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_ex_block.db:ibex_ex_block'
Loaded 1 design.
Current design is 'ibex_ex_block'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_ex_block.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v:113: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v:143: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v:165: The statements in initial blocks are ignored. (VER-281)

Inferred memory devices in process
	in routine ibex_fetch_fifo line 102 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  instr_addr_q_reg   | Flip-flop |  31   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_fetch_fifo line 136 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     valid_q_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_fetch_fifo line 157 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  96   |  Y  | N  | N  | N  | N  | N  | N  |
|      err_q_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.db:ibex_fetch_fifo'
Loaded 1 design.
Current design is 'ibex_fetch_fifo'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_fetch_fifo.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v:785: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v:342: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v:433: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v:711: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 333 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           337            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 394 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           398            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 426 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           430            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 650 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           665            |    auto/auto     |
|           668            |     auto/no      |
===============================================

Inferred memory devices in process
	in routine ibex_id_stage line 416 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    imd_val_q_reg    | Flip-flop |  68   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_id_stage line 606 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'.
==================================================================================================
|             Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================================
| g_branch_set_flop.branch_set_raw_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================================

Inferred memory devices in process
	in routine ibex_id_stage line 615 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| branch_jump_set_done_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine ibex_id_stage line 644 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    id_fsm_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.db:ibex_id_stage'
Loaded 1 design.
Current design is 'ibex_id_stage'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_id_stage.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_counter.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_counter.v:76: The statements in initial blocks are ignored. (VER-281)

Inferred memory devices in process
	in routine ibex_counter line 46 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    counter_q_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_counter.db:ibex_counter'
Loaded 1 design.
Current design is 'ibex_counter'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_counter.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:936: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:944: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:1257: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:602: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 302 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           309            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 441 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           477            |    auto/auto     |
|           520            |     auto/no      |
|           523            |     auto/no      |
===============================================

Statistics for case statements in always block at line 593 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           597            |    auto/auto     |
===============================================
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:624: Net mstack_d connected to instance u_mstatus_csr is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:676: Net mstack_cause_d connected to instance u_mcause_csr is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:762: Net mstack_d connected to instance u_mstack_csr is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:786: Net mstack_cause_d connected to instance u_mstack_cause_csr is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
	in routine ibex_cs_registers line 586 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   priv_lvl_q_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_cs_registers line 1086 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mcountinhibit_q_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| ibex_cs_registers/398 |   32   |   64    |      5       |
===========================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.db:ibex_cs_registers'
Loaded 1 design.
Current design is 'ibex_cs_registers'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_cs_registers.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v:888: The statements in initial blocks are ignored. (VER-281)

Statistics for case statements in always block at line 51 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            59            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 74 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            78            |     auto/no      |
===============================================

Statistics for case statements in always block at line 87 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            91            |     auto/no      |
===============================================

Statistics for case statements in always block at line 103 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           107            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 123 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           127            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 180 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           184            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 231 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           235            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 247 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           251            |     auto/no      |
===============================================

Statistics for case statements in always block at line 861 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           866            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.db:ibex_alu'
Loaded 1 design.
Current design is 'ibex_alu'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_alu.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v:600: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v:318: signed to unsigned part selection occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v:428: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v:503: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 345 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           374            |    auto/auto     |
|           512            |     auto/no      |
===============================================

Inferred memory devices in process
	in routine ibex_controller line 323 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  debug_cause_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_controller line 576 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|        exc_req_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     illegal_insn_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ctrl_fsm_cs_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       nmi_mode_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    do_single_step_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      debug_mode_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| enter_debug_mode_prio_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       load_err_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       store_err_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.db:ibex_controller'
Loaded 1 design.
Current design is 'ibex_controller'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_controller.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_flop.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_flop.v

Inferred memory devices in process
	in routine prim_generic_flop line 13 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_flop.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       q_o_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_flop.db:prim_generic_flop'
Loaded 1 design.
Current design is 'prim_generic_flop'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/prim_generic_flop.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:116: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:38: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:70: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:72: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:75: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:108: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:112: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 20 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
|            29            |    auto/auto     |
|            42            |    auto/auto     |
|            55            |    auto/auto     |
|            64            |    auto/auto     |
|            79            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.db:ibex_compressed_decoder'
Loaded 1 design.
Current design is 'ibex_compressed_decoder'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_compressed_decoder.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_core.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_core.v
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_core.db:ibex_core'
Loaded 1 design.
Current design is 'ibex_core'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_core.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_buf.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_buf.v
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_buf.db:prim_generic_buf'
Loaded 1 design.
Current design is 'prim_generic_buf'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/prim_generic_buf.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_branch_predict.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_branch_predict.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_branch_predict.v:55: The statements in initial blocks are ignored. (VER-281)

Statistics for case statements in always block at line 38 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_branch_predict.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            43            |     auto/no      |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_branch_predict.db:ibex_branch_predict'
Loaded 1 design.
Current design is 'ibex_branch_predict'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_branch_predict.v
Presto compilation completed successfully.
elaborate $top_level
Running PRESTO HDLC

Inferred memory devices in process
	in routine ibex_top line 202 in file
		'../../../Verilog_files/ibex_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   core_busy_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ibex_top)
Elaborated 1 design.
Current design is now 'ibex_top'.
Information: Building the design 'prim_generic_buf' instantiated from design 'ibex_top' with
	the parameters "Width=4". (HDL-193)
Presto compilation completed successfully. (prim_generic_buf_Width4)
Information: Building the design 'prim_generic_buf' instantiated from design 'ibex_top' with
	the parameters "Width=32'h00000020". (HDL-193)
Presto compilation completed successfully. (prim_generic_buf_s00000020)
Information: Building the design 'ibex_core' instantiated from design 'ibex_top' with
	the parameters "PMPEnable=1'h0,PMPGranularity=32'h00000000,PMPNumRegions=32'h00000004,MHPMCounterNum=32'h00000000,MHPMCounterWidth=32'h00000028,RV32E=1'h0,RV32M=2,RV32B=0,BranchTargetALU=1'h0,ICache=1'h0,ICacheECC=1'h0,BusSizeECC=32'h00000020,TagSizeECC=32'h00000016,LineSizeECC=32'h00000040,BranchPredictor=1'h0,DbgTriggerEn=1'h0,DbgHwBreakNum=32'h00000001,WritebackStage=1'h0,ResetAll=1'h0,RndCnstLfsrSeed=32'hac533bf4,RndCnstLfsrPerm=160'h1e35ecba467fd1b12e958152c04fa43878a8daed,SecureIbex=1'h0,DummyInstructions=1'h0,RegFileECC=1'h0,RegFileDataWidth=32'h00000020,MemECC=1'h0,MemDataWidth=32'h00000020,DmHaltAddr=32'h1a110800,DmExceptionAddr=32'h1a110808". (HDL-193)
Presto compilation completed successfully. (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255)
Information: Building the design 'ibex_register_file_ff' instantiated from design 'ibex_top' with
	the parameters "RV32E=1'h0,DataWidth=32'h00000020,DummyInstructions=1'h0,WrenCheck=1'h0,RdataMuxCheck=1'h0,WordZeroVal=32'h00000000". (HDL-193)
Warning:  ../../../Verilog_files/ibex_register_file_ff.v:84: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Verilog_files/ibex_register_file_ff.v:190: The statements in initial blocks are ignored. (VER-281)

Inferred memory devices in process
	in routine ibex_register_file_ff_0_00000020_0_0_0_00000000 line 87 in file
		'../../../Verilog_files/ibex_register_file_ff.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| g_rf_flops[1].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[2].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[3].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[4].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[5].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[6].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[7].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[8].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[9].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[10].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[11].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[12].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[13].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[14].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[15].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[16].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[17].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[18].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[19].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[20].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[21].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[22].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[23].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[24].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[25].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[26].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[27].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[28].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[29].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[30].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[31].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully. (ibex_register_file_ff_0_00000020_0_0_0_00000000)
Information: Building the design 'ibex_if_stage' instantiated from design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255' with
	the parameters "DmHaltAddr=32'h1a110800,DmExceptionAddr=32'h1a110808,DummyInstructions=1'h0,ICache=1'h0,ICacheECC=1'h0,BusSizeECC=32'h00000020,TagSizeECC=32'h00000016,LineSizeECC=32'h00000040,PCIncrCheck=1'h0,ResetAll=1'h0,RndCnstLfsrSeed=32'hac533bf4,RndCnstLfsrPerm=160'h1e35ecba467fd1b12e958152c04fa43878a8daed,BranchPredictor=1'h0,MemECC=1'h0,MemDataWidth=32'h00000020". (HDL-193)
Warning:  ../../../Verilog_files/ibex_if_stage.v:558: The statements in initial blocks are ignored. (VER-281)
Warning:  ../../../Verilog_files/ibex_if_stage.v:211: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 199 in file
	'../../../Verilog_files/ibex_if_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           206            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 215 in file
	'../../../Verilog_files/ibex_if_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           219            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255 line 409 in file
		'../../../Verilog_files/ibex_if_stage.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| instr_valid_id_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  instr_new_id_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255 line 446 in file
		'../../../Verilog_files/ibex_if_stage.v'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
|   illegal_c_insn_id_o_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| instr_is_compressed_id_o_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         pc_id_o_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     instr_rdata_id_o_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   instr_rdata_alu_id_o_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    instr_fetch_err_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| instr_fetch_err_plus2_o_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    instr_rdata_c_id_o_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
========================================================================================
Presto compilation completed successfully. (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255)
Information: Building the design 'ibex_id_stage' instantiated from design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255' with
	the parameters "RV32E=1'h0,RV32M=2,RV32B=0,BranchTargetALU=1'h0,DataIndTiming=1'h0,WritebackStage=1'h0,BranchPredictor=1'h0,MemECC=1'h0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_id_stage.v:785: The statements in initial blocks are ignored. (VER-281)
Warning:  ../../../Verilog_files/ibex_id_stage.v:342: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_id_stage.v:433: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_id_stage.v:711: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 333 in file
	'../../../Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           337            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 394 in file
	'../../../Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           398            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 426 in file
	'../../../Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           430            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 650 in file
	'../../../Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           665            |    auto/auto     |
|           668            |     auto/no      |
===============================================

Inferred memory devices in process
	in routine ibex_id_stage_0_2_0_0_0_0_0_0 line 416 in file
		'../../../Verilog_files/ibex_id_stage.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    imd_val_q_reg    | Flip-flop |  68   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_id_stage_0_2_0_0_0_0_0_0 line 606 in file
		'../../../Verilog_files/ibex_id_stage.v'.
==================================================================================================
|             Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================================
| g_branch_set_flop.branch_set_raw_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================================

Inferred memory devices in process
	in routine ibex_id_stage_0_2_0_0_0_0_0_0 line 615 in file
		'../../../Verilog_files/ibex_id_stage.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| branch_jump_set_done_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine ibex_id_stage_0_2_0_0_0_0_0_0 line 644 in file
		'../../../Verilog_files/ibex_id_stage.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    id_fsm_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ibex_id_stage_0_2_0_0_0_0_0_0)
Information: Building the design 'ibex_ex_block' instantiated from design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255' with
	the parameters "RV32M=2,RV32B=0,BranchTargetALU=1'h0". (HDL-193)
Presto compilation completed successfully. (ibex_ex_block_2_0_0)
Information: Building the design 'ibex_load_store_unit' instantiated from design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255' with
	the parameters "MemECC=1'h0,MemDataWidth=32'h00000020". (HDL-193)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:405: The statements in initial blocks are ignored. (VER-281)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:113: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:122: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:132: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:143: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:145: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:157: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:193: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:221: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:249: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:260: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 100 in file
	'../../../Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |    auto/auto     |
|           108            |    auto/auto     |
|           117            |    auto/auto     |
|           127            |    auto/auto     |
|           138            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 148 in file
	'../../../Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           152            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 184 in file
	'../../../Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           188            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 196 in file
	'../../../Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           200            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 224 in file
	'../../../Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           228            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 252 in file
	'../../../Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           256            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 284 in file
	'../../../Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           299            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_load_store_unit_0_00000020 line 160 in file
		'../../../Verilog_files/ibex_load_store_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_load_store_unit_0_00000020 line 165 in file
		'../../../Verilog_files/ibex_load_store_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   data_type_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| data_sign_ext_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    data_we_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| rdata_offset_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_load_store_unit_0_00000020 line 179 in file
		'../../../Verilog_files/ibex_load_store_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_last_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_load_store_unit_0_00000020 line 367 in file
		'../../../Verilog_files/ibex_load_store_unit.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|      pmp_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      lsu_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      ls_fsm_cs_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| handle_misaligned_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (ibex_load_store_unit_0_00000020)
Information: Building the design 'ibex_wb_stage' instantiated from design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255' with
	the parameters "ResetAll=1'h0,WritebackStage=1'h0,DummyInstructions=1'h0". (HDL-193)
Presto compilation completed successfully. (ibex_wb_stage_0_0_0)
Information: Building the design 'ibex_cs_registers' instantiated from design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255' with
	the parameters "DbgTriggerEn=1'h0,DbgHwBreakNum=32'h00000001,DataIndTiming=1'h0,DummyInstructions=1'h0,ShadowCSR=1'h0,ICache=1'h0,MHPMCounterNum=32'h00000000,MHPMCounterWidth=32'h00000028,PMPEnable=1'h0,PMPGranularity=32'h00000000,PMPNumRegions=32'h00000004,RV32E=1'h0,RV32M=2,RV32B=0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_cs_registers.v:936: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Verilog_files/ibex_cs_registers.v:944: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Verilog_files/ibex_cs_registers.v:1257: The statements in initial blocks are ignored. (VER-281)
Warning:  ../../../Verilog_files/ibex_cs_registers.v:602: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 302 in file
	'../../../Verilog_files/ibex_cs_registers.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           309            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 441 in file
	'../../../Verilog_files/ibex_cs_registers.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           477            |    auto/auto     |
|           520            |     auto/no      |
|           523            |     auto/no      |
===============================================

Statistics for case statements in always block at line 593 in file
	'../../../Verilog_files/ibex_cs_registers.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           597            |    auto/auto     |
===============================================
Warning:  ../../../Verilog_files/ibex_cs_registers.v:624: Net mstack_d connected to instance u_mstatus_csr is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  ../../../Verilog_files/ibex_cs_registers.v:676: Net mstack_cause_d connected to instance u_mcause_csr is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  ../../../Verilog_files/ibex_cs_registers.v:762: Net mstack_d connected to instance u_mstack_csr is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  ../../../Verilog_files/ibex_cs_registers.v:786: Net mstack_cause_d connected to instance u_mstack_cause_csr is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
	in routine ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 line 586 in file
		'../../../Verilog_files/ibex_cs_registers.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   priv_lvl_q_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 line 1086 in file
		'../../../Verilog_files/ibex_cs_registers.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mcountinhibit_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================================================================
|                                   block name/line                                    | Inputs | Outputs | # sel inputs |
==========================================================================================================================
| ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0/398 |   32   |   64    |      5       |
==========================================================================================================================
Presto compilation completed successfully. (ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0)
Information: Building the design 'ibex_prefetch_buffer' instantiated from design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255' with
	the parameters "ResetAll=1'h0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_prefetch_buffer.v:71: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Verilog_files/ibex_prefetch_buffer.v:136: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ibex_prefetch_buffer_0 line 111 in file
		'../../../Verilog_files/ibex_prefetch_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  stored_addr_q_reg  | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_prefetch_buffer_0 line 127 in file
		'../../../Verilog_files/ibex_prefetch_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  fetch_addr_q_reg   | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_prefetch_buffer_0 line 152 in file
		'../../../Verilog_files/ibex_prefetch_buffer.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| rdata_outstanding_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  branch_discard_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     valid_req_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    discard_req_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (ibex_prefetch_buffer_0)
Information: Building the design 'ibex_decoder' instantiated from design 'ibex_id_stage_0_2_0_0_0_0_0_0' with
	the parameters "RV32E=1'h0,RV32M=2,RV32B=0,BranchTargetALU=1'h0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_decoder.v:907: The statements in initial blocks are ignored. (VER-281)
Warning:  ../../../Verilog_files/ibex_decoder.v:302: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:302: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:309: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:456: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:474: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:503: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:564: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:581: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:586: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:591: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:596: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:601: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:606: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:559: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:634: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:644: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:619: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:664: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:717: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:722: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:727: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:730: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:733: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:736: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:739: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:742: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:745: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:748: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:751: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:754: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:757: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:760: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:763: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:766: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:769: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:772: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:775: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:778: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:781: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:784: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:787: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:790: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:793: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:796: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:799: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:802: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:805: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:808: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:811: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:814: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:817: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:822: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:871: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_decoder.v:322: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../Verilog_files/ibex_decoder.v:656: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 172 in file
	'../../../Verilog_files/ibex_decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           200            |    auto/auto     |
|           225            |    auto/auto     |
|           240            |    auto/auto     |
|           253            |    auto/auto     |
|           270            |    auto/auto     |
|           274            |    auto/auto     |
|           285            |    auto/auto     |
|           297            |    auto/auto     |
|           333            |    auto/auto     |
|           383            |    auto/auto     |
|           398            |    auto/auto     |
|           416            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 438 in file
	'../../../Verilog_files/ibex_decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           454            |    auto/auto     |
|           493            |    auto/auto     |
|           551            |    auto/auto     |
|           705            |    auto/auto     |
|           864            |    auto/auto     |
===============================================
Presto compilation completed successfully. (ibex_decoder_0_2_0_0)
Information: Building the design 'ibex_controller' instantiated from design 'ibex_id_stage_0_2_0_0_0_0_0_0' with
	the parameters "WritebackStage=1'h0,BranchPredictor=1'h0,MemECC=1'h0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_controller.v:600: The statements in initial blocks are ignored. (VER-281)
Warning:  ../../../Verilog_files/ibex_controller.v:318: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../../Verilog_files/ibex_controller.v:428: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../../Verilog_files/ibex_controller.v:503: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 345 in file
	'../../../Verilog_files/ibex_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           374            |    auto/auto     |
|           512            |     auto/no      |
===============================================

Inferred memory devices in process
	in routine ibex_controller_0_0_0 line 323 in file
		'../../../Verilog_files/ibex_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  debug_cause_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_controller_0_0_0 line 576 in file
		'../../../Verilog_files/ibex_controller.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|        exc_req_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     illegal_insn_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ctrl_fsm_cs_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       nmi_mode_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    do_single_step_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      debug_mode_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| enter_debug_mode_prio_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       load_err_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       store_err_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully. (ibex_controller_0_0_0)
Information: Building the design 'ibex_alu' instantiated from design 'ibex_ex_block_2_0_0' with
	the parameters "RV32B=0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_alu.v:888: The statements in initial blocks are ignored. (VER-281)

Statistics for case statements in always block at line 51 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            59            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 74 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            78            |     auto/no      |
===============================================

Statistics for case statements in always block at line 87 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            91            |     auto/no      |
===============================================

Statistics for case statements in always block at line 103 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           107            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 123 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           127            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 180 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           184            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 231 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           235            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 247 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           251            |     auto/no      |
===============================================

Statistics for case statements in always block at line 861 in file
	'../../../Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           866            |    auto/auto     |
===============================================
Presto compilation completed successfully. (ibex_alu_RV32B0)
Information: Building the design 'ibex_multdiv_fast' instantiated from design 'ibex_ex_block_2_0_0' with
	the parameters "RV32M=2". (HDL-193)
Warning:  ../../../Verilog_files/ibex_multdiv_fast.v:396: The statements in initial blocks are ignored. (VER-281)
Warning:  ../../../Verilog_files/ibex_multdiv_fast.v:334: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../../Verilog_files/ibex_multdiv_fast.v:288: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 223 in file
	'../../../Verilog_files/ibex_multdiv_fast.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           236            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 316 in file
	'../../../Verilog_files/ibex_multdiv_fast.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           331            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_multdiv_fast_RV32M2 line 90 in file
		'../../../Verilog_files/ibex_multdiv_fast.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| op_numerator_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  op_quotient_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  div_by_zero_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  div_counter_q_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   md_state_q_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_multdiv_fast_RV32M2 line 291 in file
		'../../../Verilog_files/ibex_multdiv_fast.v'.
==========================================================================================
|         Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================
| gen_mult_fast.mult_state_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
==========================================================================================
Statistics for MUX_OPs
==================================================================
|       block name/line        | Inputs | Outputs | # sel inputs |
==================================================================
| ibex_multdiv_fast_RV32M2/363 |   32   |    1    |      5       |
==================================================================
Presto compilation completed successfully. (ibex_multdiv_fast_RV32M2)
Information: Building the design 'ibex_csr' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "Width=6,ShadowCopy=1'h0,ResetValue=6'h10". (HDL-193)

Inferred memory devices in process
	in routine ibex_csr_6_0_10 line 19 in file
		'../../../Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ibex_csr_6_0_10)
Information: Building the design 'ibex_csr' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "Width=32,ShadowCopy=1'h0,ResetValue=1'sh0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_csr.v:11: Default value of the sized parameter 'ResetValue' has been overridden with an expression whose self-determined type is not as wide as the parameter. (ELAB-2029)

Inferred memory devices in process
	in routine ibex_csr_32_0_s0 line 19 in file
		'../../../Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ibex_csr_32_0_s0)
Information: Building the design 'ibex_csr' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "Width=18,ShadowCopy=1'h0,ResetValue=1'sh0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_csr.v:11: Default value of the sized parameter 'ResetValue' has been overridden with an expression whose self-determined type is not as wide as the parameter. (ELAB-2029)

Inferred memory devices in process
	in routine ibex_csr_18_0_s0 line 19 in file
		'../../../Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ibex_csr_18_0_s0)
Information: Building the design 'ibex_csr' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "Width=7,ShadowCopy=1'h0,ResetValue=1'sh0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_csr.v:11: Default value of the sized parameter 'ResetValue' has been overridden with an expression whose self-determined type is not as wide as the parameter. (ELAB-2029)

Inferred memory devices in process
	in routine ibex_csr_7_0_s0 line 19 in file
		'../../../Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ibex_csr_7_0_s0)
Information: Building the design 'ibex_csr' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "Width=32,ShadowCopy=1'h0,ResetValue=32'h00000001". (HDL-193)

Inferred memory devices in process
	in routine ibex_csr_32_0_00000001 line 19 in file
		'../../../Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ibex_csr_32_0_00000001)
Information: Building the design 'ibex_csr' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "Width=32,ShadowCopy=1'h0,ResetValue=32'h40000003". (HDL-193)

Inferred memory devices in process
	in routine ibex_csr_32_0_40000003 line 19 in file
		'../../../Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ibex_csr_32_0_40000003)
Information: Building the design 'ibex_csr' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "Width=3,ShadowCopy=1'h0,ResetValue=3'h4". (HDL-193)

Inferred memory devices in process
	in routine ibex_csr_3_0_4 line 19 in file
		'../../../Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ibex_csr_3_0_4)
Information: Building the design 'ibex_counter' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "CounterWidth=64". (HDL-193)
Warning:  ../../../Verilog_files/ibex_counter.v:76: The statements in initial blocks are ignored. (VER-281)

Inferred memory devices in process
	in routine ibex_counter_CounterWidth64 line 46 in file
		'../../../Verilog_files/ibex_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    counter_q_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ibex_counter_CounterWidth64)
Information: Building the design 'ibex_counter' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "CounterWidth=64,ProvideValUpd=1". (HDL-193)
Warning:  ../../../Verilog_files/ibex_counter.v:76: The statements in initial blocks are ignored. (VER-281)

Inferred memory devices in process
	in routine ibex_counter_CounterWidth64_ProvideValUpd1 line 46 in file
		'../../../Verilog_files/ibex_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    counter_q_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ibex_counter_CounterWidth64_ProvideValUpd1)
Information: Building the design 'ibex_csr' instantiated from design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0' with
	the parameters "Width=8,ShadowCopy=1'h0,ResetValue=1'sh0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_csr.v:11: Default value of the sized parameter 'ResetValue' has been overridden with an expression whose self-determined type is not as wide as the parameter. (ELAB-2029)

Inferred memory devices in process
	in routine ibex_csr_8_0_s0 line 19 in file
		'../../../Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ibex_csr_8_0_s0)
Information: Building the design 'ibex_fetch_fifo' instantiated from design 'ibex_prefetch_buffer_0' with
	the parameters "NUM_REQS=32'h00000002,ResetAll=1'h0". (HDL-193)
Warning:  ../../../Verilog_files/ibex_fetch_fifo.v:113: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Verilog_files/ibex_fetch_fifo.v:143: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Verilog_files/ibex_fetch_fifo.v:165: The statements in initial blocks are ignored. (VER-281)

Inferred memory devices in process
	in routine ibex_fetch_fifo_00000002_0 line 102 in file
		'../../../Verilog_files/ibex_fetch_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  instr_addr_q_reg   | Flip-flop |  31   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_fetch_fifo_00000002_0 line 136 in file
		'../../../Verilog_files/ibex_fetch_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     valid_q_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_fetch_fifo_00000002_0 line 157 in file
		'../../../Verilog_files/ibex_fetch_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  96   |  Y  | N  | N  | N  | N  | N  | N  |
|      err_q_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ibex_fetch_fifo_00000002_0)
1
# List the names of the designs loaded in memory
# Note: This command don't have any functionality for synthesis
#       This is for debugging
list_designs
ibex_alu
ibex_alu_RV32B0
ibex_branch_predict
ibex_compressed_decoder
ibex_controller
ibex_controller_0_0_0
ibex_core
ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255
ibex_counter
ibex_counter_CounterWidth64
ibex_counter_CounterWidth64_ProvideValUpd1
ibex_cs_registers
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0
ibex_csr
ibex_csr_3_0_4
ibex_csr_6_0_10
ibex_csr_7_0_s0
ibex_csr_8_0_s0
ibex_csr_18_0_s0
ibex_csr_32_0_00000001
ibex_csr_32_0_40000003
ibex_csr_32_0_s0
ibex_decoder
ibex_decoder_0_2_0_0
ibex_dummy_instr
ibex_ex_block
ibex_ex_block_2_0_0
ibex_fetch_fifo
ibex_fetch_fifo_00000002_0
ibex_icache
ibex_id_stage
ibex_id_stage_0_2_0_0_0_0_0_0
ibex_if_stage
ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255
ibex_load_store_unit
ibex_load_store_unit_0_00000020
ibex_lockstep
ibex_multdiv_fast
ibex_multdiv_fast_RV32M2
ibex_multdiv_slow
ibex_pmp
ibex_prefetch_buffer
ibex_prefetch_buffer_0
ibex_register_file_ff
ibex_register_file_ff_0_00000020_0_0_0_00000000
ibex_top
ibex_top (*)
ibex_wb_stage
ibex_wb_stage_0_0_0
prim_clock_gating
prim_generic_buf
prim_generic_buf_Width4
prim_generic_buf_s00000020
prim_generic_flop
1
# Check errors
if { [check_error -v] == 1 } { exit 1 }
# Set the current design
# Note: The active design is called the current design
#       Most commands are specific to the current design
current_design $top_level
Error: 'ibex_top' doesn't specify a unique design
	Please use complete specification: full_file_name:design_name (UID-13)
Current design is 'ibex_top'.
{ibex_top}
# Link the design
# Note: The design must be connected to all the library components and designs if references
#       For each subdesign, a reference and a link must exist between the subdesign and a design or component
#       in the link libraries
link

  Linking design 'ibex_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (54 designs)              /homes/user/stud/fall23/yl5334/ibex_/ibex/dc_syn/dc/ibex/ibex_top.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb

1
##################################################
# Define design rule constraints                    
##################################################
# Set maximum fanout of gates
# Note: This command sets the maximum allowable fanout load for the listed input ports
#       The object lists specifies a list of input ports and/or designs on which the max_fanout attribute is to be set
set_max_fanout 4 $top_level
1
set_max_fanout 4 [all_inputs]
1
# Set a maximum capacitance for the nets attached to named ports or to all the nets in a design
set_max_capacitance 0.005 [all_inputs]
1
# Verify the design consistency
# Note: This command reports an error that DC cannot resolve or a warning
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Wed Apr 10 17:28:03 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   2589
    Unconnected ports (LINT-28)                                   711
    Feedthrough (LINT-29)                                         295
    Shorted outputs (LINT-31)                                     896
    Constant outputs (LINT-52)                                    687

Cells                                                             224
    Cells do not drive (LINT-1)                                    33
    Connected to power or ground (LINT-32)                        187
    Nets connected to multiple pins on same cell (LINT-33)          4

Nets                                                              292
    Unloaded nets (LINT-2)                                        292
--------------------------------------------------------------------------------

Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6869' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6870' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6871' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6872' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6873' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6874' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6875' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6876' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6877' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6878' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6879' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6880' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6881' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6882' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6883' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6884' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6885' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6886' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6887' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6888' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6889' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6890' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6891' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6892' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6893' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6894' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6895' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6896' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6897' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6898' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6899' does not drive any nets. (LINT-1)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', cell 'C6900' does not drive any nets. (LINT-1)
Warning: In design 'ibex_controller_0_0_0', cell 'C1536' does not drive any nets. (LINT-1)
Warning: In design 'ibex_top', net 'ic_scr_key_req' driven by pin 'u_ibex_core/ic_scr_key_req_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[0]' driven by pin 'u_ibex_core/ic_data_wdata_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[1]' driven by pin 'u_ibex_core/ic_data_wdata_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[2]' driven by pin 'u_ibex_core/ic_data_wdata_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[3]' driven by pin 'u_ibex_core/ic_data_wdata_o[3]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[4]' driven by pin 'u_ibex_core/ic_data_wdata_o[4]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[5]' driven by pin 'u_ibex_core/ic_data_wdata_o[5]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[6]' driven by pin 'u_ibex_core/ic_data_wdata_o[6]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[7]' driven by pin 'u_ibex_core/ic_data_wdata_o[7]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[8]' driven by pin 'u_ibex_core/ic_data_wdata_o[8]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[9]' driven by pin 'u_ibex_core/ic_data_wdata_o[9]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[10]' driven by pin 'u_ibex_core/ic_data_wdata_o[10]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[11]' driven by pin 'u_ibex_core/ic_data_wdata_o[11]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[12]' driven by pin 'u_ibex_core/ic_data_wdata_o[12]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[13]' driven by pin 'u_ibex_core/ic_data_wdata_o[13]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[14]' driven by pin 'u_ibex_core/ic_data_wdata_o[14]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[15]' driven by pin 'u_ibex_core/ic_data_wdata_o[15]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[16]' driven by pin 'u_ibex_core/ic_data_wdata_o[16]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[17]' driven by pin 'u_ibex_core/ic_data_wdata_o[17]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[18]' driven by pin 'u_ibex_core/ic_data_wdata_o[18]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[19]' driven by pin 'u_ibex_core/ic_data_wdata_o[19]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[20]' driven by pin 'u_ibex_core/ic_data_wdata_o[20]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[21]' driven by pin 'u_ibex_core/ic_data_wdata_o[21]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[22]' driven by pin 'u_ibex_core/ic_data_wdata_o[22]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[23]' driven by pin 'u_ibex_core/ic_data_wdata_o[23]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[24]' driven by pin 'u_ibex_core/ic_data_wdata_o[24]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[25]' driven by pin 'u_ibex_core/ic_data_wdata_o[25]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[26]' driven by pin 'u_ibex_core/ic_data_wdata_o[26]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[27]' driven by pin 'u_ibex_core/ic_data_wdata_o[27]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[28]' driven by pin 'u_ibex_core/ic_data_wdata_o[28]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[29]' driven by pin 'u_ibex_core/ic_data_wdata_o[29]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[30]' driven by pin 'u_ibex_core/ic_data_wdata_o[30]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[31]' driven by pin 'u_ibex_core/ic_data_wdata_o[31]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[32]' driven by pin 'u_ibex_core/ic_data_wdata_o[32]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[33]' driven by pin 'u_ibex_core/ic_data_wdata_o[33]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[34]' driven by pin 'u_ibex_core/ic_data_wdata_o[34]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[35]' driven by pin 'u_ibex_core/ic_data_wdata_o[35]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[36]' driven by pin 'u_ibex_core/ic_data_wdata_o[36]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[37]' driven by pin 'u_ibex_core/ic_data_wdata_o[37]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[38]' driven by pin 'u_ibex_core/ic_data_wdata_o[38]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[39]' driven by pin 'u_ibex_core/ic_data_wdata_o[39]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[40]' driven by pin 'u_ibex_core/ic_data_wdata_o[40]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[41]' driven by pin 'u_ibex_core/ic_data_wdata_o[41]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[42]' driven by pin 'u_ibex_core/ic_data_wdata_o[42]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[43]' driven by pin 'u_ibex_core/ic_data_wdata_o[43]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[44]' driven by pin 'u_ibex_core/ic_data_wdata_o[44]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[45]' driven by pin 'u_ibex_core/ic_data_wdata_o[45]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[46]' driven by pin 'u_ibex_core/ic_data_wdata_o[46]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[47]' driven by pin 'u_ibex_core/ic_data_wdata_o[47]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[48]' driven by pin 'u_ibex_core/ic_data_wdata_o[48]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[49]' driven by pin 'u_ibex_core/ic_data_wdata_o[49]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[50]' driven by pin 'u_ibex_core/ic_data_wdata_o[50]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[51]' driven by pin 'u_ibex_core/ic_data_wdata_o[51]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[52]' driven by pin 'u_ibex_core/ic_data_wdata_o[52]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[53]' driven by pin 'u_ibex_core/ic_data_wdata_o[53]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[54]' driven by pin 'u_ibex_core/ic_data_wdata_o[54]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[55]' driven by pin 'u_ibex_core/ic_data_wdata_o[55]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[56]' driven by pin 'u_ibex_core/ic_data_wdata_o[56]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[57]' driven by pin 'u_ibex_core/ic_data_wdata_o[57]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[58]' driven by pin 'u_ibex_core/ic_data_wdata_o[58]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[59]' driven by pin 'u_ibex_core/ic_data_wdata_o[59]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[60]' driven by pin 'u_ibex_core/ic_data_wdata_o[60]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[61]' driven by pin 'u_ibex_core/ic_data_wdata_o[61]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[62]' driven by pin 'u_ibex_core/ic_data_wdata_o[62]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_wdata[63]' driven by pin 'u_ibex_core/ic_data_wdata_o[63]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_addr[0]' driven by pin 'u_ibex_core/ic_data_addr_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_addr[1]' driven by pin 'u_ibex_core/ic_data_addr_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_addr[2]' driven by pin 'u_ibex_core/ic_data_addr_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_addr[3]' driven by pin 'u_ibex_core/ic_data_addr_o[3]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_addr[4]' driven by pin 'u_ibex_core/ic_data_addr_o[4]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_addr[5]' driven by pin 'u_ibex_core/ic_data_addr_o[5]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_addr[6]' driven by pin 'u_ibex_core/ic_data_addr_o[6]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_addr[7]' driven by pin 'u_ibex_core/ic_data_addr_o[7]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_write' driven by pin 'u_ibex_core/ic_data_write_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_req[0]' driven by pin 'u_ibex_core/ic_data_req_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_data_req[1]' driven by pin 'u_ibex_core/ic_data_req_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[0]' driven by pin 'u_ibex_core/ic_tag_wdata_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[1]' driven by pin 'u_ibex_core/ic_tag_wdata_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[2]' driven by pin 'u_ibex_core/ic_tag_wdata_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[3]' driven by pin 'u_ibex_core/ic_tag_wdata_o[3]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[4]' driven by pin 'u_ibex_core/ic_tag_wdata_o[4]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[5]' driven by pin 'u_ibex_core/ic_tag_wdata_o[5]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[6]' driven by pin 'u_ibex_core/ic_tag_wdata_o[6]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[7]' driven by pin 'u_ibex_core/ic_tag_wdata_o[7]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[8]' driven by pin 'u_ibex_core/ic_tag_wdata_o[8]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[9]' driven by pin 'u_ibex_core/ic_tag_wdata_o[9]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[10]' driven by pin 'u_ibex_core/ic_tag_wdata_o[10]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[11]' driven by pin 'u_ibex_core/ic_tag_wdata_o[11]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[12]' driven by pin 'u_ibex_core/ic_tag_wdata_o[12]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[13]' driven by pin 'u_ibex_core/ic_tag_wdata_o[13]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[14]' driven by pin 'u_ibex_core/ic_tag_wdata_o[14]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[15]' driven by pin 'u_ibex_core/ic_tag_wdata_o[15]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[16]' driven by pin 'u_ibex_core/ic_tag_wdata_o[16]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[17]' driven by pin 'u_ibex_core/ic_tag_wdata_o[17]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[18]' driven by pin 'u_ibex_core/ic_tag_wdata_o[18]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[19]' driven by pin 'u_ibex_core/ic_tag_wdata_o[19]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[20]' driven by pin 'u_ibex_core/ic_tag_wdata_o[20]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_wdata[21]' driven by pin 'u_ibex_core/ic_tag_wdata_o[21]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_addr[0]' driven by pin 'u_ibex_core/ic_tag_addr_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_addr[1]' driven by pin 'u_ibex_core/ic_tag_addr_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_addr[2]' driven by pin 'u_ibex_core/ic_tag_addr_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_addr[3]' driven by pin 'u_ibex_core/ic_tag_addr_o[3]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_addr[4]' driven by pin 'u_ibex_core/ic_tag_addr_o[4]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_addr[5]' driven by pin 'u_ibex_core/ic_tag_addr_o[5]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_addr[6]' driven by pin 'u_ibex_core/ic_tag_addr_o[6]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_addr[7]' driven by pin 'u_ibex_core/ic_tag_addr_o[7]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_write' driven by pin 'u_ibex_core/ic_tag_write_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_req[0]' driven by pin 'u_ibex_core/ic_tag_req_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'ic_tag_req[1]' driven by pin 'u_ibex_core/ic_tag_req_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'core_busy_d[2]' driven by pin 'u_ibex_core/core_busy_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'core_busy_d[1]' driven by pin 'u_ibex_core/core_busy_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'core_busy_d[3]' driven by pin 'u_ibex_core/core_busy_o[3]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_mseccfg[0]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_mseccfg_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_mseccfg[1]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_mseccfg_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_mseccfg[2]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_mseccfg_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[0]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[1]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[2]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[3]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[3]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[4]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[4]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[5]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[5]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[6]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[6]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[7]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[7]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[8]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[8]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[9]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[9]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[10]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[10]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[11]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[11]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[12]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[12]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[13]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[13]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[14]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[14]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[15]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[15]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[16]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[16]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[17]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[17]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[18]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[18]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[19]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[19]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[20]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[20]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[21]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[21]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[22]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[22]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[23]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[23]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[24]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[24]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[25]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[25]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[26]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[26]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[27]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[27]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[28]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[28]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[29]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[29]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[30]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[30]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[31]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[31]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[32]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[32]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[33]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[33]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[34]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[34]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[35]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[35]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[36]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[36]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[37]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[37]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[38]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[38]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[39]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[39]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[40]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[40]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[41]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[41]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[42]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[42]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[43]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[43]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[44]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[44]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[45]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[45]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[46]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[46]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[47]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[47]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[48]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[48]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[49]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[49]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[50]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[50]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[51]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[51]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[52]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[52]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[53]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[53]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[54]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[54]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[55]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[55]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[56]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[56]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[57]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[57]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[58]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[58]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[59]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[59]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[60]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[60]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[61]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[61]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[62]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[62]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[63]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[63]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[64]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[64]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[65]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[65]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[66]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[66]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[67]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[67]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[68]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[68]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[69]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[69]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[70]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[70]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[71]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[71]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[72]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[72]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[73]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[73]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[74]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[74]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[75]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[75]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[76]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[76]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[77]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[77]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[78]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[78]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[79]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[79]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[80]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[80]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[81]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[81]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[82]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[82]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[83]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[83]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[84]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[84]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[85]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[85]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[86]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[86]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[87]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[87]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[88]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[88]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[89]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[89]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[90]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[90]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[91]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[91]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[92]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[92]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[93]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[93]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[94]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[94]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[95]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[95]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[96]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[96]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[97]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[97]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[98]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[98]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[99]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[99]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[100]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[100]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[101]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[101]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[102]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[102]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[103]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[103]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[104]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[104]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[105]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[105]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[106]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[106]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[107]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[107]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[108]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[108]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[109]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[109]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[110]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[110]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[111]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[111]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[112]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[112]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[113]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[113]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[114]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[114]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[115]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[115]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[116]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[116]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[117]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[117]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[118]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[118]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[119]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[119]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[120]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[120]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[121]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[121]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[122]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[122]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[123]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[123]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[124]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[124]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[125]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[125]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[126]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[126]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[127]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[127]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[128]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[128]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[129]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[129]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[130]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[130]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[131]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[131]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[132]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[132]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[133]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[133]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[134]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[134]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_addr[135]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_addr_o[135]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[0]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[1]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[2]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[3]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[3]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[4]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[4]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[5]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[5]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[6]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[6]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[7]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[7]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[8]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[8]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[9]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[9]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[10]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[10]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[11]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[11]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[12]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[12]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[13]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[13]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[14]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[14]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[15]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[15]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[16]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[16]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[17]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[17]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[18]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[18]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[19]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[19]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[20]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[20]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[21]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[21]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[22]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[22]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/csr_pmp_cfg[23]' driven by pin 'u_ibex_core/cs_registers_i/csr_pmp_cfg_o[23]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/priv_mode_lsu[0]' driven by pin 'u_ibex_core/cs_registers_i/priv_mode_lsu_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/priv_mode_lsu[1]' driven by pin 'u_ibex_core/cs_registers_i/priv_mode_lsu_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/instr_done_wb' driven by pin 'u_ibex_core/wb_stage_i/instr_done_wb_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/instr_id_done' driven by pin 'u_ibex_core/id_stage_i/instr_id_done_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/rf_rd_b_wb_match' driven by pin 'u_ibex_core/id_stage_i/rf_rd_b_wb_match_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/rf_rd_a_wb_match' driven by pin 'u_ibex_core/id_stage_i/rf_rd_a_wb_match_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/rf_ren_b' driven by pin 'u_ibex_core/id_stage_i/rf_ren_b_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/rf_ren_a' driven by pin 'u_ibex_core/id_stage_i/rf_ren_a_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/id_stage_i/wb_exception' driven by pin 'u_ibex_core/id_stage_i/controller_i/wb_exception_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/id_stage_i/g_nobtalu.unused_b_mux_sel[0]' driven by pin 'u_ibex_core/id_stage_i/decoder_i/bt_b_mux_sel_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/id_stage_i/g_nobtalu.unused_b_mux_sel[1]' driven by pin 'u_ibex_core/id_stage_i/decoder_i/bt_b_mux_sel_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/id_stage_i/g_nobtalu.unused_b_mux_sel[2]' driven by pin 'u_ibex_core/id_stage_i/decoder_i/bt_b_mux_sel_o[2]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/id_stage_i/g_nobtalu.unused_a_mux_sel[0]' driven by pin 'u_ibex_core/id_stage_i/decoder_i/bt_a_mux_sel_o[0]' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/illegal_insn_id' driven by pin 'u_ibex_core/id_stage_i/illegal_insn_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/instr_new_id' driven by pin 'u_ibex_core/if_stage_i/instr_new_id_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/id_stage_i/id_exception' driven by pin 'u_ibex_core/id_stage_i/controller_i/id_exception_o' has no loads. (LINT-2)
Warning: In design 'ibex_top', net 'u_ibex_core/id_stage_i/g_nobtalu.unused_a_mux_sel[1]' driven by pin 'u_ibex_core/id_stage_i/decoder_i/bt_a_mux_sel_o[1]' has no loads. (LINT-2)
Warning: In design 'ibex_top', port 'ram_cfg_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[127]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[126]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[125]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[124]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[123]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[122]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[121]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[120]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[119]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[118]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[117]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[116]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[115]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[114]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[113]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[112]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[111]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[110]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[109]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[108]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[107]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[106]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[105]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[104]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[103]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[102]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[101]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[100]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[99]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[98]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[97]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[95]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[94]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[93]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[92]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[91]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[90]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[89]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[88]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[87]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[86]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[85]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[84]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[83]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[82]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[81]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[80]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[79]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[78]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[77]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[76]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[75]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[74]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[73]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[72]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[71]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[70]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[69]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[68]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[67]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[66]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[65]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[64]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scan_rst_ni' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', port 'fetch_enable_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', port 'fetch_enable_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', port 'fetch_enable_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'test_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'dummy_instr_id_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'dummy_instr_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[127]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[126]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[125]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[124]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[123]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[122]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[121]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[120]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[119]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[118]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[117]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[116]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[115]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[114]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[113]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[112]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[111]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[110]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[109]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[108]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[107]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[106]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[105]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[104]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[103]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[102]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[101]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[100]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[99]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[98]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[97]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[95]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[94]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[93]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[92]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[91]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[90]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[89]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[88]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[87]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[86]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[85]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[84]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[83]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[82]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[81]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[80]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[79]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[78]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[77]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[76]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[75]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[74]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[73]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[72]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[71]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[70]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[69]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[68]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[67]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[66]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[65]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[64]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_scr_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'exc_cause[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_mask_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_mask_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_mask_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'icache_enable_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'icache_inval_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'branch_target_ex_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mepc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_depc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mtvec_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mtvec_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mtvec_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mtvec_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mtvec_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mtvec_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mtvec_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mtvec_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'lsu_req_done_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_write_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'outstanding_load_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'outstanding_store_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'clk_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rst_ni' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'instr_type_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'instr_type_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'ic_scr_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'instr_ret_compressed_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'instr_ret_compressed_spec_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'iside_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'jump_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'branch_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'branch_taken_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mem_load_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mem_store_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dside_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mul_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'div_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_compressed_decoder', port 'clk_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_compressed_decoder', port 'rst_ni' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_compressed_decoder', port 'valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'clk_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'rst_ni' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'instr_bp_taken_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'mem_resp_intg_err_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'branch_not_set_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'irqs_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'mult_sel_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_q_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_q_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0', port 'in_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[31]' is connected directly to output port 'multdiv_operand_a_ex_o[31]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[30]' is connected directly to output port 'multdiv_operand_a_ex_o[30]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[29]' is connected directly to output port 'multdiv_operand_a_ex_o[29]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[28]' is connected directly to output port 'multdiv_operand_a_ex_o[28]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[27]' is connected directly to output port 'multdiv_operand_a_ex_o[27]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[26]' is connected directly to output port 'multdiv_operand_a_ex_o[26]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[25]' is connected directly to output port 'multdiv_operand_a_ex_o[25]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[24]' is connected directly to output port 'multdiv_operand_a_ex_o[24]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[23]' is connected directly to output port 'multdiv_operand_a_ex_o[23]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[22]' is connected directly to output port 'multdiv_operand_a_ex_o[22]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[21]' is connected directly to output port 'multdiv_operand_a_ex_o[21]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[20]' is connected directly to output port 'multdiv_operand_a_ex_o[20]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[19]' is connected directly to output port 'multdiv_operand_a_ex_o[19]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[18]' is connected directly to output port 'multdiv_operand_a_ex_o[18]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[17]' is connected directly to output port 'multdiv_operand_a_ex_o[17]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[16]' is connected directly to output port 'multdiv_operand_a_ex_o[16]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[15]' is connected directly to output port 'multdiv_operand_a_ex_o[15]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[14]' is connected directly to output port 'multdiv_operand_a_ex_o[14]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[13]' is connected directly to output port 'multdiv_operand_a_ex_o[13]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[12]' is connected directly to output port 'multdiv_operand_a_ex_o[12]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[11]' is connected directly to output port 'multdiv_operand_a_ex_o[11]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[10]' is connected directly to output port 'multdiv_operand_a_ex_o[10]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[9]' is connected directly to output port 'multdiv_operand_a_ex_o[9]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[8]' is connected directly to output port 'multdiv_operand_a_ex_o[8]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[7]' is connected directly to output port 'multdiv_operand_a_ex_o[7]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[6]' is connected directly to output port 'multdiv_operand_a_ex_o[6]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[5]' is connected directly to output port 'multdiv_operand_a_ex_o[5]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[4]' is connected directly to output port 'multdiv_operand_a_ex_o[4]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[3]' is connected directly to output port 'multdiv_operand_a_ex_o[3]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[2]' is connected directly to output port 'multdiv_operand_a_ex_o[2]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[1]' is connected directly to output port 'multdiv_operand_a_ex_o[1]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_a_i[0]' is connected directly to output port 'multdiv_operand_a_ex_o[0]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[31]' is connected directly to output port 'multdiv_operand_b_ex_o[31]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[31]' is connected directly to output port 'lsu_wdata_o[31]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[30]' is connected directly to output port 'multdiv_operand_b_ex_o[30]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[30]' is connected directly to output port 'lsu_wdata_o[30]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[29]' is connected directly to output port 'multdiv_operand_b_ex_o[29]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[29]' is connected directly to output port 'lsu_wdata_o[29]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[28]' is connected directly to output port 'multdiv_operand_b_ex_o[28]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[28]' is connected directly to output port 'lsu_wdata_o[28]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[27]' is connected directly to output port 'multdiv_operand_b_ex_o[27]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[27]' is connected directly to output port 'lsu_wdata_o[27]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[26]' is connected directly to output port 'multdiv_operand_b_ex_o[26]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[26]' is connected directly to output port 'lsu_wdata_o[26]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[25]' is connected directly to output port 'multdiv_operand_b_ex_o[25]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[25]' is connected directly to output port 'lsu_wdata_o[25]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[24]' is connected directly to output port 'multdiv_operand_b_ex_o[24]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[24]' is connected directly to output port 'lsu_wdata_o[24]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[23]' is connected directly to output port 'multdiv_operand_b_ex_o[23]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[23]' is connected directly to output port 'lsu_wdata_o[23]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[22]' is connected directly to output port 'multdiv_operand_b_ex_o[22]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[22]' is connected directly to output port 'lsu_wdata_o[22]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[21]' is connected directly to output port 'multdiv_operand_b_ex_o[21]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[21]' is connected directly to output port 'lsu_wdata_o[21]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[20]' is connected directly to output port 'multdiv_operand_b_ex_o[20]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[20]' is connected directly to output port 'lsu_wdata_o[20]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[19]' is connected directly to output port 'multdiv_operand_b_ex_o[19]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[19]' is connected directly to output port 'lsu_wdata_o[19]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[18]' is connected directly to output port 'multdiv_operand_b_ex_o[18]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[18]' is connected directly to output port 'lsu_wdata_o[18]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[17]' is connected directly to output port 'multdiv_operand_b_ex_o[17]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[17]' is connected directly to output port 'lsu_wdata_o[17]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[16]' is connected directly to output port 'multdiv_operand_b_ex_o[16]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[16]' is connected directly to output port 'lsu_wdata_o[16]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[15]' is connected directly to output port 'multdiv_operand_b_ex_o[15]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[15]' is connected directly to output port 'lsu_wdata_o[15]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[14]' is connected directly to output port 'multdiv_operand_b_ex_o[14]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[14]' is connected directly to output port 'lsu_wdata_o[14]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[13]' is connected directly to output port 'multdiv_operand_b_ex_o[13]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[13]' is connected directly to output port 'lsu_wdata_o[13]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[12]' is connected directly to output port 'multdiv_operand_b_ex_o[12]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[12]' is connected directly to output port 'lsu_wdata_o[12]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[11]' is connected directly to output port 'multdiv_operand_b_ex_o[11]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[11]' is connected directly to output port 'lsu_wdata_o[11]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[10]' is connected directly to output port 'multdiv_operand_b_ex_o[10]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[10]' is connected directly to output port 'lsu_wdata_o[10]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[9]' is connected directly to output port 'multdiv_operand_b_ex_o[9]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[9]' is connected directly to output port 'lsu_wdata_o[9]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[8]' is connected directly to output port 'multdiv_operand_b_ex_o[8]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[8]' is connected directly to output port 'lsu_wdata_o[8]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[7]' is connected directly to output port 'multdiv_operand_b_ex_o[7]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[7]' is connected directly to output port 'lsu_wdata_o[7]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[6]' is connected directly to output port 'multdiv_operand_b_ex_o[6]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[6]' is connected directly to output port 'lsu_wdata_o[6]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[5]' is connected directly to output port 'multdiv_operand_b_ex_o[5]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[5]' is connected directly to output port 'lsu_wdata_o[5]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[4]' is connected directly to output port 'multdiv_operand_b_ex_o[4]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[4]' is connected directly to output port 'lsu_wdata_o[4]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[3]' is connected directly to output port 'multdiv_operand_b_ex_o[3]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[3]' is connected directly to output port 'lsu_wdata_o[3]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[2]' is connected directly to output port 'multdiv_operand_b_ex_o[2]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[2]' is connected directly to output port 'lsu_wdata_o[2]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[1]' is connected directly to output port 'multdiv_operand_b_ex_o[1]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[1]' is connected directly to output port 'lsu_wdata_o[1]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[0]' is connected directly to output port 'multdiv_operand_b_ex_o[0]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'rf_rdata_b_i[0]' is connected directly to output port 'lsu_wdata_o[0]'. (LINT-29)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', input port 'ready_wb_i' is connected directly to output port 'multdiv_ready_id_o'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'lsu_we_i' is connected directly to output port 'data_we_o'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[31]' is connected directly to output port 'data_addr_o[31]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[30]' is connected directly to output port 'data_addr_o[30]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[29]' is connected directly to output port 'data_addr_o[29]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[28]' is connected directly to output port 'data_addr_o[28]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[27]' is connected directly to output port 'data_addr_o[27]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[26]' is connected directly to output port 'data_addr_o[26]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[25]' is connected directly to output port 'data_addr_o[25]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[24]' is connected directly to output port 'data_addr_o[24]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[23]' is connected directly to output port 'data_addr_o[23]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[22]' is connected directly to output port 'data_addr_o[22]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[21]' is connected directly to output port 'data_addr_o[21]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[20]' is connected directly to output port 'data_addr_o[20]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[19]' is connected directly to output port 'data_addr_o[19]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[18]' is connected directly to output port 'data_addr_o[18]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[17]' is connected directly to output port 'data_addr_o[17]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[16]' is connected directly to output port 'data_addr_o[16]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[15]' is connected directly to output port 'data_addr_o[15]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[14]' is connected directly to output port 'data_addr_o[14]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[13]' is connected directly to output port 'data_addr_o[13]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[12]' is connected directly to output port 'data_addr_o[12]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[11]' is connected directly to output port 'data_addr_o[11]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[10]' is connected directly to output port 'data_addr_o[10]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[9]' is connected directly to output port 'data_addr_o[9]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[8]' is connected directly to output port 'data_addr_o[8]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[7]' is connected directly to output port 'data_addr_o[7]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[6]' is connected directly to output port 'data_addr_o[6]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[5]' is connected directly to output port 'data_addr_o[5]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[4]' is connected directly to output port 'data_addr_o[4]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[3]' is connected directly to output port 'data_addr_o[3]'. (LINT-29)
Warning: In design 'ibex_load_store_unit_0_00000020', input port 'adder_result_ex_i[2]' is connected directly to output port 'data_addr_o[2]'. (LINT-29)
Warning: In design 'ibex_wb_stage_0_0_0', input port 'rf_waddr_id_i[4]' is connected directly to output port 'rf_waddr_wb_o[4]'. (LINT-29)
Warning: In design 'ibex_wb_stage_0_0_0', input port 'rf_waddr_id_i[3]' is connected directly to output port 'rf_waddr_wb_o[3]'. (LINT-29)
Warning: In design 'ibex_wb_stage_0_0_0', input port 'rf_waddr_id_i[2]' is connected directly to output port 'rf_waddr_wb_o[2]'. (LINT-29)
Warning: In design 'ibex_wb_stage_0_0_0', input port 'rf_waddr_id_i[1]' is connected directly to output port 'rf_waddr_wb_o[1]'. (LINT-29)
Warning: In design 'ibex_wb_stage_0_0_0', input port 'rf_waddr_id_i[0]' is connected directly to output port 'rf_waddr_wb_o[0]'. (LINT-29)
Warning: In design 'ibex_wb_stage_0_0_0', input port 'dummy_instr_id_i' is connected directly to output port 'dummy_instr_wb_o'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[20]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[21]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[22]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[23]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[24]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[25]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[26]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[27]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[28]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[29]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[30]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_j_type_o[31]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_u_type_o[31]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[12]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[13]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[14]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[15]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[16]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[17]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[18]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[19]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[20]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[21]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[22]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[23]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[24]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[25]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[26]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[27]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[28]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[29]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[30]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_b_type_o[31]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[11]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[12]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[13]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[14]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[15]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[16]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[17]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[18]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[19]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[20]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[21]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[22]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[23]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[24]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[25]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[26]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[27]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[28]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[29]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[30]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_s_type_o[31]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[11]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[12]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[13]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[14]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[15]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[16]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[17]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[18]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[19]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[20]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[21]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[22]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[23]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[24]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[25]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[26]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[27]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[28]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[29]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[30]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[31]' is connected directly to output port 'imm_i_type_o[31]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[30]' is connected directly to output port 'imm_j_type_o[10]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[30]' is connected directly to output port 'imm_u_type_o[30]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[30]' is connected directly to output port 'imm_b_type_o[10]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[30]' is connected directly to output port 'imm_s_type_o[10]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[30]' is connected directly to output port 'imm_i_type_o[10]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[29]' is connected directly to output port 'imm_j_type_o[9]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[29]' is connected directly to output port 'imm_u_type_o[29]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[29]' is connected directly to output port 'imm_b_type_o[9]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[29]' is connected directly to output port 'imm_s_type_o[9]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[29]' is connected directly to output port 'imm_i_type_o[9]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[28]' is connected directly to output port 'imm_j_type_o[8]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[28]' is connected directly to output port 'imm_u_type_o[28]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[28]' is connected directly to output port 'imm_b_type_o[8]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[28]' is connected directly to output port 'imm_s_type_o[8]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[28]' is connected directly to output port 'imm_i_type_o[8]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[27]' is connected directly to output port 'imm_j_type_o[7]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[27]' is connected directly to output port 'imm_u_type_o[27]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[27]' is connected directly to output port 'imm_b_type_o[7]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[27]' is connected directly to output port 'imm_s_type_o[7]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[27]' is connected directly to output port 'imm_i_type_o[7]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[26]' is connected directly to output port 'imm_j_type_o[6]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[26]' is connected directly to output port 'imm_u_type_o[26]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[26]' is connected directly to output port 'imm_b_type_o[6]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[26]' is connected directly to output port 'imm_s_type_o[6]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[26]' is connected directly to output port 'imm_i_type_o[6]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[25]' is connected directly to output port 'imm_j_type_o[5]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[25]' is connected directly to output port 'imm_u_type_o[25]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[25]' is connected directly to output port 'imm_b_type_o[5]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[25]' is connected directly to output port 'imm_s_type_o[5]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[25]' is connected directly to output port 'imm_i_type_o[5]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[24]' is connected directly to output port 'rf_raddr_b_o[4]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[24]' is connected directly to output port 'imm_j_type_o[4]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[24]' is connected directly to output port 'imm_u_type_o[24]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[24]' is connected directly to output port 'imm_i_type_o[4]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[23]' is connected directly to output port 'rf_raddr_b_o[3]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[23]' is connected directly to output port 'imm_j_type_o[3]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[23]' is connected directly to output port 'imm_u_type_o[23]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[23]' is connected directly to output port 'imm_i_type_o[3]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[22]' is connected directly to output port 'rf_raddr_b_o[2]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[22]' is connected directly to output port 'imm_j_type_o[2]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[22]' is connected directly to output port 'imm_u_type_o[22]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[22]' is connected directly to output port 'imm_i_type_o[2]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[21]' is connected directly to output port 'rf_raddr_b_o[1]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[21]' is connected directly to output port 'imm_j_type_o[1]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[21]' is connected directly to output port 'imm_u_type_o[21]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[21]' is connected directly to output port 'imm_i_type_o[1]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[20]' is connected directly to output port 'rf_raddr_b_o[0]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[20]' is connected directly to output port 'imm_j_type_o[11]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[20]' is connected directly to output port 'imm_u_type_o[20]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[20]' is connected directly to output port 'imm_i_type_o[0]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[19]' is connected directly to output port 'zimm_rs1_type_o[4]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[19]' is connected directly to output port 'imm_j_type_o[19]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[19]' is connected directly to output port 'imm_u_type_o[19]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[18]' is connected directly to output port 'zimm_rs1_type_o[3]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[18]' is connected directly to output port 'imm_j_type_o[18]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[18]' is connected directly to output port 'imm_u_type_o[18]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[17]' is connected directly to output port 'zimm_rs1_type_o[2]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[17]' is connected directly to output port 'imm_j_type_o[17]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[17]' is connected directly to output port 'imm_u_type_o[17]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[16]' is connected directly to output port 'zimm_rs1_type_o[1]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[16]' is connected directly to output port 'imm_j_type_o[16]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[16]' is connected directly to output port 'imm_u_type_o[16]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[15]' is connected directly to output port 'zimm_rs1_type_o[0]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[15]' is connected directly to output port 'imm_j_type_o[15]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[15]' is connected directly to output port 'imm_u_type_o[15]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[14]' is connected directly to output port 'imm_j_type_o[14]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[14]' is connected directly to output port 'imm_u_type_o[14]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[13]' is connected directly to output port 'imm_j_type_o[13]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[13]' is connected directly to output port 'imm_u_type_o[13]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[12]' is connected directly to output port 'imm_j_type_o[12]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[12]' is connected directly to output port 'imm_u_type_o[12]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[11]' is connected directly to output port 'rf_waddr_o[4]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[11]' is connected directly to output port 'imm_b_type_o[4]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[11]' is connected directly to output port 'imm_s_type_o[4]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[10]' is connected directly to output port 'rf_waddr_o[3]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[10]' is connected directly to output port 'imm_b_type_o[3]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[10]' is connected directly to output port 'imm_s_type_o[3]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[9]' is connected directly to output port 'rf_waddr_o[2]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[9]' is connected directly to output port 'imm_b_type_o[2]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[9]' is connected directly to output port 'imm_s_type_o[2]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[8]' is connected directly to output port 'rf_waddr_o[1]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[8]' is connected directly to output port 'imm_b_type_o[1]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[8]' is connected directly to output port 'imm_s_type_o[1]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[7]' is connected directly to output port 'rf_waddr_o[0]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[7]' is connected directly to output port 'imm_b_type_o[11]'. (LINT-29)
Warning: In design 'ibex_decoder_0_2_0_0', input port 'instr_rdata_i[7]' is connected directly to output port 'imm_s_type_o[0]'. (LINT-29)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[6]' is connected directly to output port 'scramble_req_o'. (LINT-31)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[6]' is connected directly to output port 'data_wdata_intg_o[0]'. (LINT-31)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[6]' is connected directly to output port 'data_wdata_intg_o[1]'. (LINT-31)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[6]' is connected directly to output port 'data_wdata_intg_o[2]'. (LINT-31)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[6]' is connected directly to output port 'data_wdata_intg_o[3]'. (LINT-31)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[6]' is connected directly to output port 'data_wdata_intg_o[4]'. (LINT-31)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[6]' is connected directly to output port 'data_wdata_intg_o[5]'. (LINT-31)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', output port 'core_busy_o[2]' is connected directly to output port 'core_busy_o[0]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'instr_bp_taken_o'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'pc_mismatch_alert_o'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'dummy_instr_id_o'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'icache_ecc_error_o'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_scr_key_req_o'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[0]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[1]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[2]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[3]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[4]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[5]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[6]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[7]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[8]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[9]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[10]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[11]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[12]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[13]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[14]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[15]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[16]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[17]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[18]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[19]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[20]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[21]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[22]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[23]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[24]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[25]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[26]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[27]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[28]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[29]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[30]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[31]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[32]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[33]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[34]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[35]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[36]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[37]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[38]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[39]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[40]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[41]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[42]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[43]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[44]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[45]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[46]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[47]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[48]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[49]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[50]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[51]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[52]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[53]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[54]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[55]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[56]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[57]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[58]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[59]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[60]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[61]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[62]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_wdata_o[63]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_addr_o[0]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_addr_o[1]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_addr_o[2]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_addr_o[3]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_addr_o[4]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_addr_o[5]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_addr_o[6]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_addr_o[7]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_write_o'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_req_o[0]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_data_req_o[1]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[0]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[1]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[2]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[3]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[4]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[5]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[6]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[7]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[8]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[9]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[10]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[11]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[12]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[13]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[14]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[15]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[16]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[17]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[18]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[19]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[20]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_wdata_o[21]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_addr_o[0]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_addr_o[1]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_addr_o[2]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_addr_o[3]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_addr_o[4]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_addr_o[5]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_addr_o[6]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_addr_o[7]'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_write_o'. (LINT-31)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to output port 'ic_tag_req_o[0]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'instr_type_wb_o[0]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'rf_rd_b_wb_match_o'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'rf_rd_a_wb_match_o'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[0]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[1]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[2]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[3]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[4]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[5]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[6]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[7]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[8]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[9]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[10]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[11]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[12]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[13]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[14]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[15]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[16]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[17]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[18]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[19]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[20]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[21]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[22]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[23]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[24]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[25]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[26]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[27]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[28]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[29]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'nt_branch_addr_o[30]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[0]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[1]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[2]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[3]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[4]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[5]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[6]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[7]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[8]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[9]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[10]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[11]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[12]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[13]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[14]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[15]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[16]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[17]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[18]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[19]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[20]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[21]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[22]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[23]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[24]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[25]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[26]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[27]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[28]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[29]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[30]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_b_operand_o[31]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[0]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[1]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[2]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[3]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[4]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[5]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[6]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[7]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[8]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[9]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[10]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[11]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[12]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[13]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[14]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[15]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[16]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[17]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[18]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[19]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[20]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[21]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[22]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[23]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[24]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[25]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[26]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[27]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[28]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[29]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[30]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to output port 'bt_a_operand_o[31]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[31]' is connected directly to output port 'lsu_wdata_o[31]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[30]' is connected directly to output port 'lsu_wdata_o[30]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[29]' is connected directly to output port 'lsu_wdata_o[29]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[28]' is connected directly to output port 'lsu_wdata_o[28]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[27]' is connected directly to output port 'lsu_wdata_o[27]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[26]' is connected directly to output port 'lsu_wdata_o[26]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[25]' is connected directly to output port 'lsu_wdata_o[25]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[24]' is connected directly to output port 'lsu_wdata_o[24]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[23]' is connected directly to output port 'lsu_wdata_o[23]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[22]' is connected directly to output port 'lsu_wdata_o[22]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[21]' is connected directly to output port 'lsu_wdata_o[21]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[20]' is connected directly to output port 'lsu_wdata_o[20]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[19]' is connected directly to output port 'lsu_wdata_o[19]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[18]' is connected directly to output port 'lsu_wdata_o[18]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[17]' is connected directly to output port 'lsu_wdata_o[17]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[16]' is connected directly to output port 'lsu_wdata_o[16]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[15]' is connected directly to output port 'lsu_wdata_o[15]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[14]' is connected directly to output port 'lsu_wdata_o[14]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[13]' is connected directly to output port 'lsu_wdata_o[13]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[12]' is connected directly to output port 'lsu_wdata_o[12]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[11]' is connected directly to output port 'lsu_wdata_o[11]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[10]' is connected directly to output port 'lsu_wdata_o[10]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[9]' is connected directly to output port 'lsu_wdata_o[9]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[8]' is connected directly to output port 'lsu_wdata_o[8]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[7]' is connected directly to output port 'lsu_wdata_o[7]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[6]' is connected directly to output port 'lsu_wdata_o[6]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[5]' is connected directly to output port 'lsu_wdata_o[5]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[4]' is connected directly to output port 'lsu_wdata_o[4]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[3]' is connected directly to output port 'lsu_wdata_o[3]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[2]' is connected directly to output port 'lsu_wdata_o[2]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[1]' is connected directly to output port 'lsu_wdata_o[1]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'multdiv_operand_b_ex_o[0]' is connected directly to output port 'lsu_wdata_o[0]'. (LINT-31)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'en_wb_o' is connected directly to output port 'instr_id_done_o'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[31]' is connected directly to output port 'branch_target_o[31]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[30]' is connected directly to output port 'branch_target_o[30]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[29]' is connected directly to output port 'branch_target_o[29]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[28]' is connected directly to output port 'branch_target_o[28]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[27]' is connected directly to output port 'branch_target_o[27]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[26]' is connected directly to output port 'branch_target_o[26]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[25]' is connected directly to output port 'branch_target_o[25]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[24]' is connected directly to output port 'branch_target_o[24]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[23]' is connected directly to output port 'branch_target_o[23]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[22]' is connected directly to output port 'branch_target_o[22]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[21]' is connected directly to output port 'branch_target_o[21]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[20]' is connected directly to output port 'branch_target_o[20]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[19]' is connected directly to output port 'branch_target_o[19]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[18]' is connected directly to output port 'branch_target_o[18]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[17]' is connected directly to output port 'branch_target_o[17]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[16]' is connected directly to output port 'branch_target_o[16]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[15]' is connected directly to output port 'branch_target_o[15]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[14]' is connected directly to output port 'branch_target_o[14]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[13]' is connected directly to output port 'branch_target_o[13]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[12]' is connected directly to output port 'branch_target_o[12]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[11]' is connected directly to output port 'branch_target_o[11]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[10]' is connected directly to output port 'branch_target_o[10]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[9]' is connected directly to output port 'branch_target_o[9]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[8]' is connected directly to output port 'branch_target_o[8]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[7]' is connected directly to output port 'branch_target_o[7]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[6]' is connected directly to output port 'branch_target_o[6]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[5]' is connected directly to output port 'branch_target_o[5]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[4]' is connected directly to output port 'branch_target_o[4]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[3]' is connected directly to output port 'branch_target_o[3]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[2]' is connected directly to output port 'branch_target_o[2]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[1]' is connected directly to output port 'branch_target_o[1]'. (LINT-31)
Warning: In design 'ibex_ex_block_2_0_0', output port 'alu_adder_result_ex_o[0]' is connected directly to output port 'branch_target_o[0]'. (LINT-31)
Warning: In design 'ibex_load_store_unit_0_00000020', output port 'data_addr_o[1]' is connected directly to output port 'data_addr_o[0]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'instr_done_wb_o'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[0]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[1]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[2]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[3]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[4]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[5]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[6]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[7]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[8]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[9]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[10]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[11]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[12]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[13]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[14]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[15]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[16]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[17]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[18]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[19]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[20]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[21]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[22]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[23]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[24]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[25]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[26]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[27]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[28]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[29]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[30]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'rf_wdata_fwd_wb_o[31]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[0]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[1]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[2]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[3]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[4]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[5]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[6]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[7]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[8]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[9]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[10]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[11]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[12]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[13]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[14]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[15]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[16]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[17]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[18]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[19]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[20]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[21]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[22]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[23]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[24]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[25]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[26]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[27]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[28]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[29]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[30]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'pc_wb_o[31]'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'outstanding_store_wb_o'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'outstanding_load_wb_o'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'perf_instr_ret_compressed_wb_spec_o'. (LINT-31)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to output port 'perf_instr_ret_wb_spec_o'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[0]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[1]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[2]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[3]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[4]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[5]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[6]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[7]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[8]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[9]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[10]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[11]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[12]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[13]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[14]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[15]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[16]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[17]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[18]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[19]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[20]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[21]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[22]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[23]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[24]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[25]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[26]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[27]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[28]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[29]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[30]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_o[31]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'dummy_instr_seed_en_o'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'trigger_match_o'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_mseccfg_o[0]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_mseccfg_o[1]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_mseccfg_o[2]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[0]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[1]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[2]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[3]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[4]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[5]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[6]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[7]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[8]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[9]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[10]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[11]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[12]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[13]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[14]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[15]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[16]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[17]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[18]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[19]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[20]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[21]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[22]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[23]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[24]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[25]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[26]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[27]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[28]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[29]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[30]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[31]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[32]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[33]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[0]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[1]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[2]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[3]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[4]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[5]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[34]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[35]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[36]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[37]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[38]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[39]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[40]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[41]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[42]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[43]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[44]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[45]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[46]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[47]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[48]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[49]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[50]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[51]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[52]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[53]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[54]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[55]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[56]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[57]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[58]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[59]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[60]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[61]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[62]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[63]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[64]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[65]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[66]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[67]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[6]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[7]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[8]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[9]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[10]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[11]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[68]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[69]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[70]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[71]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[72]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[73]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[74]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[75]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[76]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[77]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[78]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[79]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[80]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[81]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[82]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[83]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[84]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[85]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[86]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[87]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[88]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[89]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[90]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[91]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[92]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[93]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[94]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[95]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[96]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[97]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[98]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[99]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[100]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[101]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[12]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[13]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[14]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[15]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[16]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[17]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[102]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[103]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[104]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[105]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[106]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[107]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[108]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[109]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[110]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[111]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[112]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[113]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[114]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[115]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[116]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[117]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[118]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[119]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[120]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[121]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[122]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[123]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[124]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[125]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[126]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[127]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[128]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[129]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[130]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[131]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[132]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[133]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[134]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_addr_o[135]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[18]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[19]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[20]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[21]'. (LINT-31)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to output port 'csr_pmp_cfg_o[22]'. (LINT-31)
Warning: In design 'ibex_prefetch_buffer_0', output port 'instr_addr_o[1]' is connected directly to output port 'instr_addr_o[0]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'alu_operator_o[6]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'alu_multicycle_o'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'bt_b_mux_sel_o[0]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'bt_b_mux_sel_o[1]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'bt_b_mux_sel_o[2]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[5]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[6]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[7]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[8]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[9]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[10]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[11]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[12]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[13]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[14]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[15]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[16]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[17]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[18]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[19]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[20]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[21]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[22]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[23]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[24]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[25]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[26]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[27]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[28]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[29]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[30]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'zimm_rs1_type_o[31]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_j_type_o[0]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[0]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[1]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[2]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[3]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[4]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[5]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[6]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[7]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[8]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[9]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[10]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_u_type_o[11]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to output port 'imm_b_type_o[0]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[20]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[21]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[22]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[23]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[24]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[25]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[26]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[27]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[28]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[29]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[30]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_j_type_o[31]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_u_type_o[31]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[12]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[13]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[14]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[15]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[16]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[17]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[18]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[19]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[20]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[21]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[22]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[23]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[24]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[25]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[26]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[27]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[28]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[29]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[30]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_b_type_o[31]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[11]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[12]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[13]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[14]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[15]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[16]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[17]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[18]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[19]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[20]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[21]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[22]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[23]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[24]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[25]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[26]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[27]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[28]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[29]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[30]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_s_type_o[31]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[11]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[12]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[13]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[14]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[15]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[16]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[17]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[18]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[19]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[20]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[21]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[22]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[23]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[24]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[25]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[26]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[27]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[28]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[29]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[31]' is connected directly to output port 'imm_i_type_o[30]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[10]' is connected directly to output port 'imm_j_type_o[10]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[10]' is connected directly to output port 'imm_u_type_o[30]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[10]' is connected directly to output port 'imm_b_type_o[10]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[10]' is connected directly to output port 'imm_s_type_o[10]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[9]' is connected directly to output port 'imm_j_type_o[9]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[9]' is connected directly to output port 'imm_u_type_o[29]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[9]' is connected directly to output port 'imm_b_type_o[9]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[9]' is connected directly to output port 'imm_s_type_o[9]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[8]' is connected directly to output port 'imm_j_type_o[8]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[8]' is connected directly to output port 'imm_u_type_o[28]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[8]' is connected directly to output port 'imm_b_type_o[8]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[8]' is connected directly to output port 'imm_s_type_o[8]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[7]' is connected directly to output port 'imm_j_type_o[7]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[7]' is connected directly to output port 'imm_u_type_o[27]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[7]' is connected directly to output port 'imm_b_type_o[7]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[7]' is connected directly to output port 'imm_s_type_o[7]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[6]' is connected directly to output port 'imm_j_type_o[6]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[6]' is connected directly to output port 'imm_u_type_o[26]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[6]' is connected directly to output port 'imm_b_type_o[6]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[6]' is connected directly to output port 'imm_s_type_o[6]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[5]' is connected directly to output port 'imm_j_type_o[5]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[5]' is connected directly to output port 'imm_u_type_o[25]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[5]' is connected directly to output port 'imm_b_type_o[5]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[5]' is connected directly to output port 'imm_s_type_o[5]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[4]' is connected directly to output port 'rf_raddr_b_o[4]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[4]' is connected directly to output port 'imm_j_type_o[4]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[4]' is connected directly to output port 'imm_u_type_o[24]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[3]' is connected directly to output port 'rf_raddr_b_o[3]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[3]' is connected directly to output port 'imm_j_type_o[3]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[3]' is connected directly to output port 'imm_u_type_o[23]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[2]' is connected directly to output port 'rf_raddr_b_o[2]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[2]' is connected directly to output port 'imm_j_type_o[2]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[2]' is connected directly to output port 'imm_u_type_o[22]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[1]' is connected directly to output port 'rf_raddr_b_o[1]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[1]' is connected directly to output port 'imm_j_type_o[1]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[1]' is connected directly to output port 'imm_u_type_o[21]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[0]' is connected directly to output port 'rf_raddr_b_o[0]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[0]' is connected directly to output port 'imm_j_type_o[11]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_i_type_o[0]' is connected directly to output port 'imm_u_type_o[20]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[4]' is connected directly to output port 'rf_waddr_o[4]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[4]' is connected directly to output port 'imm_b_type_o[4]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[3]' is connected directly to output port 'rf_waddr_o[3]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[3]' is connected directly to output port 'imm_b_type_o[3]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[2]' is connected directly to output port 'rf_waddr_o[2]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[2]' is connected directly to output port 'imm_b_type_o[2]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[1]' is connected directly to output port 'rf_waddr_o[1]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[1]' is connected directly to output port 'imm_b_type_o[1]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[0]' is connected directly to output port 'rf_waddr_o[0]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_s_type_o[0]' is connected directly to output port 'imm_b_type_o[11]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[19]' is connected directly to output port 'zimm_rs1_type_o[4]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[19]' is connected directly to output port 'imm_j_type_o[19]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[18]' is connected directly to output port 'zimm_rs1_type_o[3]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[18]' is connected directly to output port 'imm_j_type_o[18]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[17]' is connected directly to output port 'zimm_rs1_type_o[2]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[17]' is connected directly to output port 'imm_j_type_o[17]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[16]' is connected directly to output port 'zimm_rs1_type_o[1]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[16]' is connected directly to output port 'imm_j_type_o[16]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[15]' is connected directly to output port 'zimm_rs1_type_o[0]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[15]' is connected directly to output port 'imm_j_type_o[15]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[14]' is connected directly to output port 'imm_j_type_o[14]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[13]' is connected directly to output port 'imm_j_type_o[13]'. (LINT-31)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[12]' is connected directly to output port 'imm_j_type_o[12]'. (LINT-31)
Warning: In design 'ibex_controller_0_0_0', output port 'nt_branch_mispredict_o' is connected directly to output port 'csr_save_wb_o'. (LINT-31)
Warning: In design 'ibex_controller_0_0_0', output port 'nt_branch_mispredict_o' is connected directly to output port 'wb_exception_o'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_we_o[0]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_we_o[1]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[0]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[1]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[2]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[3]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[4]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[5]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[6]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[7]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[8]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[9]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[10]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[11]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[12]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[13]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[14]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[15]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[16]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[17]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[18]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[19]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[20]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[21]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[22]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[23]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[24]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[25]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[26]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[27]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[28]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[29]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[30]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[31]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[32]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[33]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[34]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[35]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[36]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[37]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[38]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[39]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[40]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[41]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[42]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[43]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[44]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[45]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[46]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[47]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[48]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[49]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[50]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[51]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[52]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[53]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[54]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[55]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[56]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[57]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[58]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[59]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[60]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[61]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to output port 'imd_val_d_o[62]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[31]' is connected directly to output port 'adder_result_ext_o[32]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[30]' is connected directly to output port 'adder_result_ext_o[31]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[29]' is connected directly to output port 'adder_result_ext_o[30]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[28]' is connected directly to output port 'adder_result_ext_o[29]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[27]' is connected directly to output port 'adder_result_ext_o[28]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[26]' is connected directly to output port 'adder_result_ext_o[27]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[25]' is connected directly to output port 'adder_result_ext_o[26]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[24]' is connected directly to output port 'adder_result_ext_o[25]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[23]' is connected directly to output port 'adder_result_ext_o[24]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[22]' is connected directly to output port 'adder_result_ext_o[23]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[21]' is connected directly to output port 'adder_result_ext_o[22]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[20]' is connected directly to output port 'adder_result_ext_o[21]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[19]' is connected directly to output port 'adder_result_ext_o[20]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[18]' is connected directly to output port 'adder_result_ext_o[19]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[17]' is connected directly to output port 'adder_result_ext_o[18]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[16]' is connected directly to output port 'adder_result_ext_o[17]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[15]' is connected directly to output port 'adder_result_ext_o[16]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[14]' is connected directly to output port 'adder_result_ext_o[15]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[13]' is connected directly to output port 'adder_result_ext_o[14]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[12]' is connected directly to output port 'adder_result_ext_o[13]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[11]' is connected directly to output port 'adder_result_ext_o[12]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[10]' is connected directly to output port 'adder_result_ext_o[11]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[9]' is connected directly to output port 'adder_result_ext_o[10]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[8]' is connected directly to output port 'adder_result_ext_o[9]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[7]' is connected directly to output port 'adder_result_ext_o[8]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[6]' is connected directly to output port 'adder_result_ext_o[7]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[5]' is connected directly to output port 'adder_result_ext_o[6]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[4]' is connected directly to output port 'adder_result_ext_o[5]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[3]' is connected directly to output port 'adder_result_ext_o[4]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[2]' is connected directly to output port 'adder_result_ext_o[3]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[1]' is connected directly to output port 'adder_result_ext_o[2]'. (LINT-31)
Warning: In design 'ibex_alu_RV32B0', output port 'adder_result_o[0]' is connected directly to output port 'adder_result_ext_o[1]'. (LINT-31)
Warning: In design 'ibex_multdiv_fast_RV32M2', output port 'alu_operand_a_o[0]' is connected directly to output port 'alu_operand_b_o[0]'. (LINT-31)
Warning: In design 'ibex_multdiv_fast_RV32M2', output port 'imd_val_d_o[33]' is connected directly to output port 'imd_val_d_o[32]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[0]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[1]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[2]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[3]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[4]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[5]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[6]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[7]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[8]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[9]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[10]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[11]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[12]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[13]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[14]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[15]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[16]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[17]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[18]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[19]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[20]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[21]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[22]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[23]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[24]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[25]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[26]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[27]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[28]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[29]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[30]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[31]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[32]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[33]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[34]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[35]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[36]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[37]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[38]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[39]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[40]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[41]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[42]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[43]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[44]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[45]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[46]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[47]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[48]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[49]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[50]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[51]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[52]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[53]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[54]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[55]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[56]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[57]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[58]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[59]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[60]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[61]'. (LINT-31)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to output port 'counter_val_upd_o[62]'. (LINT-31)
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[43]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[42]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[41]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[40]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[39]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[38]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[37]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[36]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[35]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[34]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[33]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[32]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[31]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[30]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[29]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[28]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[27]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[26]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[25]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[24]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[23]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[22]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[21]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[20]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[19]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[18]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[17]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[16]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[15]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[14]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[13]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[12]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[11]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[10]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[9]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[8]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[7]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[6]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[5]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[4]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[3]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[2]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[1]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[127]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[126]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[125]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[124]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[123]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[122]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[121]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[120]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[119]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[118]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[117]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[116]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[115]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[114]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[113]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[112]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[111]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[110]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[109]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[108]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[107]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[106]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[105]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[104]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[103]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[102]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[101]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[100]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[99]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[98]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[97]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[96]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[95]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[94]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[93]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[92]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[91]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[90]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[89]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[88]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[87]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[86]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[85]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[84]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[83]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[82]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[81]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[80]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[79]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[78]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[77]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[76]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[75]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[74]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[73]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[72]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[71]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[70]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[69]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[68]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[67]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[66]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[65]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[64]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[63]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[62]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[61]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[60]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[59]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[58]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[57]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[56]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[55]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[54]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[53]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[52]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[51]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[50]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[49]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[48]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[47]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[46]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[45]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[44]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[43]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[42]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[41]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[40]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[39]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[38]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[37]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[36]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[35]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[34]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[33]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[32]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[31]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[30]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[29]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[28]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[27]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[26]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[25]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[24]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[23]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[22]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[21]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[20]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[19]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[18]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[17]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[16]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[15]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[14]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[13]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[12]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[11]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[10]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[9]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[8]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[7]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[6]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[5]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[4]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[3]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[2]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[1]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_scr_key_valid_i' is connected to logic 1. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_err_if_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_err_if_plus2_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'load_store_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_pmp_err_i' is connected to logic 0. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'decoder_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_taken_i' is connected to logic 1. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_not_set_i' is connected to logic 0. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stall_wb_i' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[7]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[6]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[5]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[4]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[3]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[2]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[1]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[0]' is connected to logic 1. 
Warning: In design 'ibex_top', the same net is connected to more than one pin on submodule 'u_ibex_core'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ic_tag_rdata_i[43]', 'ic_tag_rdata_i[42]'', 'ic_tag_rdata_i[41]', 'ic_tag_rdata_i[40]', 'ic_tag_rdata_i[39]', 'ic_tag_rdata_i[38]', 'ic_tag_rdata_i[37]', 'ic_tag_rdata_i[36]', 'ic_tag_rdata_i[35]', 'ic_tag_rdata_i[34]', 'ic_tag_rdata_i[33]', 'ic_tag_rdata_i[32]', 'ic_tag_rdata_i[31]', 'ic_tag_rdata_i[30]', 'ic_tag_rdata_i[29]', 'ic_tag_rdata_i[28]', 'ic_tag_rdata_i[27]', 'ic_tag_rdata_i[26]', 'ic_tag_rdata_i[25]', 'ic_tag_rdata_i[24]', 'ic_tag_rdata_i[23]', 'ic_tag_rdata_i[22]', 'ic_tag_rdata_i[21]', 'ic_tag_rdata_i[20]', 'ic_tag_rdata_i[19]', 'ic_tag_rdata_i[18]', 'ic_tag_rdata_i[17]', 'ic_tag_rdata_i[16]', 'ic_tag_rdata_i[15]', 'ic_tag_rdata_i[14]', 'ic_tag_rdata_i[13]', 'ic_tag_rdata_i[12]', 'ic_tag_rdata_i[11]', 'ic_tag_rdata_i[10]', 'ic_tag_rdata_i[9]', 'ic_tag_rdata_i[8]', 'ic_tag_rdata_i[7]', 'ic_tag_rdata_i[6]', 'ic_tag_rdata_i[5]', 'ic_tag_rdata_i[4]', 'ic_tag_rdata_i[3]', 'ic_tag_rdata_i[2]', 'ic_tag_rdata_i[1]', 'ic_tag_rdata_i[0]', 'ic_data_rdata_i[127]', 'ic_data_rdata_i[126]', 'ic_data_rdata_i[125]', 'ic_data_rdata_i[124]', 'ic_data_rdata_i[123]', 'ic_data_rdata_i[122]', 'ic_data_rdata_i[121]', 'ic_data_rdata_i[120]', 'ic_data_rdata_i[119]', 'ic_data_rdata_i[118]', 'ic_data_rdata_i[117]', 'ic_data_rdata_i[116]', 'ic_data_rdata_i[115]', 'ic_data_rdata_i[114]', 'ic_data_rdata_i[113]', 'ic_data_rdata_i[112]', 'ic_data_rdata_i[111]', 'ic_data_rdata_i[110]', 'ic_data_rdata_i[109]', 'ic_data_rdata_i[108]', 'ic_data_rdata_i[107]', 'ic_data_rdata_i[106]', 'ic_data_rdata_i[105]', 'ic_data_rdata_i[104]', 'ic_data_rdata_i[103]', 'ic_data_rdata_i[102]', 'ic_data_rdata_i[101]', 'ic_data_rdata_i[100]', 'ic_data_rdata_i[99]', 'ic_data_rdata_i[98]', 'ic_data_rdata_i[97]', 'ic_data_rdata_i[96]', 'ic_data_rdata_i[95]', 'ic_data_rdata_i[94]', 'ic_data_rdata_i[93]', 'ic_data_rdata_i[92]', 'ic_data_rdata_i[91]', 'ic_data_rdata_i[90]', 'ic_data_rdata_i[89]', 'ic_data_rdata_i[88]', 'ic_data_rdata_i[87]', 'ic_data_rdata_i[86]', 'ic_data_rdata_i[85]', 'ic_data_rdata_i[84]', 'ic_data_rdata_i[83]', 'ic_data_rdata_i[82]', 'ic_data_rdata_i[81]', 'ic_data_rdata_i[80]', 'ic_data_rdata_i[79]', 'ic_data_rdata_i[78]', 'ic_data_rdata_i[77]', 'ic_data_rdata_i[76]', 'ic_data_rdata_i[75]', 'ic_data_rdata_i[74]', 'ic_data_rdata_i[73]', 'ic_data_rdata_i[72]', 'ic_data_rdata_i[71]', 'ic_data_rdata_i[70]', 'ic_data_rdata_i[69]', 'ic_data_rdata_i[68]', 'ic_data_rdata_i[67]', 'ic_data_rdata_i[66]', 'ic_data_rdata_i[65]', 'ic_data_rdata_i[64]', 'ic_data_rdata_i[63]', 'ic_data_rdata_i[62]', 'ic_data_rdata_i[61]', 'ic_data_rdata_i[60]', 'ic_data_rdata_i[59]', 'ic_data_rdata_i[58]', 'ic_data_rdata_i[57]', 'ic_data_rdata_i[56]', 'ic_data_rdata_i[55]', 'ic_data_rdata_i[54]', 'ic_data_rdata_i[53]', 'ic_data_rdata_i[52]', 'ic_data_rdata_i[51]', 'ic_data_rdata_i[50]', 'ic_data_rdata_i[49]', 'ic_data_rdata_i[48]', 'ic_data_rdata_i[47]', 'ic_data_rdata_i[46]', 'ic_data_rdata_i[45]', 'ic_data_rdata_i[44]', 'ic_data_rdata_i[43]', 'ic_data_rdata_i[42]', 'ic_data_rdata_i[41]', 'ic_data_rdata_i[40]', 'ic_data_rdata_i[39]', 'ic_data_rdata_i[38]', 'ic_data_rdata_i[37]', 'ic_data_rdata_i[36]', 'ic_data_rdata_i[35]', 'ic_data_rdata_i[34]', 'ic_data_rdata_i[33]', 'ic_data_rdata_i[32]', 'ic_data_rdata_i[31]', 'ic_data_rdata_i[30]', 'ic_data_rdata_i[29]', 'ic_data_rdata_i[28]', 'ic_data_rdata_i[27]', 'ic_data_rdata_i[26]', 'ic_data_rdata_i[25]', 'ic_data_rdata_i[24]', 'ic_data_rdata_i[23]', 'ic_data_rdata_i[22]', 'ic_data_rdata_i[21]', 'ic_data_rdata_i[20]', 'ic_data_rdata_i[19]', 'ic_data_rdata_i[18]', 'ic_data_rdata_i[17]', 'ic_data_rdata_i[16]', 'ic_data_rdata_i[15]', 'ic_data_rdata_i[14]', 'ic_data_rdata_i[13]', 'ic_data_rdata_i[12]', 'ic_data_rdata_i[11]', 'ic_data_rdata_i[10]', 'ic_data_rdata_i[9]', 'ic_data_rdata_i[8]', 'ic_data_rdata_i[7]', 'ic_data_rdata_i[6]', 'ic_data_rdata_i[5]', 'ic_data_rdata_i[4]', 'ic_data_rdata_i[3]', 'ic_data_rdata_i[2]', 'ic_data_rdata_i[1]', 'ic_data_rdata_i[0]'.
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', the same net is connected to more than one pin on submodule 'if_stage_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'pmp_err_if_i', 'pmp_err_if_plus2_i''.
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', the same net is connected to more than one pin on submodule 'controller_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'branch_not_set_i', 'stall_wb_i''.
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', the same net is connected to more than one pin on submodule 'u_mtvec_csr'. (LINT-33)
   Net '*Logic0*' is connected to pins 'wr_data_i[7]', 'wr_data_i[6]'', 'wr_data_i[5]', 'wr_data_i[4]', 'wr_data_i[3]', 'wr_data_i[2]', 'wr_data_i[1]'.
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_top', output port 'data_wdata_intg_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_top', output port 'scramble_req_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_req_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_write_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_addr_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_addr_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_addr_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_addr_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_addr_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_addr_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_addr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_tag_wdata_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_req_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_req_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_write_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_addr_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_addr_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_addr_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_addr_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_addr_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_addr_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_addr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_data_wdata_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'ic_scr_key_req_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'instr_bp_taken_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'dummy_instr_id_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'icache_ecc_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', output port 'pc_mismatch_alert_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'nt_branch_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_a_operand_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'bt_b_operand_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'rf_rd_a_wb_match_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'rf_rd_b_wb_match_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'instr_type_wb_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', output port 'instr_type_wb_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_load_store_unit_0_00000020', output port 'data_addr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_load_store_unit_0_00000020', output port 'data_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'ready_wb_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_write_wb_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'outstanding_load_wb_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'outstanding_store_wb_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'pc_wb_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'perf_instr_ret_wb_spec_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'perf_instr_ret_compressed_wb_spec_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'rf_wdata_fwd_wb_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_wb_stage_0_0_0', output port 'instr_done_wb_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_cfg_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[135]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[134]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[133]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[132]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[131]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[130]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[129]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[128]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[127]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[126]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[125]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[124]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[123]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[122]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[121]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[120]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[119]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[118]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[117]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[116]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[115]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[114]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[113]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[112]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[111]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[110]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[109]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[108]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[107]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[106]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[105]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[104]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[103]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[102]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[101]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[100]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[99]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[98]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[97]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[96]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[95]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[94]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[93]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[92]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[91]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[90]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[89]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[88]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[87]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[86]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[85]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[84]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[83]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[82]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[81]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[80]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[79]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[78]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[77]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[76]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[75]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[74]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[73]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[72]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[71]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[70]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[69]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[68]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[67]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[66]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[65]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[64]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_mseccfg_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_mseccfg_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'csr_pmp_mseccfg_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'trigger_match_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_en_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', output port 'dummy_instr_seed_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_prefetch_buffer_0', output port 'instr_addr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_prefetch_buffer_0', output port 'instr_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_a_mux_sel_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_b_mux_sel_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_b_mux_sel_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'bt_b_mux_sel_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_b_type_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_u_type_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'imm_j_type_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'zimm_rs1_type_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'alu_operator_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_decoder_0_2_0_0', output port 'alu_multicycle_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_controller_0_0_0', output port 'nt_branch_mispredict_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_controller_0_0_0', output port 'wb_exception_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_controller_0_0_0', output port 'csr_save_wb_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_d_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_we_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_alu_RV32B0', output port 'imd_val_we_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_multdiv_fast_RV32M2', output port 'alu_operand_a_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ibex_multdiv_fast_RV32M2', output port 'alu_operand_b_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ibex_multdiv_fast_RV32M2', output port 'imd_val_d_o[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_multdiv_fast_RV32M2', output port 'imd_val_d_o[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_csr_6_0_10', output port 'rd_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_csr_32_0_s0', output port 'rd_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_csr_18_0_s0', output port 'rd_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_csr_7_0_s0', output port 'rd_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_csr_32_0_00000001', output port 'rd_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_csr_32_0_40000003', output port 'rd_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_csr_3_0_4', output port 'rd_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_counter_CounterWidth64', output port 'counter_val_upd_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_csr_8_0_s0', output port 'rd_error_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ibex_fetch_fifo_00000002_0', output port 'out_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
1
##################################################
# Define design optimization constraints
##################################################
# Set timing environment through another .tcl file
source -verbose "./timing.tcl"
10
0.01
0.01
clk_i
clk_i	
1
1
1
1
1
1
0.1
0.1
0.005
Warning: Design rule attributes from the driving cell will be set on the port 'clk_i'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'rst_ni'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'test_en_i'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'ram_cfg_i[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'ram_cfg_i[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'ram_cfg_i[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'ram_cfg_i[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'ram_cfg_i[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'ram_cfg_i[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'ram_cfg_i[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'ram_cfg_i[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'ram_cfg_i[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'ram_cfg_i[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[31]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[30]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[29]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[28]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[27]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[26]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[25]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[24]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hart_id_i[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[31]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[30]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[29]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[28]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[27]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[26]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[25]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[24]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'boot_addr_i[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_gnt_i'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rvalid_i'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[31]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[30]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[29]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[28]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[27]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[26]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[25]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[24]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_i[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_intg_i[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_intg_i[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_intg_i[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_intg_i[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_intg_i[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_intg_i[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_rdata_intg_i[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instr_err_i'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_gnt_i'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rvalid_i'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[31]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[30]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[29]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[28]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[27]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[26]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[25]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[24]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_i[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_intg_i[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_intg_i[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_intg_i[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_intg_i[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_intg_i[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_intg_i[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_rdata_intg_i[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_err_i'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_software_i'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_timer_i'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_external_i'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_fast_i[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_fast_i[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_fast_i[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_fast_i[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_fast_i[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_fast_i[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_fast_i[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_fast_i[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_fast_i[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_fast_i[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_fast_i[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_fast_i[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_fast_i[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_fast_i[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_fast_i[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'irq_nm_i'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_valid_i'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[127]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[126]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[125]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[124]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[123]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[122]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[121]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[120]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[119]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[118]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[117]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[116]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[115]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[114]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[113]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[112]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[111]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[110]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[109]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[108]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[107]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[106]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[105]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[104]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[103]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[102]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[101]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[100]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[99]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[98]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[97]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[96]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[95]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[94]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[93]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[92]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[91]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[90]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[89]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[88]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[87]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[86]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[85]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[84]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[83]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[82]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[81]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[80]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[79]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[78]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[77]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[76]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[75]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[74]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[73]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[72]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[71]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[70]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[69]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[68]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[67]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[66]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[65]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[64]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[63]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[62]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[61]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[60]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[59]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[58]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[57]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[56]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[55]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[54]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[53]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[52]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[51]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[50]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[49]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[48]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[47]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[46]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[45]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[44]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[43]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[42]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[41]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[40]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[39]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[38]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[37]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[36]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[35]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[34]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[33]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[32]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[31]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[30]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[29]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[28]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[27]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[26]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[25]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[24]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_key_i[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[63]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[62]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[61]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[60]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[59]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[58]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[57]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[56]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[55]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[54]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[53]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[52]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[51]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[50]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[49]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[48]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[47]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[46]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[45]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[44]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[43]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[42]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[41]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[40]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[39]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[38]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[37]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[36]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[35]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[34]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[33]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[32]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[31]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[30]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[29]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[28]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[27]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[26]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[25]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[24]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scramble_nonce_i[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'debug_req_i'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'fetch_enable_i[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'fetch_enable_i[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'fetch_enable_i[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'fetch_enable_i[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scan_rst_ni'. (UID-401)
1
1
1
1
1
1
# Set the fix_multiple_port_nets attribute to a specified value on the current design or a list of designs
# Note: '-all' option inserts buffers to the ports
#       '-buffer_constants' option inserts buffers to logic constants instead of duplicating them
set_fix_multiple_port_nets -all -buffer_constants
1
### CLOCK_GATING ###
set_clock_gating_style  -num_stages 4 -setup 0.5

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: unlimited
Setup time for clock gate: 0.500000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
Maximum number of stages: 4
1
### operation_isolation ###
##set do_operand_isolation true
set power_enable_datapath_gating true
true
set_scan_configuration -style multiplexed_flip_flop
Accepted scan configuration for modes: all_dft
1
compile -scan
CPU Load: 64%, Ram Free: 15 GB, Swap Free: 31 GB, Work Disk Free: 7893 GB, Tmp Disk Free: 15 GB
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Command Line | -scan                                                                             |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 8104                                   |
| Number of User Hierarchies                              | 36                                     |
| Sequential Cell Count                                   | 2010                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 1835                                   |
| Number of Dont Touch Nets                               | 36                                     |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================

Information: There are 3105 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ibex_register_file_ff_0_00000020_0_0_0_00000000'
  Processing 'ibex_csr_8_0_s0'
  Processing 'ibex_counter_CounterWidth64_ProvideValUpd1'
  Processing 'ibex_counter_CounterWidth64'
  Processing 'ibex_csr_7_0_s0_0'
  Processing 'ibex_csr_32_0_s0_0'
  Processing 'ibex_csr_3_0_4'
  Processing 'ibex_csr_32_0_40000003'
  Processing 'ibex_csr_32_0_00000001'
  Processing 'ibex_csr_18_0_s0'
  Processing 'ibex_csr_6_0_10'
  Processing 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0'
Information: Added key list 'DesignWare' to design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0'. (DDB-72)
Information: The register 'mcountinhibit_q_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'ibex_wb_stage_0_0_0'
  Processing 'ibex_load_store_unit_0_00000020'
  Processing 'ibex_multdiv_fast_RV32M2'
  Processing 'ibex_alu_RV32B0'
Information: Added key list 'DesignWare' to design 'ibex_alu_RV32B0'. (DDB-72)
  Processing 'ibex_ex_block_2_0_0'
  Processing 'ibex_controller_0_0_0'
  Processing 'ibex_decoder_0_2_0_0'
  Processing 'ibex_id_stage_0_2_0_0_0_0_0_0'
  Processing 'ibex_compressed_decoder'
  Processing 'ibex_fetch_fifo_00000002_0'
  Processing 'ibex_prefetch_buffer_0'
  Processing 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255'
  Processing 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255'
  Processing 'prim_generic_buf_s00000020_0'
  Processing 'prim_generic_buf_Width4'
  Processing 'prim_clock_gating'
  Processing 'ibex_top'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ibex_counter_CounterWidth64_ProvideValUpd1_DW01_inc_0'
  Processing 'ibex_counter_CounterWidth64_DW01_inc_0_DW01_inc_1'
  Processing 'ibex_multdiv_fast_RV32M2_DW01_dec_0'
  Mapping 'DW_leftsh'
Information: Added key list 'DesignWare' to design 'ibex_multdiv_fast_RV32M2'. (DDB-72)
  Mapping 'DW_rightsh'
  Processing 'ibex_alu_RV32B0_DW01_sub_0'
  Processing 'ibex_alu_RV32B0_DW01_add_0'
  Processing 'ibex_controller_0_0_0_DW01_add_0_DW01_add_1'
  Processing 'ibex_prefetch_buffer_0_DW01_add_0_DW01_add_2'
  Processing 'ibex_fetch_fifo_00000002_0_DW01_add_0_DW01_add_3'
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width34' (rpl)
  Processing 'DW01_add_width34'
  Processing 'ibex_multdiv_fast_RV32M2_DW01_add_0_DW01_add_4'
  Mapping 'ibex_multdiv_fast_RV32M2_DW_mult_tc_0'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
Warning: No scan equivalent exists for cell core_clock_gate_i/en_latch_reg (TLATNX4TS). (TEST-120)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:45  317838.2      4.00    3979.2   12158.4                                0.00  
    0:00:45  317838.2      4.00    3979.2   12158.4                                0.00  
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
    0:01:12  405964.8      1.73    1826.8    4166.7                                0.00  
    0:01:15  399052.8      1.72    1770.9    4540.8                                0.00  
    0:01:15  399052.8      1.72    1770.9    4540.8                                0.00  
    0:01:16  398998.1      1.70    1756.2    4548.3                                0.00  
    0:01:16  398998.1      1.70    1756.2    4548.3                                0.00  
    0:01:27  218796.5      5.13    6517.7    2306.1                                0.00  
    0:01:33  218988.0      4.54    4803.1    2301.5                                0.00  
    0:01:35  218088.0      4.37    4790.0    2300.1                                0.00  
    0:01:36  218201.8      4.89    4801.4    2299.1                                0.00  
    0:01:37  218023.2      4.34    4655.4    2299.1                                0.00  
    0:01:38  218161.4      4.10    4592.7    2296.1                                0.00  
    0:01:38  218099.5      4.05    4552.4    2296.1                                0.00  
    0:01:39  218209.0      3.83    4343.5    2296.1                                0.00  
    0:01:40  218160.0      3.80    4448.2    2296.1                                0.00  
    0:01:41  218178.7      3.83    4344.2    2296.1                                0.00  
    0:01:41  218178.7      3.83    4344.2    2296.1                                0.00  
    0:01:41  218083.7      3.83    4344.2    2261.5                                0.00  
    0:01:41  218083.7      3.83    4344.2    2261.5                                0.00  
    0:01:45  219170.9      3.82    4273.8    1855.5                                0.00  
    0:01:50  219836.2      3.74    4254.1    1541.5                                0.00  
    0:01:55  220105.4      3.74    4234.9    1386.5                                0.00  
    0:01:57  220356.0      3.74    4196.6    1294.5                                0.00  
    0:01:59  220554.7      3.72    4209.7    1233.5                                0.00  
    0:02:00  220633.9      3.72    4222.0    1200.5                                0.00  
    0:02:00  220665.6      3.72    4222.2    1185.5                                0.00  
    0:02:01  220718.9      3.72    4222.0    1177.5                                0.00  
    0:02:01  220718.9      3.72    4222.0    1176.5                                0.00  
    0:02:01  220718.9      3.72    4222.0    1176.5                                0.00  
    0:02:02  220972.3      3.12    3903.1    1230.5 gen_regfile_ff.register_file_i/g_rf_flops[27].rf_reg_q_reg[29]/D      0.00  
    0:02:03  221173.9      2.84    3758.8    1282.5 gen_regfile_ff.register_file_i/g_rf_flops[27].rf_reg_q_reg[29]/D      0.00  
    0:02:04  221316.5      2.72    3698.4    1306.5 gen_regfile_ff.register_file_i/g_rf_flops[27].rf_reg_q_reg[29]/D      0.00  
    0:02:04  221522.4      2.65    3612.2    1309.1 gen_regfile_ff.register_file_i/g_rf_flops[11].rf_reg_q_reg[30]/D      0.00  
    0:02:06  221834.9      2.53    3483.5    1337.1 gen_regfile_ff.register_file_i/g_rf_flops[27].rf_reg_q_reg[29]/D      0.00  
    0:02:08  223593.1      2.32    3280.9    1385.1 gen_regfile_ff.register_file_i/g_rf_flops[22].rf_reg_q_reg[25]/D      0.00  
    0:02:12  225283.7      1.78    2411.6    1385.1 gen_regfile_ff.register_file_i/g_rf_flops[10].rf_reg_q_reg[31]/D      0.00  
    0:02:15  226370.9      1.51    1969.1    1385.1 gen_regfile_ff.register_file_i/g_rf_flops[17].rf_reg_q_reg[27]/D      0.00  
    0:02:17  227403.4      1.37    1743.3    1389.0                                0.00  
    0:02:18  227318.4      1.34    1714.7    1443.0                                0.00  
    0:02:18  227325.6      1.30    1682.2    1471.0                                0.00  
    0:02:19  227533.0      1.27    1658.2    1471.6                                0.00  
    0:02:20  227710.1      1.23    1612.8    1471.6                                0.00  
    0:02:20  227731.7      1.20    1569.8    1499.6                                0.00  
    0:02:21  227986.6      1.16    1539.8    1498.0                                0.00  
    0:02:22  228060.0      1.14    1513.5    1497.0                                0.00  
    0:02:22  228392.6      1.11    1501.8    1497.0                                0.00  
    0:02:23  228519.4      1.10    1490.2    1499.0                                0.00  
    0:02:23  228682.1      1.09    1479.1    1500.0                                0.00  
    0:02:24  228686.4      1.07    1466.2    1527.0                                0.00  
    0:02:25  228700.8      1.06    1430.1    1551.0                                0.00  
    0:02:26  228458.9      1.03    1332.3    1632.0                                0.00  
    0:02:26  228438.7      1.00    1314.3    1688.6                                0.00  
    0:02:27  228219.8      0.98    1261.4    1769.6                                0.00  
    0:02:28  228198.2      0.96    1225.0    1796.6                                0.00  
    0:02:28  228217.0      0.94    1214.1    1797.6                                0.00  
    0:02:29  228276.0      0.92    1159.8    1796.6                                0.00  
    0:02:29  228420.0      0.90    1143.7    1793.6                                0.00  
    0:02:30  228510.7      0.89    1110.7    1793.6                                0.00  
    0:02:31  228551.0      0.87    1087.4    1794.6                                0.00  
    0:02:32  228610.1      0.85    1032.8    1794.6                                0.00  
    0:02:32  228695.0      0.84    1018.0    1785.6                                0.00  
    0:02:33  228840.5      0.83    1014.8    1786.6                                0.00  
    0:02:33  228941.3      0.81    1004.2    1788.7                                0.00  
    0:02:34  228875.0      0.80     896.8    1818.3                                0.00  
    0:02:34  228968.6      0.78     882.8    1812.3                                0.00  
    0:02:35  229059.4      0.77     884.7    1813.3                                0.00  
    0:02:35  229204.8      0.75     871.9    1813.3                                0.00  
    0:02:36  229187.5      0.73     840.2    1840.3                                0.00  
    0:02:36  229338.7      0.71     825.1    1840.3                                0.00  
    0:02:37  229563.4      0.69     803.2    1840.3                                0.00  
    0:02:37  229654.1      0.68     799.9    1840.3                                0.00  
    0:02:38  229818.2      0.67     769.7    1834.3                                0.00  
    0:02:39  230173.9      0.66     759.0    1834.0                                0.00  
    0:02:39  230287.7      0.64     732.4    1827.8                                0.00  
    0:02:40  230505.1      0.63     724.8    1827.8                                0.00  
    0:02:41  230702.4      0.62     707.9    1828.8                                0.00  
    0:02:41  230927.0      0.61     700.1    1829.8                                0.00  
    0:02:42  231032.2      0.60     666.8    1829.8                                0.00  
    0:02:43  231196.3      0.59     661.9    1829.8                                0.00  
    0:02:43  231488.6      0.58     646.9    1829.8                                0.00  
    0:02:44  231619.7      0.58     635.6    1829.8                                0.00  
    0:02:44  231652.8      0.56     613.8    1857.8                                0.00  
    0:02:45  231792.5      0.55     607.3    1858.0                                0.00  
    0:02:45  231874.6      0.55     602.7    1860.0                                0.00  
    0:02:46  231988.3      0.54     587.1    1860.0                                0.00  
    0:02:47  232004.2      0.54     581.8    1860.0                                0.00  
    0:02:47  232064.6      0.53     573.6    1858.0                                0.00  
    0:02:48  232230.2      0.52     565.8    1858.0                                0.00  
    0:02:48  232260.5      0.52     562.2    1886.0                                0.00  
    0:02:49  232322.4      0.51     555.0    1899.0                                0.00  
    0:02:49  232297.9      0.51     533.7    1921.0                                0.00  
    0:02:50  232473.6      0.50     520.5    1921.2                                0.00  
    0:02:50  232555.7      0.49     510.6    1922.2                                0.00  
    0:02:51  232570.1      0.48     504.5    1952.2                                0.00  
    0:02:51  232827.8      0.48     493.7    1952.5                                0.00  
    0:02:52  232963.2      0.47     489.5    1953.6                                0.00  
    0:02:52  233029.4      0.46     457.5    1952.6                                0.00  
    0:02:53  233174.9      0.44     444.3    1951.6                                0.00  
    0:02:53  233311.7      0.43     434.8    1951.6                                0.00  
    0:02:54  233424.0      0.42     395.5    1951.6                                0.00  
    0:02:55  233490.2      0.41     385.0    1951.0                                0.00  
    0:02:55  233628.5      0.39     369.0    1951.3                                0.00  
    0:02:56  233745.1      0.38     362.3    1951.4                                0.00  
    0:02:56  233835.8      0.37     351.5    1951.5                                0.00  
    0:02:57  233897.8      0.36     316.3    1951.5                                0.00  
    0:02:58  234056.2      0.34     289.6    1951.5                                0.00  
    0:02:59  234200.2      0.33     279.7    1950.5                                0.00  
    0:02:59  234289.4      0.33     276.8    1950.5                                0.00  
    0:03:00  234316.8      0.32     268.7    1950.5                                0.00  
    0:03:00  234384.5      0.31     258.5    1947.5                                0.00  
    0:03:01  234411.8      0.31     252.9    1948.8                                0.00  
    0:03:01  234636.5      0.30     245.8    1948.9                                0.00  
    0:03:02  234702.7      0.29     237.2    1948.9                                0.00  
    0:03:03  234800.6      0.28     233.3    1948.9                                0.00  
    0:03:03  234911.5      0.28     232.0    1952.2                                0.00  
    0:03:03  235012.3      0.27     229.6    1952.2                                0.00  
    0:03:04  235042.6      0.27     217.7    1950.2                                0.00  
    0:03:04  235058.4      0.27     216.7    1950.2                                0.00  
    0:03:04  235136.2      0.27     212.6    1951.2                                0.00  
    0:03:05  235176.5      0.27     207.5    1952.3                                0.00  
    0:03:05  235343.5      0.27     193.5    1954.3                                0.00  
    0:03:05  235385.3      0.27     190.0    1957.9                                0.00  
    0:03:06  235402.6      0.27     184.0    1957.9                                0.00  
    0:03:06  235480.3      0.27     172.0    1963.8                                0.00  
    0:03:07  235622.9      0.26     145.2    1963.8                                0.00  
    0:03:07  235661.8      0.26     139.1    1954.8                                0.00  
    0:03:07  235715.0      0.26     135.6    1954.8                                0.00  
    0:03:08  235755.4      0.26     132.9    1955.8                                0.00  
    0:03:08  235764.0      0.26     127.9    1955.8                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:08  235764.0      0.26     127.9    1955.8                                0.00  
    0:03:09  235886.4      0.22     128.9    1958.8 gen_regfile_ff.register_file_i/g_rf_flops[19].rf_reg_q_reg[31]/D      0.00  
    0:03:10  235844.6      0.21     126.4    1957.8 gen_regfile_ff.register_file_i/g_rf_flops[19].rf_reg_q_reg[31]/D      0.00  
    0:03:10  235946.9      0.21     123.5    1957.8 gen_regfile_ff.register_file_i/g_rf_flops[25].rf_reg_q_reg[29]/D      0.00  
    0:03:11  236003.0      0.19     118.8    1957.8 gen_regfile_ff.register_file_i/g_rf_flops[20].rf_reg_q_reg[29]/D      0.00  
    0:03:12  236209.0      0.18     109.8    1957.8 gen_regfile_ff.register_file_i/g_rf_flops[20].rf_reg_q_reg[29]/D      0.00  
    0:03:12  236495.5      0.17      98.7    1957.8 gen_regfile_ff.register_file_i/g_rf_flops[20].rf_reg_q_reg[29]/D      0.00  
    0:03:13  236530.1      0.16      92.2    1963.8 gen_regfile_ff.register_file_i/g_rf_flops[20].rf_reg_q_reg[29]/D      0.00  
    0:03:14  236630.9      0.15      87.8    1964.8 gen_regfile_ff.register_file_i/g_rf_flops[20].rf_reg_q_reg[29]/D      0.00  
    0:03:14  236731.7      0.15      82.4    1965.8 gen_regfile_ff.register_file_i/g_rf_flops[20].rf_reg_q_reg[29]/D      0.00  
    0:03:15  236615.0      0.14      81.2    1993.8 gen_regfile_ff.register_file_i/g_rf_flops[20].rf_reg_q_reg[29]/D      0.00  
    0:03:15  236872.8      0.14      74.4    1996.2 gen_regfile_ff.register_file_i/g_rf_flops[20].rf_reg_q_reg[29]/D      0.00  
    0:03:15  236963.5      0.13      71.4    1999.2 gen_regfile_ff.register_file_i/g_rf_flops[20].rf_reg_q_reg[29]/D      0.00  
    0:03:16  236835.4      0.13      54.2    2055.2 gen_regfile_ff.register_file_i/g_rf_flops[20].rf_reg_q_reg[29]/D      0.00  
    0:03:17  236720.2      0.12      51.9    2107.2 gen_regfile_ff.register_file_i/g_rf_flops[20].rf_reg_q_reg[29]/D      0.00  
    0:03:17  236910.2      0.11      46.9    2109.2 gen_regfile_ff.register_file_i/g_rf_flops[11].rf_reg_q_reg[29]/D      0.00  
    0:03:18  237051.4      0.09      34.3    2110.2 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[31]/D      0.00  
    0:03:19  237003.8      0.08      35.5    2121.2 u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[1]/D      0.00  
    0:03:19  237077.3      0.07      28.4    2123.2 gen_regfile_ff.register_file_i/g_rf_flops[12].rf_reg_q_reg[24]/D      0.00  
    0:03:20  237143.5      0.06      21.2    2125.2 gen_regfile_ff.register_file_i/g_rf_flops[28].rf_reg_q_reg[23]/D      0.00  
    0:03:21  237199.7      0.04      11.0    2128.2 gen_regfile_ff.register_file_i/g_rf_flops[8].rf_reg_q_reg[31]/D      0.00  
    0:03:21  237261.6      0.03       7.7    2152.2 gen_regfile_ff.register_file_i/g_rf_flops[10].rf_reg_q_reg[14]/D      0.00  
    0:03:22  237316.3      0.03       5.5    2154.2 gen_regfile_ff.register_file_i/g_rf_flops[22].rf_reg_q_reg[25]/D      0.00  
    0:03:22  237278.9      0.03       3.1    2155.2 gen_regfile_ff.register_file_i/g_rf_flops[21].rf_reg_q_reg[25]/D      0.00  
    0:03:22  237476.2      0.02       1.8    2154.2 gen_regfile_ff.register_file_i/g_rf_flops[22].rf_reg_q_reg[27]/D      0.00  
    0:03:23  237486.2      0.00       0.2    2154.2 gen_regfile_ff.register_file_i/g_rf_flops[22].rf_reg_q_reg[27]/D      0.00  
    0:03:24  237513.6      0.00       0.0    2154.5 gen_regfile_ff.register_file_i/g_rf_flops[22].rf_reg_q_reg[27]/D      0.00  
    0:03:24  237505.0      0.00       0.0    2154.5                                0.00  
    0:03:28  234957.6      0.00       0.0    2243.1                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:29  234957.6      0.00       0.0    2243.1                                0.00  
    0:03:30  235175.0      0.00       0.0    2160.6 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/net129545      0.00  
    0:03:30  235209.6      0.00       0.0    2136.6 u_ibex_core/ex_block_i/alu_i/net99159      0.00  
    0:03:31  235212.5      0.00       0.0    2112.6 gen_regfile_ff.register_file_i/net128729      0.00  
    0:03:31  235244.2      0.00       0.0    2092.6 u_ibex_core/if_stage_i/compressed_decoder_i/net56736      0.00  
    0:03:33  235391.0      0.00       0.0    2021.6 u_ibex_core/cs_registers_i/u_mie_csr/net100606      0.00  
    0:03:34  235441.4      0.00       0.0    1997.6 gen_regfile_ff.register_file_i/net144432      0.00  
    0:03:34  235429.9      0.00       0.0    1987.6 gen_regfile_ff.register_file_i/net144443      0.00  
    0:03:35  235602.7      0.00       0.0    1916.6 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/net144426      0.00  
    0:03:35  235725.1      0.00       0.0    1888.6 gen_regfile_ff.register_file_i/net85817      0.00  
    0:03:36  235797.1      0.00       0.0    1852.6 gen_regfile_ff.register_file_i/wdata_a_i[22]      0.00  
    0:03:36  235883.5      0.00       0.0    1815.6 gen_regfile_ff.register_file_i/wdata_a_i[23]      0.00  
    0:03:36  235912.3      0.00       0.0    1788.6 gen_regfile_ff.register_file_i/wdata_a_i[31]      0.00  
    0:03:37  235919.5      0.00       0.0    1766.0 u_ibex_core/cs_registers_i/net117977      0.00  
    0:03:37  236109.6      0.36      84.0    1682.0 gen_regfile_ff.register_file_i/net145169      0.00  
    0:03:37  236209.0      0.42     124.3    1610.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/n31      0.00  
    0:03:38  236381.8      0.46     153.0    1524.0 gen_regfile_ff.register_file_i/net130866      0.00  
    0:03:38  236551.7      0.46     155.5    1456.0 u_ibex_core/csr_access         0.00  
    0:03:38  236711.5      0.46     164.2    1387.0 gen_regfile_ff.register_file_i/net145225      0.00  
    0:03:39  236848.3      0.46     165.1    1331.0 u_ibex_core/id_stage_i/controller_i/instr_valid_i      0.00  
    0:03:39  236973.6      0.46     165.1    1282.0 u_ibex_core/cs_registers_i/csr_wdata_int[28]      0.00  
    0:03:42  237378.2      0.28      87.2    1261.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[27]/D      0.00  
    0:03:42  237388.3      0.27      84.3    1261.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[27]/D      0.00  
    0:03:43  237443.0      0.24      74.2    1261.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[27]/D      0.00  
    0:03:44  237566.9      0.22      68.7    1261.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[27]/D      0.00  
    0:03:45  237774.2      0.21      59.5    1261.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[27]/D      0.00  
    0:03:45  237795.8      0.20      57.7    1260.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[27]/D      0.00  
    0:03:46  237860.6      0.20      55.3    1260.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[27]/D      0.00  
    0:03:46  237831.8      0.19      53.0    1260.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[24]/D      0.00  
    0:03:47  237922.6      0.17      49.7    1258.0 gen_regfile_ff.register_file_i/g_rf_flops[15].rf_reg_q_reg[28]/D      0.00  
    0:03:47  237998.9      0.15      45.8    1258.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[27]/D      0.00  
    0:03:48  238030.6      0.15      44.8    1258.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[27]/D      0.00  
    0:03:49  238129.9      0.14      44.2    1257.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[27]/D      0.00  
    0:03:49  238122.7      0.13      40.6    1257.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[27]/D      0.00  
    0:03:51  238249.4      0.08      16.2    1257.0 gen_regfile_ff.register_file_i/g_rf_flops[18].rf_reg_q_reg[28]/D      0.00  
    0:03:52  238269.6      0.07      13.3    1257.0 gen_regfile_ff.register_file_i/g_rf_flops[19].rf_reg_q_reg[28]/D      0.00  
    0:03:52  238369.0      0.06      12.3    1257.0 gen_regfile_ff.register_file_i/g_rf_flops[19].rf_reg_q_reg[28]/D      0.00  
    0:03:53  238351.7      0.06      11.5    1257.0 gen_regfile_ff.register_file_i/g_rf_flops[19].rf_reg_q_reg[28]/D      0.00  
    0:03:53  238314.2      0.05      10.3    1257.0 gen_regfile_ff.register_file_i/g_rf_flops[19].rf_reg_q_reg[28]/D      0.00  
    0:03:54  238344.5      0.05       9.6    1257.0 gen_regfile_ff.register_file_i/g_rf_flops[19].rf_reg_q_reg[28]/D      0.00  
    0:03:54  238345.9      0.05       7.5    1257.0 gen_regfile_ff.register_file_i/g_rf_flops[19].rf_reg_q_reg[28]/D      0.00  
    0:03:55  238410.7      0.04       6.4    1257.0 gen_regfile_ff.register_file_i/g_rf_flops[19].rf_reg_q_reg[28]/D      0.00  
    0:03:55  238376.2      0.04       5.7    1257.0 gen_regfile_ff.register_file_i/g_rf_flops[19].rf_reg_q_reg[28]/D      0.00  
    0:03:56  238412.2      0.03       3.6    1257.0 gen_regfile_ff.register_file_i/g_rf_flops[19].rf_reg_q_reg[28]/D      0.00  
    0:03:56  238422.2      0.03       3.4    1257.0 gen_regfile_ff.register_file_i/g_rf_flops[19].rf_reg_q_reg[28]/D      0.00  
    0:03:56  238400.6      0.03       2.8    1257.0 gen_regfile_ff.register_file_i/g_rf_flops[19].rf_reg_q_reg[28]/D      0.00  
    0:03:57  238384.8      0.02       2.4    1256.0 gen_regfile_ff.register_file_i/g_rf_flops[19].rf_reg_q_reg[28]/D      0.00  
    0:03:57  238396.3      0.02       1.3    1256.0 u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[62]/D      0.00  
    0:03:58  238412.2      0.02       1.1    1253.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[27]/D      0.00  
    0:03:58  238422.2      0.01       0.4    1253.0 gen_regfile_ff.register_file_i/g_rf_flops[18].rf_reg_q_reg[28]/D      0.00  
    0:03:59  238507.2      0.00       0.0    1216.0 u_ibex_core/cs_registers_i/csr_wdata_int[27]      0.00  
    0:03:59  238975.2      0.15       0.4    1160.0 u_ibex_core/id_stage_i/decoder_i/imm_u_type_o[12]      0.00  
    0:03:59  239074.6      0.15       0.4    1115.0 gen_regfile_ff.register_file_i/net144436      0.00  
    0:04:00  239125.0      0.15       1.6    1072.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/n965      0.00  
    0:04:00  239417.3      0.21       9.5    1013.0 u_ibex_core/id_stage_i/instr_rdata_i[30]      0.00  
    0:04:00  239512.3      0.21      12.0     972.0 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_220/b[13]      0.00  
    0:04:01  239643.4      0.05       6.5     942.0 gen_regfile_ff.register_file_i/g_rf_flops[18].rf_reg_q_reg[28]/D      0.00  
    0:04:03  239712.5      0.00       0.1     942.0 gen_regfile_ff.register_file_i/g_rf_flops[15].rf_reg_q_reg[21]/D      0.00  
    0:04:03  239716.8      0.00       0.0     942.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:04:03  239716.8      0.00       0.0     942.0                                0.00  
    0:04:03  239716.8      0.00       0.0     942.0                                0.00  
    0:04:09  235298.9      0.20      72.1     903.0                                0.00  
    0:04:10  234210.2      0.20      71.1     898.0                                0.00  
    0:04:11  233902.1      0.20      69.6     895.0                                0.00  
    0:04:11  233773.9      0.20      69.6     891.0                                0.00  
    0:04:11  233676.0      0.20      69.5     890.0                                0.00  
    0:04:11  233622.7      0.20      69.5     889.0                                0.00  
    0:04:12  233575.2      0.20      69.5     888.0                                0.00  
    0:04:12  233533.4      0.20      69.2     887.0                                0.00  
    0:04:12  233533.4      0.20      69.2     887.0                                0.00  
    0:04:13  233650.1      0.03       3.1     883.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[40]/D      0.00  
    0:04:14  233632.8      0.00       0.0     883.0                                0.00  
    0:04:14  233631.4      0.00       0.0     883.0                                0.00  
    0:04:16  222922.1      1.94    1426.1     883.0                                0.00  
    0:04:17  221371.2      1.97    1607.8     883.0                                0.00  
    0:04:17  220978.1      1.96    1610.2     883.0                                0.00  
    0:04:18  220976.6      1.96    1610.2     883.0                                0.00  
    0:04:18  220976.6      1.96    1610.2     883.0                                0.00  
    0:04:18  220976.6      1.96    1610.2     883.0                                0.00  
    0:04:18  220976.6      1.96    1610.2     883.0                                0.00  
    0:04:18  220976.6      1.96    1610.2     883.0                                0.00  
    0:04:19  221356.8      1.28    1209.1     883.0 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[15]/D      0.00  
    0:04:20  221739.8      1.05    1060.5     883.0 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[15]/D      0.00  
    0:04:21  222025.0      0.94     953.9     883.0 gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[15]/D      0.00  
    0:04:22  222369.1      0.85     837.1     883.0 gen_regfile_ff.register_file_i/g_rf_flops[1].rf_reg_q_reg[20]/D      0.00  
    0:04:23  222468.5      0.77     731.8     883.0 gen_regfile_ff.register_file_i/g_rf_flops[22].rf_reg_q_reg[27]/D      0.00  
    0:04:25  223853.8      0.61     569.5     883.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[23]/D      0.00  
    0:04:29  225388.8      0.42     305.8     883.0 u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[41]/D      0.00  
    0:04:32  226139.0      0.32     220.4     883.0 gen_regfile_ff.register_file_i/g_rf_flops[27].rf_reg_q_reg[31]/D      0.00  
    0:04:33  226467.4      0.29     188.9     883.0 gen_regfile_ff.register_file_i/g_rf_flops[27].rf_reg_q_reg[31]/D      0.00  
    0:04:35  226873.4      0.25     160.2     883.0 gen_regfile_ff.register_file_i/g_rf_flops[26].rf_reg_q_reg[31]/D      0.00  
    0:04:37  227246.4      0.21     117.6     883.0 gen_regfile_ff.register_file_i/g_rf_flops[28].rf_reg_q_reg[22]/D      0.00  
    0:04:39  227857.0      0.18      90.9     883.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[27]/D      0.00  
    0:04:41  228258.7      0.15      58.4     883.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[27]/D      0.00  
    0:04:42  228372.5      0.13      57.0     883.0 gen_regfile_ff.register_file_i/g_rf_flops[23].rf_reg_q_reg[27]/D      0.00  
    0:04:43  228553.9      0.11      46.2     883.0 gen_regfile_ff.register_file_i/g_rf_flops[22].rf_reg_q_reg[24]/D      0.00  
    0:04:44  228762.7      0.10      38.3     881.0 gen_regfile_ff.register_file_i/g_rf_flops[27].rf_reg_q_reg[31]/D      0.00  
    0:04:46  228965.8      0.07      23.1     881.0 gen_regfile_ff.register_file_i/g_rf_flops[17].rf_reg_q_reg[28]/D      0.00  
    0:04:47  229207.7      0.06      11.9     881.0 gen_regfile_ff.register_file_i/g_rf_flops[17].rf_reg_q_reg[28]/D      0.00  
    0:05:03  229731.8      0.03       5.0     881.0                                0.00  
    0:05:04  229822.6      0.02       3.1     881.0                                0.00  
    0:05:04  229855.7      0.01       1.2     881.0                                0.00  
    0:05:06  233526.2      0.00       0.0     881.0                                0.00  
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'ibex_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'u_ibex_core/cs_registers_i/u_mstack_cause_csr/clk_i': 2007 load(s), 1 driver(s)
CPU Load: 66%, Ram Free: 15 GB, Swap Free: 31 GB, Work Disk Free: 7892 GB, Tmp Disk Free: 15 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
source DFT.tcl
Accepted dft signal specification for modes: all_dft
Warning: duplicate option '-view' overrides previous value. (CMD-018)
Accepted dft signal specification for modes: all_dft
Accepted dft signal specification for modes: all_dft
1
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port clk_i (40.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port rst_ni. (TEST-266)
Warning: The multi-clock protocol requires that the strobe time be before a clock's pulse if it is used for transition fault testing. (TESTXG-56)
1
dft_drc
In mode: all_dft...
  Pre-DFT DRC enabled
Warning: Design 'ibex_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Modeling violations...

Warning: Cell core_clock_gate_i/en_latch_reg (TLATNX1TS) is not scannable. (TEST-126)

Modeling violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Pre-DFT violations...

 Warning: Clock input CK of DFF gen_regfile_ff.register_file_i/g_rf_flops[4].rf_reg_q_reg[20] not active when clocks are set on. (D9-1)
Information: There are 2006 other cells with the same violation. (TEST-171)

Pre-DFT violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 2008

-----------------------------------------------------------------

1 MODELING VIOLATION
     1 Cell is not scannable violation (TEST-126)

2007 PRE-DFT VIOLATIONS
  2007 Clock_port not active when clocks set to on violations (D9)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  2007 out of 2009 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *2007 cells have test design rule violations
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *   1 cell is a valid scan cell

Information: Test design rule checking completed. (TEST-123)
1
set_scan_configuration -chain_count 4
Accepted scan configuration for modes: all_dft
1
preview_dft
Warning: Design 'ibex_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
Warning: Only 1 scan chain element is free. Cannot honor -chain_count specification of 4. (TEST-348)

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : ibex_top
Version: U-2022.12-SP7
Date   : Wed Apr 10 17:33:17 2024
****************************************

Number of chains: 1
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix
Scan enable: scan_rst_ni (no hookup pin)


Scan chain '1' (test_si --> test_so) contains 1 cell



************ Test Point Plan Report ************
Total number of test points  : 0
Number of Autofix test points: 0
Number of Wrapper test points: 0
Number of test modes         : 0
Number of test point enables : 0
Number of data sources       : 0
Number of data sinks         : 0
**************************************************

1
insert_dft
Warning: Design 'ibex_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
Warning: Only 1 scan chain element is free. Cannot honor -chain_count specification of 4. (TEST-348)
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
Warning: Design 'ibex_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------


  Beginning Phase 1 Design Rule Fixing  (max_fanout)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------


  Beginning Phase 2 Design Rule Fixing  (max_fanout)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------

1
##################################################
# Optimize the design
##################################################
# Verify the design consistency
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Wed Apr 10 17:33:22 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    817
    Unconnected ports (LINT-28)                                   817

Cells                                                             511
    Connected to power or ground (LINT-32)                        500
    Nets connected to multiple pins on same cell (LINT-33)         11
--------------------------------------------------------------------------------

Warning: In design 'ibex_top', port 'ram_cfg_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[127]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[126]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[125]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[124]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[123]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[122]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[121]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[120]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[119]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[118]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[117]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[116]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[115]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[114]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[113]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[112]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[111]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[110]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[109]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[108]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[107]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[106]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[105]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[104]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[103]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[102]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[101]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[100]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[99]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[98]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[97]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[95]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[94]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[93]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[92]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[91]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[90]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[89]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[88]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[87]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[86]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[85]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[84]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[83]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[82]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[81]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[80]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[79]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[78]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[77]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[76]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[75]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[74]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[73]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[72]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[71]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[70]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[69]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[68]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[67]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[66]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[65]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[64]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', port 'fetch_enable_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', port 'fetch_enable_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', port 'fetch_enable_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'test_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'dummy_instr_id_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'dummy_instr_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_tag_rdata_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[127]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[126]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[125]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[124]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[123]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[122]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[121]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[120]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[119]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[118]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[117]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[116]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[115]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[114]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[113]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[112]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[111]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[110]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[109]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[108]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[107]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[106]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[105]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[104]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[103]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[102]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[101]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[100]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[99]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[98]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[97]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[95]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[94]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[93]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[92]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[91]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[90]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[89]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[88]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[87]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[86]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[85]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[84]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[83]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[82]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[81]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[80]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[79]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[78]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[77]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[76]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[75]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[74]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[73]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[72]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[71]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[70]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[69]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[68]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[67]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[66]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[65]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[64]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_data_rdata_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'ic_scr_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'exc_cause[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_mask_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_mask_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_mask_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'dummy_instr_seed_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'icache_enable_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'icache_inval_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'branch_target_ex_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mepc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_depc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mtvec_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mtvec_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mtvec_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mtvec_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mtvec_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mtvec_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mtvec_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_559255', port 'csr_mtvec_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'lsu_req_done_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_write_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'outstanding_load_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'outstanding_store_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'clk_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rst_ni' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'instr_type_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'instr_type_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'ic_scr_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'instr_ret_compressed_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'instr_ret_compressed_spec_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'iside_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'jump_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'branch_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'branch_taken_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mem_load_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mem_store_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dside_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mul_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'div_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_compressed_decoder', port 'clk_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_compressed_decoder', port 'rst_ni' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_compressed_decoder', port 'valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'clk_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'rst_ni' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'instr_bp_taken_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'mem_resp_intg_err_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'branch_not_set_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'irqs_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'mult_sel_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_q_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_q_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0', port 'in_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0_DW01_add_1', port 'A[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0_DW01_add_1', port 'B[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[43]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[42]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[41]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[40]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[39]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[38]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[37]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[36]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[35]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[34]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[33]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[32]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[31]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[30]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[29]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[28]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[27]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[26]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[25]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[24]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[23]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[22]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[21]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[20]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[19]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[18]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[17]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[16]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[15]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[14]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[13]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[12]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[11]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[10]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[9]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[8]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[7]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[6]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[5]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[4]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[3]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[2]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[1]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[127]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[126]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[125]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[124]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[123]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[122]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[121]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[120]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[119]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[118]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[117]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[116]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[115]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[114]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[113]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[112]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[111]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[110]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[109]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[108]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[107]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[106]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[105]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[104]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[103]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[102]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[101]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[100]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[99]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[98]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[97]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[96]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[95]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[94]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[93]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[92]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[91]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[90]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[89]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[88]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[87]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[86]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[85]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[84]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[83]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[82]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[81]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[80]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[79]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[78]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[77]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[76]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[75]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[74]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[73]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[72]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[71]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[70]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[69]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[68]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[67]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[66]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[65]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[64]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[63]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[62]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[61]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[60]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[59]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[58]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[57]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[56]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[55]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[54]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[53]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[52]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[51]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[50]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[49]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[48]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[47]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[46]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[45]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[44]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[43]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[42]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[41]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[40]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[39]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[38]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[37]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[36]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[35]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[34]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[33]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[32]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[31]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[30]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[29]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[28]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[27]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[26]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[25]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[24]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[23]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[22]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[21]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[20]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[19]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[18]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[17]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[16]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[15]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[14]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[13]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[12]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[11]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[10]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[9]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[8]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[7]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[6]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[5]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[4]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[3]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[2]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[1]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_scr_key_valid_i' is connected to logic 1. 
Warning: In design 'ibex_top', a pin on submodule 'gen_regfile_ff.register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_id_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_err_if_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_err_if_plus2_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_mispredict_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_en_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_bp_taken_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'imd_val_d_ex_i[33]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'imd_val_d_ex_i[32]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'lsu_load_resp_intg_err_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'lsu_store_resp_intg_err_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trigger_match_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_write_wb_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ready_wb_i' is connected to logic 1. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'outstanding_load_wb_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'outstanding_store_wb_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_operator_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'load_store_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_pmp_err_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'wb_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_type_wb_i[1]' is connected to logic 1. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'wb_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_type_wb_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'wb_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_id_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_if_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_save_wb_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_ret_spec_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_ret_compressed_spec_i' is connected to logic 0. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'decoder_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_taken_i' is connected to logic 1. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_not_set_i' is connected to logic 0. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stall_wb_i' is connected to logic 0. 
Warning: In design 'ibex_ex_block_2_0_0', a pin on submodule 'alu_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'multdiv_operand_a_i[0]' is connected to logic 1. 
Warning: In design 'ibex_ex_block_2_0_0', a pin on submodule 'alu_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'multdiv_operand_b_i[0]' is connected to logic 1. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[7]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[6]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[5]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[4]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[3]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[2]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[1]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[0]' is connected to logic 1. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[31]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[30]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[29]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[28]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[27]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[26]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[25]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[24]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[21]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[20]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[19]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[18]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[17]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'add_117' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[31]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[30]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[29]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[28]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[27]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[26]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[25]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[24]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[21]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[20]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[19]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[18]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[17]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'ibex_controller_0_0_0', a pin on submodule 'add_515_aco' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ibex_alu_RV32B0', a pin on submodule 'add_97' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[33]' is connected to logic 0. 
Warning: In design 'ibex_alu_RV32B0', a pin on submodule 'add_97' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[33]' is connected to logic 0. 
Warning: In design 'ibex_alu_RV32B0', a pin on submodule 'add_97' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ibex_multdiv_fast_RV32M2', a pin on submodule 'add_220' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[30]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[29]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[28]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[27]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[26]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[25]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[24]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[21]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[20]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[19]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[18]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[17]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'ibex_fetch_fifo_00000002_0', a pin on submodule 'add_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ibex_top', the same net is connected to more than one pin on submodule 'u_ibex_core'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ic_tag_rdata_i[43]', 'ic_tag_rdata_i[42]'', 'ic_tag_rdata_i[41]', 'ic_tag_rdata_i[40]', 'ic_tag_rdata_i[39]', 'ic_tag_rdata_i[38]', 'ic_tag_rdata_i[37]', 'ic_tag_rdata_i[36]', 'ic_tag_rdata_i[35]', 'ic_tag_rdata_i[34]', 'ic_tag_rdata_i[33]', 'ic_tag_rdata_i[32]', 'ic_tag_rdata_i[31]', 'ic_tag_rdata_i[30]', 'ic_tag_rdata_i[29]', 'ic_tag_rdata_i[28]', 'ic_tag_rdata_i[27]', 'ic_tag_rdata_i[26]', 'ic_tag_rdata_i[25]', 'ic_tag_rdata_i[24]', 'ic_tag_rdata_i[23]', 'ic_tag_rdata_i[22]', 'ic_tag_rdata_i[21]', 'ic_tag_rdata_i[20]', 'ic_tag_rdata_i[19]', 'ic_tag_rdata_i[18]', 'ic_tag_rdata_i[17]', 'ic_tag_rdata_i[16]', 'ic_tag_rdata_i[15]', 'ic_tag_rdata_i[14]', 'ic_tag_rdata_i[13]', 'ic_tag_rdata_i[12]', 'ic_tag_rdata_i[11]', 'ic_tag_rdata_i[10]', 'ic_tag_rdata_i[9]', 'ic_tag_rdata_i[8]', 'ic_tag_rdata_i[7]', 'ic_tag_rdata_i[6]', 'ic_tag_rdata_i[5]', 'ic_tag_rdata_i[4]', 'ic_tag_rdata_i[3]', 'ic_tag_rdata_i[2]', 'ic_tag_rdata_i[1]', 'ic_tag_rdata_i[0]', 'ic_data_rdata_i[127]', 'ic_data_rdata_i[126]', 'ic_data_rdata_i[125]', 'ic_data_rdata_i[124]', 'ic_data_rdata_i[123]', 'ic_data_rdata_i[122]', 'ic_data_rdata_i[121]', 'ic_data_rdata_i[120]', 'ic_data_rdata_i[119]', 'ic_data_rdata_i[118]', 'ic_data_rdata_i[117]', 'ic_data_rdata_i[116]', 'ic_data_rdata_i[115]', 'ic_data_rdata_i[114]', 'ic_data_rdata_i[113]', 'ic_data_rdata_i[112]', 'ic_data_rdata_i[111]', 'ic_data_rdata_i[110]', 'ic_data_rdata_i[109]', 'ic_data_rdata_i[108]', 'ic_data_rdata_i[107]', 'ic_data_rdata_i[106]', 'ic_data_rdata_i[105]', 'ic_data_rdata_i[104]', 'ic_data_rdata_i[103]', 'ic_data_rdata_i[102]', 'ic_data_rdata_i[101]', 'ic_data_rdata_i[100]', 'ic_data_rdata_i[99]', 'ic_data_rdata_i[98]', 'ic_data_rdata_i[97]', 'ic_data_rdata_i[96]', 'ic_data_rdata_i[95]', 'ic_data_rdata_i[94]', 'ic_data_rdata_i[93]', 'ic_data_rdata_i[92]', 'ic_data_rdata_i[91]', 'ic_data_rdata_i[90]', 'ic_data_rdata_i[89]', 'ic_data_rdata_i[88]', 'ic_data_rdata_i[87]', 'ic_data_rdata_i[86]', 'ic_data_rdata_i[85]', 'ic_data_rdata_i[84]', 'ic_data_rdata_i[83]', 'ic_data_rdata_i[82]', 'ic_data_rdata_i[81]', 'ic_data_rdata_i[80]', 'ic_data_rdata_i[79]', 'ic_data_rdata_i[78]', 'ic_data_rdata_i[77]', 'ic_data_rdata_i[76]', 'ic_data_rdata_i[75]', 'ic_data_rdata_i[74]', 'ic_data_rdata_i[73]', 'ic_data_rdata_i[72]', 'ic_data_rdata_i[71]', 'ic_data_rdata_i[70]', 'ic_data_rdata_i[69]', 'ic_data_rdata_i[68]', 'ic_data_rdata_i[67]', 'ic_data_rdata_i[66]', 'ic_data_rdata_i[65]', 'ic_data_rdata_i[64]', 'ic_data_rdata_i[63]', 'ic_data_rdata_i[62]', 'ic_data_rdata_i[61]', 'ic_data_rdata_i[60]', 'ic_data_rdata_i[59]', 'ic_data_rdata_i[58]', 'ic_data_rdata_i[57]', 'ic_data_rdata_i[56]', 'ic_data_rdata_i[55]', 'ic_data_rdata_i[54]', 'ic_data_rdata_i[53]', 'ic_data_rdata_i[52]', 'ic_data_rdata_i[51]', 'ic_data_rdata_i[50]', 'ic_data_rdata_i[49]', 'ic_data_rdata_i[48]', 'ic_data_rdata_i[47]', 'ic_data_rdata_i[46]', 'ic_data_rdata_i[45]', 'ic_data_rdata_i[44]', 'ic_data_rdata_i[43]', 'ic_data_rdata_i[42]', 'ic_data_rdata_i[41]', 'ic_data_rdata_i[40]', 'ic_data_rdata_i[39]', 'ic_data_rdata_i[38]', 'ic_data_rdata_i[37]', 'ic_data_rdata_i[36]', 'ic_data_rdata_i[35]', 'ic_data_rdata_i[34]', 'ic_data_rdata_i[33]', 'ic_data_rdata_i[32]', 'ic_data_rdata_i[31]', 'ic_data_rdata_i[30]', 'ic_data_rdata_i[29]', 'ic_data_rdata_i[28]', 'ic_data_rdata_i[27]', 'ic_data_rdata_i[26]', 'ic_data_rdata_i[25]', 'ic_data_rdata_i[24]', 'ic_data_rdata_i[23]', 'ic_data_rdata_i[22]', 'ic_data_rdata_i[21]', 'ic_data_rdata_i[20]', 'ic_data_rdata_i[19]', 'ic_data_rdata_i[18]', 'ic_data_rdata_i[17]', 'ic_data_rdata_i[16]', 'ic_data_rdata_i[15]', 'ic_data_rdata_i[14]', 'ic_data_rdata_i[13]', 'ic_data_rdata_i[12]', 'ic_data_rdata_i[11]', 'ic_data_rdata_i[10]', 'ic_data_rdata_i[9]', 'ic_data_rdata_i[8]', 'ic_data_rdata_i[7]', 'ic_data_rdata_i[6]', 'ic_data_rdata_i[5]', 'ic_data_rdata_i[4]', 'ic_data_rdata_i[3]', 'ic_data_rdata_i[2]', 'ic_data_rdata_i[1]', 'ic_data_rdata_i[0]'.
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', the same net is connected to more than one pin on submodule 'if_stage_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'pmp_err_if_i', 'pmp_err_if_plus2_i''.
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', the same net is connected to more than one pin on submodule 'id_stage_i'. (LINT-33)
   Net 'n255' is connected to pins 'imd_val_d_ex_i[33]', 'imd_val_d_ex_i[32]''.
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808_559255', the same net is connected to more than one pin on submodule 'cs_registers_i'. (LINT-33)
   Net 'n255' is connected to pins 'pc_if_i[0]', 'csr_save_wb_i''.
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', the same net is connected to more than one pin on submodule 'controller_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'branch_not_set_i', 'stall_wb_i''.
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', the same net is connected to more than one pin on submodule 'u_mtvec_csr'. (LINT-33)
   Net '*Logic0*' is connected to pins 'wr_data_i[7]', 'wr_data_i[6]'', 'wr_data_i[5]', 'wr_data_i[4]', 'wr_data_i[3]', 'wr_data_i[2]', 'wr_data_i[1]'.
Warning: In design 'ibex_prefetch_buffer_0', the same net is connected to more than one pin on submodule 'add_117'. (LINT-33)
   Net 'n1' is connected to pins 'B[31]', 'B[30]'', 'B[29]', 'B[28]', 'B[27]', 'B[26]', 'B[25]', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]', 'B[14]', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'CI'.
Warning: In design 'ibex_prefetch_buffer_0', the same net is connected to more than one pin on submodule 'add_117'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[1]', 'B[0]''.
Warning: In design 'ibex_controller_0_0_0', the same net is connected to more than one pin on submodule 'add_515_aco'. (LINT-33)
   Net 'n1' is connected to pins 'B[31]', 'B[30]'', 'B[29]', 'B[28]', 'B[27]', 'B[26]', 'B[25]', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]', 'B[14]', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'CI'.
Warning: In design 'ibex_alu_RV32B0', the same net is connected to more than one pin on submodule 'add_97'. (LINT-33)
   Net 'n15' is connected to pins 'A[33]', 'B[33]'', 'CI'.
Warning: In design 'ibex_fetch_fifo_00000002_0', the same net is connected to more than one pin on submodule 'add_91'. (LINT-33)
   Net 'n1' is connected to pins 'B[30]', 'B[29]'', 'B[28]', 'B[27]', 'B[26]', 'B[25]', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]', 'B[14]', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'CI'.
1
# Set the current design
current_design $top_level
Error: 'ibex_top' doesn't specify a unique design
	Please use complete specification: full_file_name:design_name (UID-13)
Current design is 'ibex_top'.
{ibex_top}
# Link the design
link

  Linking design 'ibex_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (12 designs)              /homes/user/stud/fall23/yl5334/ibex_/ibex/dc_syn/dc/ibex/ibex_top.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  * (58 designs)              /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_clock_gating.db, etc
  dw_foundation.sldb (library)
                              /tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb

1
#compile -map_effort med -boundary_optimization
#set_dont_touch {u_ibex_core}
# Synthesize the design
# Note : This command performs a high-effort compile on the current design for better quality of results (QoR)
compile_ultra -gate_clock
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 67%, Ram Free: 15 GB, Swap Free: 31 GB, Work Disk Free: 7892 GB, Tmp Disk Free: 15 GB
Analyzing: "/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra -gate_clock                                                         |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 19053                                  |
| Number of User Hierarchies                              | 44                                     |
| Sequential Cell Count                                   | 2009                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 1                                      |
| Number of Dont Touch Nets                               | 35                                     |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1328 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'ibex_top'
Information: The register 'u_ibex_core/id_stage_i/imd_val_q_reg[32]' will be removed. (OPT-1207)
Information: The register 'u_ibex_core/id_stage_i/imd_val_q_reg[33]' will be removed. (OPT-1207)
Information: The register 'u_ibex_core/if_stage_i/instr_new_id_q_reg' will be removed. (OPT-1207)
Information: The register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[7]' will be removed. (OPT-1207)
Information: The register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[8]' will be removed. (OPT-1207)
Information: The register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[9]' will be removed. (OPT-1207)
Information: The register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[10]' will be removed. (OPT-1207)
Information: The register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[11]' will be removed. (OPT-1207)
Information: The register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[16]' will be removed. (OPT-1207)
Information: The register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[17]' will be removed. (OPT-1207)
Information: The register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[18]' will be removed. (OPT-1207)
Information: The register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[19]' will be removed. (OPT-1207)
Information: The register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[20]' will be removed. (OPT-1207)
Information: The register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[21]' will be removed. (OPT-1207)
Information: The register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[22]' will be removed. (OPT-1207)
Information: The register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[23]' will be removed. (OPT-1207)
Information: The register 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[24]' will be removed. (OPT-1207)

Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy core_clock_gate_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_fetch_enable_buf before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_rf_rdata_a_ecc_buf before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_rf_rdata_b_ecc_buf before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/if_stage_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/id_stage_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/ex_block_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/load_store_unit_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/wb_stage_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/if_stage_i/compressed_decoder_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/id_stage_i/decoder_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/id_stage_i/controller_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/ex_block_i/alu_i before Pass 1 (OPT-776)
Information: Added key list 'DesignWare' to design 'ibex_top'. (DDB-72)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mstatus_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mepc_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mie_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mcause_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mtvec_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_dcsr_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mstack_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/mcycle_counter_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/minstret_counter_i before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mstack_epc_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_dscratch1_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_dscratch0_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_depc_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mtval_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mscratch_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/cs_registers_i/u_mstack_cause_csr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i before Pass 1 (OPT-776)
Information: Ungrouping 33 of 45 hierarchies before Pass 1 (OPT-775)
CPU Load: 66%, Ram Free: 15 GB, Swap Free: 31 GB, Work Disk Free: 7891 GB, Tmp Disk Free: 15 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ibex_register_file_ff_0_00000020_0_0_0_00000000'
  Processing 'ibex_top'
Information: The register 'u_ibex_core/load_store_unit_i/pmp_err_q_reg' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'ibex_top'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0'
Information: The register 'u_dcsr_csr/rdata_q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mtvec_csr/rdata_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mtvec_csr/rdata_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mtvec_csr/rdata_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mtvec_csr/rdata_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mtvec_csr/rdata_q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mtvec_csr/rdata_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mtvec_csr/rdata_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mtvec_csr/rdata_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_dcsr_csr/rdata_q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cpuctrlsts_part_csr/rdata_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cpuctrlsts_part_csr/rdata_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cpuctrlsts_part_csr/rdata_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cpuctrlsts_part_csr/rdata_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cpuctrlsts_part_csr/rdata_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cpuctrlsts_part_csr/rdata_q_reg[5]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'ibex_multdiv_fast_RV32M2'
 Implement Synthetic for 'ibex_multdiv_fast_RV32M2'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'ibex_counter_CounterWidth64_DW01_inc_1'
  Processing 'ibex_prefetch_buffer_0_DW01_add_3'
  Processing 'ibex_controller_0_0_0_DW01_add_1'
  Processing 'ibex_multdiv_fast_RV32M2_DW_mult_tc_1'
  Processing 'ibex_multdiv_fast_RV32M2_DW01_add_1'
  Processing 'ibex_alu_RV32B0_DW01_add_1'
  Processing 'ibex_counter_CounterWidth64_ProvideValUpd1_DW01_inc_1'
  Processing 'ibex_fetch_fifo_00000002_0_DW01_add_1'
CPU Load: 65%, Ram Free: 15 GB, Swap Free: 31 GB, Work Disk Free: 7891 GB, Tmp Disk Free: 15 GB

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design ibex_prefetch_buffer_0_DW01_add_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ibex_controller_0_0_0_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ibex_alu_RV32B0_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ibex_fetch_fifo_00000002_0_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ibex_counter_CounterWidth64_DW01_inc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ibex_counter_CounterWidth64_ProvideValUpd1_DW01_inc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ibex_multdiv_fast_RV32M2_DW_mult_tc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ibex_multdiv_fast_RV32M2_DW01_add_1, since there are no registers. (PWR-806)
Information: Performing clock-gating on design ibex_register_file_ff_0_00000020_0_0_0_00000000. (PWR-730)
Information: Performing clock-gating on design ibex_top. (PWR-730)
Information: Performing clock-gating on design ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0. (PWR-730)
Information: Performing clock-gating on design ibex_multdiv_fast_RV32M2. (PWR-730)
Information: Complementing port 'priv_mode_id_o[0]' in design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0'.
	 The new name of the port is 'priv_mode_id_o[0]_BAR'. (OPT-319)
Information: Complementing port 'priv_mode_id_o[1]' in design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0'.
	 The new name of the port is 'priv_mode_id_o[1]_BAR'. (OPT-319)
Information: Complementing port 'equal_to_zero_i' in design 'ibex_multdiv_fast_RV32M2'.
	 The new name of the port is 'equal_to_zero_i_BAR'. (OPT-319)
Information: Complementing port 'csr_restore_dret_i' in design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0'.
	 The new name of the port is 'csr_restore_dret_i_BAR'. (OPT-319)
Information: Complementing port 'csr_restore_mret_i' in design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0'.
	 The new name of the port is 'csr_restore_mret_i_BAR'. (OPT-319)
Information: The register 'u_ibex_core/if_stage_i/pc_id_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_ibex_core/cs_registers_i/u_mstack_epc_csr/rdata_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[3]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[3]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[2]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[2]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[4]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[0]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[0]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[31]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[31]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[29]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[29]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[1]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[1]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[28]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[28]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[6]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[5]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[5]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[12]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[12]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[14]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[14]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[13]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[13]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[26]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[26]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[27]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[27]'. (OPT-1215)
Information: In design 'ibex_top', the register 'u_ibex_core/if_stage_i/instr_rdata_id_o_reg[30]' is removed because it is merged to 'u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[30]'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:13  287232.5      0.36      51.0    5348.6                           399176.8750      0.00  
    0:01:15  286989.1      1.16     399.4    5359.8                           398863.9062      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:01:16  287262.7      1.16     399.4    5337.8                           399448.0625      0.00  
    0:01:17  287221.0      1.16     399.4    5336.8                           399386.9062      0.00  

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'ibex_multdiv_fast_RV32M2_DW_mult_tc_1_0_0_0'
  Mapping 'ibex_multdiv_fast_RV32M2_DW01_add_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:01:27  172054.1      0.92     208.6    4119.5                           200051.7500      0.00  
    0:01:30  172379.5      0.00       0.0    4197.4                           200350.1719      0.00  
    0:01:30  172379.5      0.00       0.0    4197.4                           200350.1719      0.00  
    0:01:31  172192.3      0.00       0.0    4197.4                           200242.5312      0.00  
    0:01:34  172032.5      0.27      49.3    4190.4                           200072.3281      0.00  
    0:01:35  172025.3      0.27      49.3    4190.4                           200063.7812      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:01:43  170359.2      0.24      41.0    4120.0                           197765.0469      0.00  
    0:01:44  170064.0      0.24      41.0    4119.0                           197387.7969      0.00  
    0:01:44  170002.1      0.00       0.0    4119.0                           197360.1719      0.00  
    0:01:44  170002.1      0.00       0.0    4119.0                           197360.1719      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:46  168143.0      0.00       0.0    4096.3                           194309.2031      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:51  171260.6      0.79     224.6    2144.1 u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/net271224 195728.3750      0.00  
    0:01:55  172866.2      0.19      17.3    1711.0 u_ibex_core/alu_operand_a_ex[20] 197360.0000      0.00  
    0:01:56  173448.0      0.00       0.0    1425.0                           197764.0625      0.00  
    0:01:56  173448.0      0.00       0.0    1425.0                           197764.0625      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:56  173448.0      0.00       0.0    1425.0                           197764.0625      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
    0:02:09  169888.3      0.00       0.0    1107.0                           192493.1562      0.00  
    0:02:09  169888.3      0.00       0.0    1107.0                           192493.1562      0.00  
    0:02:09  169888.3      0.00       0.0    1107.0                           192493.1562      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  
    0:02:10  169552.8      0.00       0.0    1107.0                           191868.0938      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:12  169630.6      0.00       0.0    1107.0                           191918.6406      0.00  
    0:02:15  167080.3      0.00       0.0    1107.0                           188245.8594      0.00  
    0:02:16  167080.3      0.00       0.0    1107.0                           188245.8594      0.00  
    0:02:16  167080.3      0.00       0.0    1107.0                           188245.8594      0.00  
    0:02:17  167021.3      0.00       0.0    1107.0                           188095.1562      0.00  
    0:02:21  166937.8      0.00       0.0    1106.0                           188012.5469      0.00  
    0:02:24  166671.4      0.00       0.0    1102.0 gen_regfile_ff.register_file_i/net239190 187429.7969      0.00  
    0:02:26  167722.6      0.00       0.0     788.0 net262285                 188065.1562      0.00  
    0:02:28  167980.3      0.00       0.0     729.0 gen_regfile_ff.register_file_i/net238056 188318.1094      0.00  
    0:02:30  168112.8      0.00       0.0     653.0 gen_regfile_ff.register_file_i/net239190 188311.0938      0.00  
    0:02:30  168134.4      0.02       0.1     645.0                           188334.4375      0.00  
    0:02:30  168194.9      0.00       0.0     660.0                           188471.0156      0.00  
    0:02:30  168194.9      0.00       0.0     660.0                           188471.0156      0.00  
    0:02:30  168194.9      0.00       0.0     660.0                           188471.0156      0.00  
    0:02:30  168194.9      0.00       0.0     660.0                           188471.0156      0.00  
    0:02:30  168194.9      0.00       0.0     660.0                           188471.0156      0.00  
    0:02:33  167094.7      0.00       0.0     660.0                           186563.7344      0.00  
CPU Load: 65%, Ram Free: 15 GB, Swap Free: 31 GB, Work Disk Free: 7891 GB, Tmp Disk Free: 15 GB
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'ibex_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'gen_regfile_ff.register_file_i/n3937': 1919 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 65%, Ram Free: 15 GB, Swap Free: 31 GB, Work Disk Free: 7891 GB, Tmp Disk Free: 15 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
##################################################
# Analyze and resolve design problems
##################################################
# Verify the design consistency
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Wed Apr 10 17:37:26 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    552
    Unconnected ports (LINT-28)                                   552

Cells                                                             104
    Connected to power or ground (LINT-32)                        101
    Nets connected to multiple pins on same cell (LINT-33)          3
--------------------------------------------------------------------------------

Warning: In design 'ibex_top', port 'ram_cfg_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'ram_cfg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'instr_rdata_intg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'data_rdata_intg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[127]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[126]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[125]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[124]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[123]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[122]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[121]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[120]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[119]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[118]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[117]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[116]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[115]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[114]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[113]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[112]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[111]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[110]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[109]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[108]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[107]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[106]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[105]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[104]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[103]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[102]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[101]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[100]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[99]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[98]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[97]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[95]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[94]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[93]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[92]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[91]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[90]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[89]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[88]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[87]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[86]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[85]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[84]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[83]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[82]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[81]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[80]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[79]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[78]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[77]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[76]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[75]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[74]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[73]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[72]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[71]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[70]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[69]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[68]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[67]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[66]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[65]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[64]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_key_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'scramble_nonce_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'fetch_enable_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'fetch_enable_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', port 'fetch_enable_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'test_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'dummy_instr_id_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'dummy_instr_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'err_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'priv_mode_lsu_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'priv_mode_lsu_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'irqs_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mepc_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[135]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[134]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[133]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[132]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[131]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[130]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[129]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[128]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[127]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[126]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[125]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[124]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[123]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[122]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[121]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[120]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[119]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[118]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[117]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[116]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[115]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[114]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[113]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[112]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[111]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[110]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[109]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[108]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[107]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[106]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[105]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[104]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[103]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[102]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[101]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[100]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[99]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[98]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[97]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[95]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[94]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[93]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[92]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[91]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[90]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[89]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[88]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[87]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[86]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[85]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[84]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[83]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[82]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[81]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[80]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[79]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[78]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[77]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[76]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[75]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[74]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[73]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[72]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[71]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[70]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[69]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[68]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[67]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[66]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[65]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[64]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_mseccfg_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_mseccfg_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_mseccfg_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'debug_mode_entering_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_depc_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'trigger_match_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_if_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'data_ind_timing_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_en_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_mask_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_mask_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_mask_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_en_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'icache_enable_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_shadow_err_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'ic_scr_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_save_id_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_save_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mcause_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'instr_ret_compressed_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'instr_ret_spec_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'instr_ret_compressed_spec_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'iside_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'jump_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'branch_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'branch_taken_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mem_load_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mem_store_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dside_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mul_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'div_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'mult_sel_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'data_ind_timing_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_operand_a_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_operand_b_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_q_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_q_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_d_o[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_d_o[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_we_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'multdiv_ready_id_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top', a pin on submodule 'gen_regfile_ff.register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_en_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'gen_regfile_ff.register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_id_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'gen_regfile_ff.register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_wb_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[7]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[6]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[5]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[4]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[3]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[2]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[1]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'debug_mode_entering_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_if_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_id_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[31]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[30]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[29]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[28]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[27]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[26]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[25]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[24]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[23]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[22]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[21]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[20]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[19]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[18]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[17]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[16]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[15]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[14]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[13]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[12]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[11]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[10]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[9]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[8]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[7]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[6]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[5]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[4]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[3]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[2]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[1]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_scr_key_valid_i' is connected to logic 1. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_save_id_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_save_wb_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_mcause_i[6]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_ret_compressed_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_ret_spec_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_ret_compressed_spec_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'iside_wait_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'jump_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_taken_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_load_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_store_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dside_wait_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_wait_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'div_wait_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mult_sel_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[33]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[32]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[31]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[30]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[29]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[28]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[27]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[26]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[25]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[24]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[23]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[22]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[21]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[20]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[19]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[18]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[17]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[16]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[15]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[14]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[13]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[12]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[11]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[10]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[9]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[8]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[7]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[6]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[5]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[4]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[3]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[2]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[1]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_adder_ext_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_ind_timing_i' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'imd_val_q_i[33]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'imd_val_q_i[32]' is connected to logic 0. 
Warning: In design 'ibex_top', a pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'multdiv_ready_id_i' is connected to logic 1. 
Warning: In design 'ibex_top', the same net is connected to more than one pin on submodule 'gen_regfile_ff.register_file_i'. (LINT-33)
   Net 'n6117' is connected to pins 'test_en_i', 'dummy_instr_id_i'', 'dummy_instr_wb_i'.
Warning: In design 'ibex_top', the same net is connected to more than one pin on submodule 'u_ibex_core/cs_registers_i'. (LINT-33)
   Net 'n6117' is connected to pins 'boot_addr_i[7]', 'boot_addr_i[6]'', 'boot_addr_i[5]', 'boot_addr_i[4]', 'boot_addr_i[3]', 'boot_addr_i[2]', 'boot_addr_i[1]', 'boot_addr_i[0]', 'debug_mode_entering_i', 'pc_if_i[0]', 'pc_id_i[0]', 'pc_wb_i[31]', 'pc_wb_i[30]', 'pc_wb_i[29]', 'pc_wb_i[28]', 'pc_wb_i[27]', 'pc_wb_i[26]', 'pc_wb_i[25]', 'pc_wb_i[24]', 'pc_wb_i[23]', 'pc_wb_i[22]', 'pc_wb_i[21]', 'pc_wb_i[20]', 'pc_wb_i[19]', 'pc_wb_i[18]', 'pc_wb_i[17]', 'pc_wb_i[16]', 'pc_wb_i[15]', 'pc_wb_i[14]', 'pc_wb_i[13]', 'pc_wb_i[12]', 'pc_wb_i[11]', 'pc_wb_i[10]', 'pc_wb_i[9]', 'pc_wb_i[8]', 'pc_wb_i[7]', 'pc_wb_i[6]', 'pc_wb_i[5]', 'pc_wb_i[4]', 'pc_wb_i[3]', 'pc_wb_i[2]', 'pc_wb_i[1]', 'pc_wb_i[0]', 'csr_save_id_i', 'csr_save_wb_i', 'csr_mcause_i[6]', 'instr_ret_compressed_i', 'instr_ret_spec_i', 'instr_ret_compressed_spec_i', 'iside_wait_i', 'jump_i', 'branch_i', 'branch_taken_i', 'mem_load_i', 'mem_store_i', 'dside_wait_i', 'mul_wait_i', 'div_wait_i'.
Warning: In design 'ibex_top', the same net is connected to more than one pin on submodule 'u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i'. (LINT-33)
   Net 'n6117' is connected to pins 'mult_sel_i', 'alu_adder_ext_i[33]'', 'alu_adder_ext_i[0]', 'data_ind_timing_i', 'imd_val_q_i[33]', 'imd_val_q_i[32]'.
1
# Rename modules, signals according to the naming rules
source -verbose "../common_scripts/namingrules.tcl"
1

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
ibex_top        cell    gen_regfile_ff.register_file_i gen_regfile_ff_register_file_i
ibex_top        cell    core_clock_gate_i/U2    core_clock_gate_i_U2
ibex_top        cell    u_ibex_core/cs_registers_i u_ibex_core_cs_registers_i
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[12] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_12_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[7] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_
ibex_top        cell    u_ibex_core/if_stage_i/instr_is_compressed_id_o_reg u_ibex_core_if_stage_i_instr_is_compressed_id_o_reg
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[15] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[17] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[16] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[10] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_10_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[2] u_ibex_core_if_stage_i_pc_id_o_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[8] u_ibex_core_if_stage_i_pc_id_o_reg_8_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[15] u_ibex_core_if_stage_i_pc_id_o_reg_15_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[5] u_ibex_core_if_stage_i_pc_id_o_reg_5_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[16] u_ibex_core_if_stage_i_pc_id_o_reg_16_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[10] u_ibex_core_if_stage_i_pc_id_o_reg_10_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[18] u_ibex_core_if_stage_i_pc_id_o_reg_18_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[23] u_ibex_core_if_stage_i_pc_id_o_reg_23_
ibex_top        cell    u_ibex_core/if_stage_i/instr_fetch_err_plus2_o_reg u_ibex_core_if_stage_i_instr_fetch_err_plus2_o_reg
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[12] u_ibex_core_if_stage_i_pc_id_o_reg_12_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[9] u_ibex_core_if_stage_i_pc_id_o_reg_9_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[14] u_ibex_core_if_stage_i_pc_id_o_reg_14_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[27] u_ibex_core_if_stage_i_pc_id_o_reg_27_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[4] u_ibex_core_if_stage_i_pc_id_o_reg_4_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[7] u_ibex_core_if_stage_i_pc_id_o_reg_7_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[6] u_ibex_core_if_stage_i_pc_id_o_reg_6_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[24] u_ibex_core_if_stage_i_pc_id_o_reg_24_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[13] u_ibex_core_if_stage_i_pc_id_o_reg_13_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[11] u_ibex_core_if_stage_i_pc_id_o_reg_11_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[19] u_ibex_core_if_stage_i_pc_id_o_reg_19_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[26] u_ibex_core_if_stage_i_pc_id_o_reg_26_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[22] u_ibex_core_if_stage_i_pc_id_o_reg_22_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[17] u_ibex_core_if_stage_i_pc_id_o_reg_17_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[25] u_ibex_core_if_stage_i_pc_id_o_reg_25_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[28] u_ibex_core_if_stage_i_pc_id_o_reg_28_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[3] u_ibex_core_if_stage_i_pc_id_o_reg_3_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[21] u_ibex_core_if_stage_i_pc_id_o_reg_21_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[29] u_ibex_core_if_stage_i_pc_id_o_reg_29_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[30] u_ibex_core_if_stage_i_pc_id_o_reg_30_
ibex_top        cell    u_ibex_core/if_stage_i/instr_fetch_err_o_reg u_ibex_core_if_stage_i_instr_fetch_err_o_reg
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[31] u_ibex_core_if_stage_i_pc_id_o_reg_31_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[67] u_ibex_core_id_stage_i_imd_val_q_reg_67_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[37] u_ibex_core_id_stage_i_imd_val_q_reg_37_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[36] u_ibex_core_id_stage_i_imd_val_q_reg_36_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[35] u_ibex_core_id_stage_i_imd_val_q_reg_35_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[60] u_ibex_core_id_stage_i_imd_val_q_reg_60_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[52] u_ibex_core_id_stage_i_imd_val_q_reg_52_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[54] u_ibex_core_id_stage_i_imd_val_q_reg_54_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[56] u_ibex_core_id_stage_i_imd_val_q_reg_56_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[58] u_ibex_core_id_stage_i_imd_val_q_reg_58_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[59] u_ibex_core_id_stage_i_imd_val_q_reg_59_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[51] u_ibex_core_id_stage_i_imd_val_q_reg_51_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[50] u_ibex_core_id_stage_i_imd_val_q_reg_50_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[55] u_ibex_core_id_stage_i_imd_val_q_reg_55_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[61] u_ibex_core_id_stage_i_imd_val_q_reg_61_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[53] u_ibex_core_id_stage_i_imd_val_q_reg_53_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[57] u_ibex_core_id_stage_i_imd_val_q_reg_57_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[38] u_ibex_core_id_stage_i_imd_val_q_reg_38_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[39] u_ibex_core_id_stage_i_imd_val_q_reg_39_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[40] u_ibex_core_id_stage_i_imd_val_q_reg_40_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[41] u_ibex_core_id_stage_i_imd_val_q_reg_41_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[34] u_ibex_core_id_stage_i_imd_val_q_reg_34_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[63] u_ibex_core_id_stage_i_imd_val_q_reg_63_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[64] u_ibex_core_id_stage_i_imd_val_q_reg_64_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[42] u_ibex_core_id_stage_i_imd_val_q_reg_42_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[44] u_ibex_core_id_stage_i_imd_val_q_reg_44_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[43] u_ibex_core_id_stage_i_imd_val_q_reg_43_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[45] u_ibex_core_id_stage_i_imd_val_q_reg_45_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[46] u_ibex_core_id_stage_i_imd_val_q_reg_46_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[47] u_ibex_core_id_stage_i_imd_val_q_reg_47_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[48] u_ibex_core_id_stage_i_imd_val_q_reg_48_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[49] u_ibex_core_id_stage_i_imd_val_q_reg_49_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[65] u_ibex_core_id_stage_i_imd_val_q_reg_65_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[62] u_ibex_core_id_stage_i_imd_val_q_reg_62_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[66] u_ibex_core_id_stage_i_imd_val_q_reg_66_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[19] u_ibex_core_id_stage_i_imd_val_q_reg_19_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[30] u_ibex_core_id_stage_i_imd_val_q_reg_30_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[20] u_ibex_core_id_stage_i_imd_val_q_reg_20_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[23] u_ibex_core_id_stage_i_imd_val_q_reg_23_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[31] u_ibex_core_id_stage_i_imd_val_q_reg_31_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[27] u_ibex_core_id_stage_i_imd_val_q_reg_27_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[18] u_ibex_core_id_stage_i_imd_val_q_reg_18_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[8] u_ibex_core_id_stage_i_imd_val_q_reg_8_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[29] u_ibex_core_id_stage_i_imd_val_q_reg_29_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[22] u_ibex_core_id_stage_i_imd_val_q_reg_22_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[13] u_ibex_core_id_stage_i_imd_val_q_reg_13_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[11] u_ibex_core_id_stage_i_imd_val_q_reg_11_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[5] u_ibex_core_id_stage_i_imd_val_q_reg_5_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[24] u_ibex_core_id_stage_i_imd_val_q_reg_24_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[21] u_ibex_core_id_stage_i_imd_val_q_reg_21_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[25] u_ibex_core_id_stage_i_imd_val_q_reg_25_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[4] u_ibex_core_id_stage_i_imd_val_q_reg_4_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[17] u_ibex_core_id_stage_i_imd_val_q_reg_17_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[14] u_ibex_core_id_stage_i_imd_val_q_reg_14_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[26] u_ibex_core_id_stage_i_imd_val_q_reg_26_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[6] u_ibex_core_id_stage_i_imd_val_q_reg_6_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[3] u_ibex_core_id_stage_i_imd_val_q_reg_3_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[15] u_ibex_core_id_stage_i_imd_val_q_reg_15_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[28] u_ibex_core_id_stage_i_imd_val_q_reg_28_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[16] u_ibex_core_id_stage_i_imd_val_q_reg_16_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[7] u_ibex_core_id_stage_i_imd_val_q_reg_7_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[2] u_ibex_core_id_stage_i_imd_val_q_reg_2_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[10] u_ibex_core_id_stage_i_imd_val_q_reg_10_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[9] u_ibex_core_id_stage_i_imd_val_q_reg_9_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[12] u_ibex_core_id_stage_i_imd_val_q_reg_12_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[0] u_ibex_core_id_stage_i_imd_val_q_reg_0_
ibex_top        cell    u_ibex_core/id_stage_i/imd_val_q_reg[1] u_ibex_core_id_stage_i_imd_val_q_reg_1_
ibex_top        cell    u_ibex_core/id_stage_i/g_branch_set_flop.branch_set_raw_q_reg u_ibex_core_id_stage_i_g_branch_set_flop_branch_set_raw_q_reg
ibex_top        cell    u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i
ibex_top        cell    u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[0] u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_0_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[0] u_ibex_core_load_store_unit_i_addr_last_q_reg_0_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[1] u_ibex_core_load_store_unit_i_addr_last_q_reg_1_
ibex_top        cell    u_ibex_core/load_store_unit_i/data_sign_ext_q_reg u_ibex_core_load_store_unit_i_data_sign_ext_q_reg
ibex_top        cell    u_ibex_core/load_store_unit_i/data_we_q_reg u_ibex_core_load_store_unit_i_data_we_q_reg
ibex_top        cell    u_ibex_core/load_store_unit_i/data_type_q_reg[1] u_ibex_core_load_store_unit_i_data_type_q_reg_1_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_offset_q_reg[1] u_ibex_core_load_store_unit_i_rdata_offset_q_reg_1_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_offset_q_reg[0] u_ibex_core_load_store_unit_i_rdata_offset_q_reg_0_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[16] u_ibex_core_load_store_unit_i_rdata_q_reg_16_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[17] u_ibex_core_load_store_unit_i_rdata_q_reg_17_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[18] u_ibex_core_load_store_unit_i_rdata_q_reg_18_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[19] u_ibex_core_load_store_unit_i_rdata_q_reg_19_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[20] u_ibex_core_load_store_unit_i_rdata_q_reg_20_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[21] u_ibex_core_load_store_unit_i_rdata_q_reg_21_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[22] u_ibex_core_load_store_unit_i_rdata_q_reg_22_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[23] u_ibex_core_load_store_unit_i_rdata_q_reg_23_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[24] u_ibex_core_load_store_unit_i_rdata_q_reg_24_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[26] u_ibex_core_load_store_unit_i_rdata_q_reg_26_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[28] u_ibex_core_load_store_unit_i_rdata_q_reg_28_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[29] u_ibex_core_load_store_unit_i_rdata_q_reg_29_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[31] u_ibex_core_load_store_unit_i_rdata_q_reg_31_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[8] u_ibex_core_load_store_unit_i_addr_last_q_reg_8_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[5] u_ibex_core_load_store_unit_i_addr_last_q_reg_5_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[16] u_ibex_core_load_store_unit_i_addr_last_q_reg_16_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[10] u_ibex_core_load_store_unit_i_addr_last_q_reg_10_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[12] u_ibex_core_load_store_unit_i_addr_last_q_reg_12_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[23] u_ibex_core_load_store_unit_i_addr_last_q_reg_23_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[9] u_ibex_core_load_store_unit_i_addr_last_q_reg_9_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[4] u_ibex_core_load_store_unit_i_addr_last_q_reg_4_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[15] u_ibex_core_load_store_unit_i_addr_last_q_reg_15_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[7] u_ibex_core_load_store_unit_i_addr_last_q_reg_7_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[6] u_ibex_core_load_store_unit_i_addr_last_q_reg_6_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[24] u_ibex_core_load_store_unit_i_addr_last_q_reg_24_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[13] u_ibex_core_load_store_unit_i_addr_last_q_reg_13_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[11] u_ibex_core_load_store_unit_i_addr_last_q_reg_11_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[26] u_ibex_core_load_store_unit_i_addr_last_q_reg_26_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[20] u_ibex_core_load_store_unit_i_addr_last_q_reg_20_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[18] u_ibex_core_load_store_unit_i_addr_last_q_reg_18_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[2] u_ibex_core_load_store_unit_i_addr_last_q_reg_2_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[25] u_ibex_core_load_store_unit_i_addr_last_q_reg_25_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[3] u_ibex_core_load_store_unit_i_addr_last_q_reg_3_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[28] u_ibex_core_load_store_unit_i_addr_last_q_reg_28_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[22] u_ibex_core_load_store_unit_i_addr_last_q_reg_22_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[27] u_ibex_core_load_store_unit_i_addr_last_q_reg_27_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[19] u_ibex_core_load_store_unit_i_addr_last_q_reg_19_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[17] u_ibex_core_load_store_unit_i_addr_last_q_reg_17_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[29] u_ibex_core_load_store_unit_i_addr_last_q_reg_29_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[30] u_ibex_core_load_store_unit_i_addr_last_q_reg_30_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[31] u_ibex_core_load_store_unit_i_addr_last_q_reg_31_
ibex_top        cell    u_ibex_core/load_store_unit_i/lsu_err_q_reg u_ibex_core_load_store_unit_i_lsu_err_q_reg
ibex_top        cell    u_ibex_core/load_store_unit_i/data_type_q_reg[0] u_ibex_core_load_store_unit_i_data_type_q_reg_0_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[8] u_ibex_core_load_store_unit_i_rdata_q_reg_8_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[15] u_ibex_core_load_store_unit_i_rdata_q_reg_15_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[14] u_ibex_core_load_store_unit_i_rdata_q_reg_14_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[13] u_ibex_core_load_store_unit_i_rdata_q_reg_13_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[12] u_ibex_core_load_store_unit_i_rdata_q_reg_12_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[11] u_ibex_core_load_store_unit_i_rdata_q_reg_11_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[10] u_ibex_core_load_store_unit_i_rdata_q_reg_10_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[9] u_ibex_core_load_store_unit_i_rdata_q_reg_9_
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[21] u_ibex_core_load_store_unit_i_addr_last_q_reg_21_
ibex_top        cell    u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[1] u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[21] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_21_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[24] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_24_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[22] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_22_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[16] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_16_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[14] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_14_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[15] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_15_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/valid_req_q_reg u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q_reg
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[29] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_29_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[30] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_30_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[31] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_31_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[4] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_4_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_outstanding_q_reg[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_0_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[17] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_17_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[9] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_9_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[10] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_10_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[2] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[6] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_6_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[5] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_5_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[13] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_13_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[3] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_3_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[7] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_7_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[12] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_12_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[11] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_11_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[8] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_8_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/discard_req_q_reg u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_discard_req_q_reg
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[31] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_31_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[30] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_30_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[29] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_29_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_28_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[27] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_27_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[26] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[25] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_25_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[24] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_24_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[23] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_23_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[22] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_22_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[21] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_21_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[20] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_20_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[19] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_19_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[18] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_18_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[17] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_17_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[16] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_16_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[15] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_15_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[14] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_14_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[13] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_13_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[12] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_12_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[11] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_11_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[10] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_10_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[9] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_9_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[8] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_8_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[7] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_7_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[6] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_6_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[5] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_5_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[4] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_4_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[3] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_3_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[2] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_2_
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0] u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_0_
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/debug_mode_q_reg u_ibex_core_id_stage_i_controller_i_debug_mode_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/nmi_mode_q_reg u_ibex_core_id_stage_i_controller_i_nmi_mode_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/store_err_q_reg u_ibex_core_id_stage_i_controller_i_store_err_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/load_err_q_reg u_ibex_core_id_stage_i_controller_i_load_err_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/do_single_step_q_reg u_ibex_core_id_stage_i_controller_i_do_single_step_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/enter_debug_mode_prio_q_reg u_ibex_core_id_stage_i_controller_i_enter_debug_mode_prio_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/debug_cause_q_reg[0] u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_0_
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/debug_cause_q_reg[1] u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_1_
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/debug_cause_q_reg[2] u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[41] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_41_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[16] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_16_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[18] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_18_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[21] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[17] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_17_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[19] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_19_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[29] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_29_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[26] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_26_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[61] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_61_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[52] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_52_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[63] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_63_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[49] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_49_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[48] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_48_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[50] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_50_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[51] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_51_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[54] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_54_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[32] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_32_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[53] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_53_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[58] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_58_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[56] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_56_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[55] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_55_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[62] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_62_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[59] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_59_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[57] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_57_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[60] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_60_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[33] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_33_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[2] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[3] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_3_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[4] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_4_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[5] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_5_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[6] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_6_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[7] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_7_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[8] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_8_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[9] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_9_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[10] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_10_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[11] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_11_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[12] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_12_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[13] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_13_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[14] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_14_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[15] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_15_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[12] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_12_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[6] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_6_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[16] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_16_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[5] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_5_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[11] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_11_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[15] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_15_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[13] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_13_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[14] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_14_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[9] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_9_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[10] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_10_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[7] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_7_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[4] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_4_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[2] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[3] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_3_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[8] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_8_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[20] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_20_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[24] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[25] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[26] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_26_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[27] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[28] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_28_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[29] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_29_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_30_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_31_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[65] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_65_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[80] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_80_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[81] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_81_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[82] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_82_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[83] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_83_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[84] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_84_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[85] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_85_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[86] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_86_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[87] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_87_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[88] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_88_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[89] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_89_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[90] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_90_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[91] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_91_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[92] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_92_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[93] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_93_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[94] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_94_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[95] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_95_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[64] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_64_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[69] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_69_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[71] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_71_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[72] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_72_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[75] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_75_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[2] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[74] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_74_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[79] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_79_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[68] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_68_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[78] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_78_
ibex_top        cell    clk_gate_u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg clk_gate_u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg
ibex_top        cell    clk_gate_u_ibex_core/id_stage_i/imd_val_q_reg clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg
ibex_top        cell    clk_gate_u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg
ibex_top        cell    clk_gate_u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg_0 clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0
ibex_top        cell    clk_gate_u_ibex_core/load_store_unit_i/addr_last_q_reg clk_gate_u_ibex_core_load_store_unit_i_addr_last_q_reg
ibex_top        cell    clk_gate_u_ibex_core/id_stage_i/imd_val_q_reg_0 clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg_0
ibex_top        cell    clk_gate_u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg_1 clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1
ibex_top        cell    clk_gate_u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg
ibex_top        cell    clk_gate_u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg
ibex_top        cell    clk_gate_u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg
ibex_top        cell    clk_gate_u_ibex_core/load_store_unit_i/rdata_q_reg clk_gate_u_ibex_core_load_store_unit_i_rdata_q_reg
ibex_top        cell    clk_gate_u_ibex_core/load_store_unit_i/data_type_q_reg clk_gate_u_ibex_core_load_store_unit_i_data_type_q_reg
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1] u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[37] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_37_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[40] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_40_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[39] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_39_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[36] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_36_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[35] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_35_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[46] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_46_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[8] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_8_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[9] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_9_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[10] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_10_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[11] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_11_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[7] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_7_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[3] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_3_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[4] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_4_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[5] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_5_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[15] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_15_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[1] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[6] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_6_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[14] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_14_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[45] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_45_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[43] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_43_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[13] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_13_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[2] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[47] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_47_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[28] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_28_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[0] u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_0_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[27] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_27_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[26] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_26_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[25] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_25_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[42] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_42_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[23] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_23_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[34] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_34_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[44] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_44_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[19] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_19_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[38] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_38_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[20] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_20_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[18] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_18_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[17] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_17_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[28] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_28_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[19] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_19_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[20] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_20_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[30] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_30_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[31] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_31_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[18] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_18_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[24] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_24_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[22] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_22_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[25] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_25_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[27] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_27_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[21] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_21_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_0_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[23] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_23_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[20] u_ibex_core_if_stage_i_pc_id_o_reg_20_
ibex_top        cell    u_ibex_core/if_stage_i/pc_id_o_reg[1] u_ibex_core_if_stage_i_pc_id_o_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
ibex_top        cell    u_ibex_core/if_stage_i/illegal_c_insn_id_o_reg u_ibex_core_if_stage_i_illegal_c_insn_id_o_reg
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[9] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[25] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_
ibex_top        cell    u_ibex_core/load_store_unit_i/handle_misaligned_q_reg u_ibex_core_load_store_unit_i_handle_misaligned_q_reg
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[14] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[5] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_5_
ibex_top        cell    u_ibex_core/id_stage_i/branch_jump_set_done_q_reg u_ibex_core_id_stage_i_branch_jump_set_done_q_reg
ibex_top        cell    u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2] u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_q_reg[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q_reg_0_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_outstanding_q_reg[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_1_
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/exc_req_q_reg u_ibex_core_id_stage_i_controller_i_exc_req_q_reg
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[2] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_0_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[21] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_21_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[23] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_23_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[18] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[19] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[26] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_26_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[2] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[25] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_25_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[30] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_30_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[12] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_12_
ibex_top        cell    core_busy_q_reg[0]      core_busy_q_reg_0_
ibex_top        cell    core_clock_gate_i/en_latch_reg core_clock_gate_i_en_latch_reg
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[22] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_22_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[6] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_6_
ibex_top        cell    u_ibex_core/if_stage_i/instr_valid_id_q_reg u_ibex_core_if_stage_i_instr_valid_id_q_reg
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_q_reg[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q_reg_1_
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3] u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_3_
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/illegal_insn_q_reg u_ibex_core_id_stage_i_controller_i_illegal_insn_q_reg
ibex_top        cell    u_ibex_core/load_store_unit_i/addr_last_q_reg[14] u_ibex_core_load_store_unit_i_addr_last_q_reg_14_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[11] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_11_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[30] u_ibex_core_load_store_unit_i_rdata_q_reg_30_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[25] u_ibex_core_load_store_unit_i_rdata_q_reg_25_
ibex_top        cell    u_ibex_core/load_store_unit_i/rdata_q_reg[27] u_ibex_core_load_store_unit_i_rdata_q_reg_27_
ibex_top        cell    u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2] u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_2_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[0] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_0_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[1] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_1_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[3] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_3_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[67] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_67_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[76] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_76_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[70] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_70_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[77] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_77_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[66] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_66_
ibex_top        cell    u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[73] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_73_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[20] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_20_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[13] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_13_
ibex_top        cell    u_ibex_core/id_stage_i/id_fsm_q_reg u_ibex_core_id_stage_i_id_fsm_q_reg
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[4] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_4_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[27] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_id_o_reg[24] u_ibex_core_if_stage_i_instr_rdata_id_o_reg_24_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[29] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_29_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[28] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_
ibex_top        cell    u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[31] u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_31_
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n872 data_addr_o[20]
ibex_top        net     u_ibex_core/ex_block_i/alu_adder_result_ext[13] data_addr_o[12]
ibex_top        net     u_ibex_core/ex_block_i/alu_adder_result_ext[4] data_addr_o[3]
ibex_top        net     u_ibex_core/csr_addr    u_ibex_core_csr_addr
ibex_top        net     u_ibex_core/csr_addr[11] u_ibex_core_csr_addr[11]
ibex_top        net     u_ibex_core/csr_addr[10] u_ibex_core_csr_addr[10]
ibex_top        net     u_ibex_core/csr_addr[9] u_ibex_core_csr_addr[9]
ibex_top        net     u_ibex_core/csr_addr[8] u_ibex_core_csr_addr[8]
ibex_top        net     u_ibex_core/csr_addr[7] u_ibex_core_csr_addr[7]
ibex_top        net     u_ibex_core/csr_addr[6] u_ibex_core_csr_addr[6]
ibex_top        net     u_ibex_core/csr_addr[5] u_ibex_core_csr_addr[5]
ibex_top        net     u_ibex_core/csr_addr[4] u_ibex_core_csr_addr[4]
ibex_top        net     u_ibex_core/csr_addr[3] u_ibex_core_csr_addr[3]
ibex_top        net     u_ibex_core/csr_addr[2] u_ibex_core_csr_addr[2]
ibex_top        net     u_ibex_core/csr_addr[1] u_ibex_core_csr_addr[1]
ibex_top        net     u_ibex_core/csr_addr[0] u_ibex_core_csr_addr[0]
ibex_top        net     u_ibex_core/csr_rdata   u_ibex_core_csr_rdata
ibex_top        net     u_ibex_core/csr_rdata[31] u_ibex_core_csr_rdata[31]
ibex_top        net     u_ibex_core/csr_rdata[30] u_ibex_core_csr_rdata[30]
ibex_top        net     u_ibex_core/csr_rdata[29] u_ibex_core_csr_rdata[29]
ibex_top        net     u_ibex_core/csr_rdata[28] u_ibex_core_csr_rdata[28]
ibex_top        net     u_ibex_core/csr_rdata[27] u_ibex_core_csr_rdata[27]
ibex_top        net     u_ibex_core/csr_rdata[26] u_ibex_core_csr_rdata[26]
ibex_top        net     u_ibex_core/csr_rdata[25] u_ibex_core_csr_rdata[25]
ibex_top        net     u_ibex_core/csr_rdata[24] u_ibex_core_csr_rdata[24]
ibex_top        net     u_ibex_core/csr_rdata[23] u_ibex_core_csr_rdata[23]
ibex_top        net     u_ibex_core/csr_rdata[22] u_ibex_core_csr_rdata[22]
ibex_top        net     u_ibex_core/csr_rdata[21] u_ibex_core_csr_rdata[21]
ibex_top        net     u_ibex_core/csr_rdata[20] u_ibex_core_csr_rdata[20]
ibex_top        net     u_ibex_core/csr_rdata[19] u_ibex_core_csr_rdata[19]
ibex_top        net     u_ibex_core/csr_rdata[18] u_ibex_core_csr_rdata[18]
ibex_top        net     u_ibex_core/csr_rdata[17] u_ibex_core_csr_rdata[17]
ibex_top        net     u_ibex_core/csr_rdata[16] u_ibex_core_csr_rdata[16]
ibex_top        net     u_ibex_core/csr_rdata[15] u_ibex_core_csr_rdata[15]
ibex_top        net     u_ibex_core/csr_rdata[14] u_ibex_core_csr_rdata[14]
ibex_top        net     u_ibex_core/csr_rdata[13] u_ibex_core_csr_rdata[13]
ibex_top        net     u_ibex_core/csr_rdata[12] u_ibex_core_csr_rdata[12]
ibex_top        net     u_ibex_core/csr_rdata[11] u_ibex_core_csr_rdata[11]
ibex_top        net     u_ibex_core/csr_rdata[10] u_ibex_core_csr_rdata[10]
ibex_top        net     u_ibex_core/csr_rdata[9] u_ibex_core_csr_rdata[9]
ibex_top        net     u_ibex_core/csr_rdata[8] u_ibex_core_csr_rdata[8]
ibex_top        net     u_ibex_core/csr_rdata[7] u_ibex_core_csr_rdata[7]
ibex_top        net     u_ibex_core/csr_rdata[6] u_ibex_core_csr_rdata[6]
ibex_top        net     u_ibex_core/csr_rdata[5] u_ibex_core_csr_rdata[5]
ibex_top        net     u_ibex_core/csr_rdata[4] u_ibex_core_csr_rdata[4]
ibex_top        net     u_ibex_core/csr_rdata[3] u_ibex_core_csr_rdata[3]
ibex_top        net     u_ibex_core/csr_rdata[2] u_ibex_core_csr_rdata[2]
ibex_top        net     u_ibex_core/csr_rdata[1] u_ibex_core_csr_rdata[1]
ibex_top        net     u_ibex_core/csr_rdata[0] u_ibex_core_csr_rdata[0]
ibex_top        net     u_ibex_core/debug_cause u_ibex_core_debug_cause
ibex_top        net     u_ibex_core/debug_cause[2] u_ibex_core_debug_cause[2]
ibex_top        net     u_ibex_core/debug_cause[1] u_ibex_core_debug_cause[1]
ibex_top        net     u_ibex_core/debug_cause[0] u_ibex_core_debug_cause[0]
ibex_top        net     u_ibex_core/irqs        u_ibex_core_irqs
ibex_top        net     u_ibex_core/irqs[17]    u_ibex_core_irqs[17]
ibex_top        net     u_ibex_core/irqs[15]    u_ibex_core_irqs[15]
ibex_top        net     u_ibex_core/irqs[14]    u_ibex_core_irqs[14]
ibex_top        net     u_ibex_core/irqs[13]    u_ibex_core_irqs[13]
ibex_top        net     u_ibex_core/irqs[12]    u_ibex_core_irqs[12]
ibex_top        net     u_ibex_core/irqs[11]    u_ibex_core_irqs[11]
ibex_top        net     u_ibex_core/irqs[10]    u_ibex_core_irqs[10]
ibex_top        net     u_ibex_core/irqs[9]     u_ibex_core_irqs[9]
ibex_top        net     u_ibex_core/irqs[8]     u_ibex_core_irqs[8]
ibex_top        net     u_ibex_core/irqs[7]     u_ibex_core_irqs[7]
ibex_top        net     u_ibex_core/irqs[6]     u_ibex_core_irqs[6]
ibex_top        net     u_ibex_core/irqs[4]     u_ibex_core_irqs[4]
ibex_top        net     u_ibex_core/irqs[3]     u_ibex_core_irqs[3]
ibex_top        net     u_ibex_core/irqs[2]     u_ibex_core_irqs[2]
ibex_top        net     u_ibex_core/irqs[1]     u_ibex_core_irqs[1]
ibex_top        net     u_ibex_core/irqs[0]     u_ibex_core_irqs[0]
ibex_top        net     u_ibex_core/priv_mode_id u_ibex_core_priv_mode_id
ibex_top        net     u_ibex_core/priv_mode_id[1] u_ibex_core_priv_mode_id[1]
ibex_top        net     u_ibex_core/priv_mode_id[0] u_ibex_core_priv_mode_id[0]
ibex_top        net     u_ibex_core/csr_mtval   u_ibex_core_csr_mtval
ibex_top        net     u_ibex_core/csr_mtval[31] u_ibex_core_csr_mtval[31]
ibex_top        net     u_ibex_core/csr_mtval[30] u_ibex_core_csr_mtval[30]
ibex_top        net     u_ibex_core/csr_mtval[29] u_ibex_core_csr_mtval[29]
ibex_top        net     u_ibex_core/csr_mtval[28] u_ibex_core_csr_mtval[28]
ibex_top        net     u_ibex_core/csr_mtval[27] u_ibex_core_csr_mtval[27]
ibex_top        net     u_ibex_core/csr_mtval[26] u_ibex_core_csr_mtval[26]
ibex_top        net     u_ibex_core/csr_mtval[25] u_ibex_core_csr_mtval[25]
ibex_top        net     u_ibex_core/csr_mtval[24] u_ibex_core_csr_mtval[24]
ibex_top        net     u_ibex_core/csr_mtval[23] u_ibex_core_csr_mtval[23]
ibex_top        net     u_ibex_core/csr_mtval[22] u_ibex_core_csr_mtval[22]
ibex_top        net     u_ibex_core/csr_mtval[21] u_ibex_core_csr_mtval[21]
ibex_top        net     u_ibex_core/csr_mtval[20] u_ibex_core_csr_mtval[20]
ibex_top        net     u_ibex_core/csr_mtval[19] u_ibex_core_csr_mtval[19]
ibex_top        net     u_ibex_core/csr_mtval[18] u_ibex_core_csr_mtval[18]
ibex_top        net     u_ibex_core/csr_mtval[17] u_ibex_core_csr_mtval[17]
ibex_top        net     u_ibex_core/csr_mtval[16] u_ibex_core_csr_mtval[16]
ibex_top        net     u_ibex_core/csr_mtval[15] u_ibex_core_csr_mtval[15]
ibex_top        net     u_ibex_core/csr_mtval[14] u_ibex_core_csr_mtval[14]
ibex_top        net     u_ibex_core/csr_mtval[13] u_ibex_core_csr_mtval[13]
ibex_top        net     u_ibex_core/csr_mtval[12] u_ibex_core_csr_mtval[12]
ibex_top        net     u_ibex_core/csr_mtval[11] u_ibex_core_csr_mtval[11]
ibex_top        net     u_ibex_core/csr_mtval[10] u_ibex_core_csr_mtval[10]
ibex_top        net     u_ibex_core/csr_mtval[9] u_ibex_core_csr_mtval[9]
ibex_top        net     u_ibex_core/csr_mtval[8] u_ibex_core_csr_mtval[8]
ibex_top        net     u_ibex_core/csr_mtval[7] u_ibex_core_csr_mtval[7]
ibex_top        net     u_ibex_core/csr_mtval[6] u_ibex_core_csr_mtval[6]
ibex_top        net     u_ibex_core/csr_mtval[5] u_ibex_core_csr_mtval[5]
ibex_top        net     u_ibex_core/csr_mtval[4] u_ibex_core_csr_mtval[4]
ibex_top        net     u_ibex_core/csr_mtval[3] u_ibex_core_csr_mtval[3]
ibex_top        net     u_ibex_core/csr_mtval[2] u_ibex_core_csr_mtval[2]
ibex_top        net     u_ibex_core/csr_mtval[1] u_ibex_core_csr_mtval[1]
ibex_top        net     u_ibex_core/csr_mtval[0] u_ibex_core_csr_mtval[0]
ibex_top        net     u_ibex_core/csr_op      u_ibex_core_csr_op
ibex_top        net     u_ibex_core/csr_op[1]   u_ibex_core_csr_op[1]
ibex_top        net     u_ibex_core/csr_op[0]   u_ibex_core_csr_op[0]
ibex_top        net     u_ibex_core/multdiv_operator_ex u_ibex_core_multdiv_operator_ex
ibex_top        net     u_ibex_core/multdiv_operator_ex[1] u_ibex_core_multdiv_operator_ex[1]
ibex_top        net     u_ibex_core/multdiv_operator_ex[0] u_ibex_core_multdiv_operator_ex[0]
ibex_top        net     u_ibex_core/imd_val_q_ex u_ibex_core_imd_val_q_ex
ibex_top        net     u_ibex_core/imd_val_q_ex[67] u_ibex_core_imd_val_q_ex[67]
ibex_top        net     u_ibex_core/imd_val_q_ex[66] u_ibex_core_imd_val_q_ex[66]
ibex_top        net     u_ibex_core/imd_val_q_ex[65] u_ibex_core_imd_val_q_ex[65]
ibex_top        net     u_ibex_core/imd_val_q_ex[64] u_ibex_core_imd_val_q_ex[64]
ibex_top        net     u_ibex_core/imd_val_q_ex[63] u_ibex_core_imd_val_q_ex[63]
ibex_top        net     u_ibex_core/imd_val_q_ex[62] u_ibex_core_imd_val_q_ex[62]
ibex_top        net     u_ibex_core/imd_val_q_ex[61] u_ibex_core_imd_val_q_ex[61]
ibex_top        net     u_ibex_core/imd_val_q_ex[60] u_ibex_core_imd_val_q_ex[60]
ibex_top        net     u_ibex_core/imd_val_q_ex[59] u_ibex_core_imd_val_q_ex[59]
ibex_top        net     u_ibex_core/imd_val_q_ex[58] u_ibex_core_imd_val_q_ex[58]
ibex_top        net     u_ibex_core/imd_val_q_ex[57] u_ibex_core_imd_val_q_ex[57]
ibex_top        net     u_ibex_core/imd_val_q_ex[56] u_ibex_core_imd_val_q_ex[56]
ibex_top        net     u_ibex_core/imd_val_q_ex[55] u_ibex_core_imd_val_q_ex[55]
ibex_top        net     u_ibex_core/imd_val_q_ex[54] u_ibex_core_imd_val_q_ex[54]
ibex_top        net     u_ibex_core/imd_val_q_ex[53] u_ibex_core_imd_val_q_ex[53]
ibex_top        net     u_ibex_core/imd_val_q_ex[52] u_ibex_core_imd_val_q_ex[52]
ibex_top        net     u_ibex_core/imd_val_q_ex[51] u_ibex_core_imd_val_q_ex[51]
ibex_top        net     u_ibex_core/imd_val_q_ex[50] u_ibex_core_imd_val_q_ex[50]
ibex_top        net     u_ibex_core/imd_val_q_ex[49] u_ibex_core_imd_val_q_ex[49]
ibex_top        net     u_ibex_core/imd_val_q_ex[48] u_ibex_core_imd_val_q_ex[48]
ibex_top        net     u_ibex_core/imd_val_q_ex[47] u_ibex_core_imd_val_q_ex[47]
ibex_top        net     u_ibex_core/imd_val_q_ex[46] u_ibex_core_imd_val_q_ex[46]
ibex_top        net     u_ibex_core/imd_val_q_ex[45] u_ibex_core_imd_val_q_ex[45]
ibex_top        net     u_ibex_core/imd_val_q_ex[44] u_ibex_core_imd_val_q_ex[44]
ibex_top        net     u_ibex_core/imd_val_q_ex[43] u_ibex_core_imd_val_q_ex[43]
ibex_top        net     u_ibex_core/imd_val_q_ex[42] u_ibex_core_imd_val_q_ex[42]
ibex_top        net     u_ibex_core/imd_val_q_ex[41] u_ibex_core_imd_val_q_ex[41]
ibex_top        net     u_ibex_core/imd_val_q_ex[40] u_ibex_core_imd_val_q_ex[40]
ibex_top        net     u_ibex_core/imd_val_q_ex[39] u_ibex_core_imd_val_q_ex[39]
ibex_top        net     u_ibex_core/imd_val_q_ex[38] u_ibex_core_imd_val_q_ex[38]
ibex_top        net     u_ibex_core/imd_val_q_ex[37] u_ibex_core_imd_val_q_ex[37]
ibex_top        net     u_ibex_core/imd_val_q_ex[36] u_ibex_core_imd_val_q_ex[36]
ibex_top        net     u_ibex_core/imd_val_q_ex[35] u_ibex_core_imd_val_q_ex[35]
ibex_top        net     u_ibex_core/imd_val_q_ex[34] u_ibex_core_imd_val_q_ex[34]
ibex_top        net     u_ibex_core/imd_val_q_ex[31] u_ibex_core_imd_val_q_ex[31]
ibex_top        net     u_ibex_core/imd_val_q_ex[30] u_ibex_core_imd_val_q_ex[30]
ibex_top        net     u_ibex_core/imd_val_q_ex[29] u_ibex_core_imd_val_q_ex[29]
ibex_top        net     u_ibex_core/imd_val_q_ex[28] u_ibex_core_imd_val_q_ex[28]
ibex_top        net     u_ibex_core/imd_val_q_ex[27] u_ibex_core_imd_val_q_ex[27]
ibex_top        net     u_ibex_core/imd_val_q_ex[26] u_ibex_core_imd_val_q_ex[26]
ibex_top        net     u_ibex_core/imd_val_q_ex[25] u_ibex_core_imd_val_q_ex[25]
ibex_top        net     u_ibex_core/imd_val_q_ex[24] u_ibex_core_imd_val_q_ex[24]
ibex_top        net     u_ibex_core/imd_val_q_ex[23] u_ibex_core_imd_val_q_ex[23]
ibex_top        net     u_ibex_core/imd_val_q_ex[22] u_ibex_core_imd_val_q_ex[22]
ibex_top        net     u_ibex_core/imd_val_q_ex[21] u_ibex_core_imd_val_q_ex[21]
ibex_top        net     u_ibex_core/imd_val_q_ex[20] u_ibex_core_imd_val_q_ex[20]
ibex_top        net     u_ibex_core/imd_val_q_ex[19] u_ibex_core_imd_val_q_ex[19]
ibex_top        net     u_ibex_core/imd_val_q_ex[18] u_ibex_core_imd_val_q_ex[18]
ibex_top        net     u_ibex_core/imd_val_q_ex[17] u_ibex_core_imd_val_q_ex[17]
ibex_top        net     u_ibex_core/imd_val_q_ex[16] u_ibex_core_imd_val_q_ex[16]
ibex_top        net     u_ibex_core/imd_val_q_ex[15] u_ibex_core_imd_val_q_ex[15]
ibex_top        net     u_ibex_core/imd_val_q_ex[14] u_ibex_core_imd_val_q_ex[14]
ibex_top        net     u_ibex_core/imd_val_q_ex[13] u_ibex_core_imd_val_q_ex[13]
ibex_top        net     u_ibex_core/imd_val_q_ex[12] u_ibex_core_imd_val_q_ex[12]
ibex_top        net     u_ibex_core/imd_val_q_ex[11] u_ibex_core_imd_val_q_ex[11]
ibex_top        net     u_ibex_core/imd_val_q_ex[10] u_ibex_core_imd_val_q_ex[10]
ibex_top        net     u_ibex_core/imd_val_q_ex[9] u_ibex_core_imd_val_q_ex[9]
ibex_top        net     u_ibex_core/imd_val_q_ex[8] u_ibex_core_imd_val_q_ex[8]
ibex_top        net     u_ibex_core/imd_val_q_ex[7] u_ibex_core_imd_val_q_ex[7]
ibex_top        net     u_ibex_core/imd_val_q_ex[6] u_ibex_core_imd_val_q_ex[6]
ibex_top        net     u_ibex_core/imd_val_q_ex[5] u_ibex_core_imd_val_q_ex[5]
ibex_top        net     u_ibex_core/imd_val_q_ex[4] u_ibex_core_imd_val_q_ex[4]
ibex_top        net     u_ibex_core/imd_val_q_ex[3] u_ibex_core_imd_val_q_ex[3]
ibex_top        net     u_ibex_core/imd_val_q_ex[2] u_ibex_core_imd_val_q_ex[2]
ibex_top        net     u_ibex_core/imd_val_q_ex[1] u_ibex_core_imd_val_q_ex[1]
ibex_top        net     u_ibex_core/imd_val_q_ex[0] u_ibex_core_imd_val_q_ex[0]
ibex_top        net     u_ibex_core/alu_operand_a_ex u_ibex_core_alu_operand_a_ex
ibex_top        net     u_ibex_core/alu_operand_a_ex[31] u_ibex_core_alu_operand_a_ex[31]
ibex_top        net     u_ibex_core/alu_operand_a_ex[30] u_ibex_core_alu_operand_a_ex[30]
ibex_top        net     u_ibex_core/alu_operand_a_ex[29] u_ibex_core_alu_operand_a_ex[29]
ibex_top        net     u_ibex_core/alu_operand_a_ex[28] u_ibex_core_alu_operand_a_ex[28]
ibex_top        net     u_ibex_core/alu_operand_a_ex[27] u_ibex_core_alu_operand_a_ex[27]
ibex_top        net     u_ibex_core/alu_operand_a_ex[26] u_ibex_core_alu_operand_a_ex[26]
ibex_top        net     u_ibex_core/alu_operand_a_ex[25] u_ibex_core_alu_operand_a_ex[25]
ibex_top        net     u_ibex_core/alu_operand_a_ex[24] u_ibex_core_alu_operand_a_ex[24]
ibex_top        net     u_ibex_core/alu_operand_a_ex[23] u_ibex_core_alu_operand_a_ex[23]
ibex_top        net     u_ibex_core/alu_operand_a_ex[22] u_ibex_core_alu_operand_a_ex[22]
ibex_top        net     u_ibex_core/alu_operand_a_ex[21] u_ibex_core_alu_operand_a_ex[21]
ibex_top        net     u_ibex_core/alu_operand_a_ex[20] u_ibex_core_alu_operand_a_ex[20]
ibex_top        net     u_ibex_core/alu_operand_a_ex[19] u_ibex_core_alu_operand_a_ex[19]
ibex_top        net     u_ibex_core/alu_operand_a_ex[18] u_ibex_core_alu_operand_a_ex[18]
ibex_top        net     u_ibex_core/alu_operand_a_ex[17] u_ibex_core_alu_operand_a_ex[17]
ibex_top        net     u_ibex_core/alu_operand_a_ex[16] u_ibex_core_alu_operand_a_ex[16]
ibex_top        net     u_ibex_core/alu_operand_a_ex[15] u_ibex_core_alu_operand_a_ex[15]
ibex_top        net     u_ibex_core/alu_operand_a_ex[14] u_ibex_core_alu_operand_a_ex[14]
ibex_top        net     u_ibex_core/alu_operand_a_ex[13] u_ibex_core_alu_operand_a_ex[13]
ibex_top        net     u_ibex_core/alu_operand_a_ex[12] u_ibex_core_alu_operand_a_ex[12]
ibex_top        net     u_ibex_core/alu_operand_a_ex[11] u_ibex_core_alu_operand_a_ex[11]
ibex_top        net     u_ibex_core/alu_operand_a_ex[10] u_ibex_core_alu_operand_a_ex[10]
ibex_top        net     u_ibex_core/alu_operand_a_ex[9] u_ibex_core_alu_operand_a_ex[9]
ibex_top        net     u_ibex_core/alu_operand_a_ex[8] u_ibex_core_alu_operand_a_ex[8]
ibex_top        net     u_ibex_core/alu_operand_a_ex[7] u_ibex_core_alu_operand_a_ex[7]
ibex_top        net     u_ibex_core/alu_operand_a_ex[6] u_ibex_core_alu_operand_a_ex[6]
ibex_top        net     u_ibex_core/alu_operand_a_ex[5] u_ibex_core_alu_operand_a_ex[5]
ibex_top        net     u_ibex_core/alu_operand_a_ex[4] u_ibex_core_alu_operand_a_ex[4]
ibex_top        net     u_ibex_core/alu_operand_a_ex[3] u_ibex_core_alu_operand_a_ex[3]
ibex_top        net     u_ibex_core/alu_operand_a_ex[2] u_ibex_core_alu_operand_a_ex[2]
ibex_top        net     u_ibex_core/alu_operand_a_ex[1] u_ibex_core_alu_operand_a_ex[1]
ibex_top        net     u_ibex_core/alu_operand_a_ex[0] u_ibex_core_alu_operand_a_ex[0]
ibex_top        net     u_ibex_core/csr_mtvec   u_ibex_core_csr_mtvec
ibex_top        net     u_ibex_core/csr_mtvec[31] u_ibex_core_csr_mtvec[31]
ibex_top        net     u_ibex_core/csr_mtvec[30] u_ibex_core_csr_mtvec[30]
ibex_top        net     u_ibex_core/csr_mtvec[29] u_ibex_core_csr_mtvec[29]
ibex_top        net     u_ibex_core/csr_mtvec[28] u_ibex_core_csr_mtvec[28]
ibex_top        net     u_ibex_core/csr_mtvec[27] u_ibex_core_csr_mtvec[27]
ibex_top        net     u_ibex_core/csr_mtvec[26] u_ibex_core_csr_mtvec[26]
ibex_top        net     u_ibex_core/csr_mtvec[25] u_ibex_core_csr_mtvec[25]
ibex_top        net     u_ibex_core/csr_mtvec[24] u_ibex_core_csr_mtvec[24]
ibex_top        net     u_ibex_core/csr_mtvec[23] u_ibex_core_csr_mtvec[23]
ibex_top        net     u_ibex_core/csr_mtvec[22] u_ibex_core_csr_mtvec[22]
ibex_top        net     u_ibex_core/csr_mtvec[21] u_ibex_core_csr_mtvec[21]
ibex_top        net     u_ibex_core/csr_mtvec[20] u_ibex_core_csr_mtvec[20]
ibex_top        net     u_ibex_core/csr_mtvec[19] u_ibex_core_csr_mtvec[19]
ibex_top        net     u_ibex_core/csr_mtvec[18] u_ibex_core_csr_mtvec[18]
ibex_top        net     u_ibex_core/csr_mtvec[17] u_ibex_core_csr_mtvec[17]
ibex_top        net     u_ibex_core/csr_mtvec[16] u_ibex_core_csr_mtvec[16]
ibex_top        net     u_ibex_core/csr_mtvec[15] u_ibex_core_csr_mtvec[15]
ibex_top        net     u_ibex_core/csr_mtvec[14] u_ibex_core_csr_mtvec[14]
ibex_top        net     u_ibex_core/csr_mtvec[13] u_ibex_core_csr_mtvec[13]
ibex_top        net     u_ibex_core/csr_mtvec[12] u_ibex_core_csr_mtvec[12]
ibex_top        net     u_ibex_core/csr_mtvec[11] u_ibex_core_csr_mtvec[11]
ibex_top        net     u_ibex_core/csr_mtvec[10] u_ibex_core_csr_mtvec[10]
ibex_top        net     u_ibex_core/csr_mtvec[9] u_ibex_core_csr_mtvec[9]
ibex_top        net     u_ibex_core/csr_mtvec[8] u_ibex_core_csr_mtvec[8]
ibex_top        net     u_ibex_core/csr_depc    u_ibex_core_csr_depc
ibex_top        net     u_ibex_core/csr_depc[31] u_ibex_core_csr_depc[31]
ibex_top        net     u_ibex_core/csr_depc[30] u_ibex_core_csr_depc[30]
ibex_top        net     u_ibex_core/csr_depc[29] u_ibex_core_csr_depc[29]
ibex_top        net     u_ibex_core/csr_depc[28] u_ibex_core_csr_depc[28]
ibex_top        net     u_ibex_core/csr_depc[27] u_ibex_core_csr_depc[27]
ibex_top        net     u_ibex_core/csr_depc[26] u_ibex_core_csr_depc[26]
ibex_top        net     u_ibex_core/csr_depc[25] u_ibex_core_csr_depc[25]
ibex_top        net     u_ibex_core/csr_depc[24] u_ibex_core_csr_depc[24]
ibex_top        net     u_ibex_core/csr_depc[23] u_ibex_core_csr_depc[23]
ibex_top        net     u_ibex_core/csr_depc[22] u_ibex_core_csr_depc[22]
ibex_top        net     u_ibex_core/csr_depc[21] u_ibex_core_csr_depc[21]
ibex_top        net     u_ibex_core/csr_depc[20] u_ibex_core_csr_depc[20]
ibex_top        net     u_ibex_core/csr_depc[19] u_ibex_core_csr_depc[19]
ibex_top        net     u_ibex_core/csr_depc[18] u_ibex_core_csr_depc[18]
ibex_top        net     u_ibex_core/csr_depc[17] u_ibex_core_csr_depc[17]
ibex_top        net     u_ibex_core/csr_depc[16] u_ibex_core_csr_depc[16]
ibex_top        net     u_ibex_core/csr_depc[15] u_ibex_core_csr_depc[15]
ibex_top        net     u_ibex_core/csr_depc[14] u_ibex_core_csr_depc[14]
ibex_top        net     u_ibex_core/csr_depc[13] u_ibex_core_csr_depc[13]
ibex_top        net     u_ibex_core/csr_depc[12] u_ibex_core_csr_depc[12]
ibex_top        net     u_ibex_core/csr_depc[11] u_ibex_core_csr_depc[11]
ibex_top        net     u_ibex_core/csr_depc[10] u_ibex_core_csr_depc[10]
ibex_top        net     u_ibex_core/csr_depc[9] u_ibex_core_csr_depc[9]
ibex_top        net     u_ibex_core/csr_depc[8] u_ibex_core_csr_depc[8]
ibex_top        net     u_ibex_core/csr_depc[7] u_ibex_core_csr_depc[7]
ibex_top        net     u_ibex_core/csr_depc[6] u_ibex_core_csr_depc[6]
ibex_top        net     u_ibex_core/csr_depc[5] u_ibex_core_csr_depc[5]
ibex_top        net     u_ibex_core/csr_depc[4] u_ibex_core_csr_depc[4]
ibex_top        net     u_ibex_core/csr_depc[3] u_ibex_core_csr_depc[3]
ibex_top        net     u_ibex_core/csr_depc[2] u_ibex_core_csr_depc[2]
ibex_top        net     u_ibex_core/csr_depc[1] u_ibex_core_csr_depc[1]
ibex_top        net     u_ibex_core/exc_cause   u_ibex_core_exc_cause
ibex_top        net     u_ibex_core/exc_cause[4] u_ibex_core_exc_cause[4]
ibex_top        net     u_ibex_core/exc_cause[3] u_ibex_core_exc_cause[3]
ibex_top        net     u_ibex_core/exc_cause[2] u_ibex_core_exc_cause[2]
ibex_top        net     u_ibex_core/exc_cause[1] u_ibex_core_exc_cause[1]
ibex_top        net     u_ibex_core/exc_cause[0] u_ibex_core_exc_cause[0]
ibex_top        net     u_ibex_core/instr_rdata_c_id u_ibex_core_instr_rdata_c_id
ibex_top        net     u_ibex_core/instr_rdata_c_id[15] u_ibex_core_instr_rdata_c_id[15]
ibex_top        net     u_ibex_core/instr_rdata_c_id[14] u_ibex_core_instr_rdata_c_id[14]
ibex_top        net     u_ibex_core/instr_rdata_c_id[13] u_ibex_core_instr_rdata_c_id[13]
ibex_top        net     u_ibex_core/instr_rdata_c_id[12] u_ibex_core_instr_rdata_c_id[12]
ibex_top        net     u_ibex_core/instr_rdata_c_id[11] u_ibex_core_instr_rdata_c_id[11]
ibex_top        net     u_ibex_core/instr_rdata_c_id[10] u_ibex_core_instr_rdata_c_id[10]
ibex_top        net     u_ibex_core/instr_rdata_c_id[9] u_ibex_core_instr_rdata_c_id[9]
ibex_top        net     u_ibex_core/instr_rdata_c_id[8] u_ibex_core_instr_rdata_c_id[8]
ibex_top        net     u_ibex_core/instr_rdata_c_id[7] u_ibex_core_instr_rdata_c_id[7]
ibex_top        net     u_ibex_core/instr_rdata_c_id[6] u_ibex_core_instr_rdata_c_id[6]
ibex_top        net     u_ibex_core/instr_rdata_c_id[5] u_ibex_core_instr_rdata_c_id[5]
ibex_top        net     u_ibex_core/instr_rdata_c_id[4] u_ibex_core_instr_rdata_c_id[4]
ibex_top        net     u_ibex_core/instr_rdata_c_id[3] u_ibex_core_instr_rdata_c_id[3]
ibex_top        net     u_ibex_core/instr_rdata_c_id[2] u_ibex_core_instr_rdata_c_id[2]
ibex_top        net     u_ibex_core/instr_rdata_c_id[1] u_ibex_core_instr_rdata_c_id[1]
ibex_top        net     u_ibex_core/instr_rdata_c_id[0] u_ibex_core_instr_rdata_c_id[0]
ibex_top        net     u_ibex_core/instr_rdata_alu_id u_ibex_core_instr_rdata_alu_id
ibex_top        net     u_ibex_core/instr_rdata_alu_id[31] u_ibex_core_instr_rdata_alu_id[31]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[30] u_ibex_core_instr_rdata_alu_id[30]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[29] u_ibex_core_instr_rdata_alu_id[29]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[28] u_ibex_core_instr_rdata_alu_id[28]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[27] u_ibex_core_instr_rdata_alu_id[27]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[26] u_ibex_core_instr_rdata_alu_id[26]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[25] u_ibex_core_instr_rdata_alu_id[25]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[14] u_ibex_core_instr_rdata_alu_id[14]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[13] u_ibex_core_instr_rdata_alu_id[13]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[12] u_ibex_core_instr_rdata_alu_id[12]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[6] u_ibex_core_instr_rdata_alu_id[6]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[5] u_ibex_core_instr_rdata_alu_id[5]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[4] u_ibex_core_instr_rdata_alu_id[4]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[3] u_ibex_core_instr_rdata_alu_id[3]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[2] u_ibex_core_instr_rdata_alu_id[2]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[1] u_ibex_core_instr_rdata_alu_id[1]
ibex_top        net     u_ibex_core/instr_rdata_alu_id[0] u_ibex_core_instr_rdata_alu_id[0]
ibex_top        net     u_ibex_core/instr_rdata_id u_ibex_core_instr_rdata_id
ibex_top        net     u_ibex_core/instr_rdata_id[25] u_ibex_core_instr_rdata_id[25]
ibex_top        net     u_ibex_core/instr_rdata_id[24] u_ibex_core_instr_rdata_id[24]
ibex_top        net     u_ibex_core/instr_rdata_id[23] u_ibex_core_instr_rdata_id[23]
ibex_top        net     u_ibex_core/instr_rdata_id[22] u_ibex_core_instr_rdata_id[22]
ibex_top        net     u_ibex_core/instr_rdata_id[21] u_ibex_core_instr_rdata_id[21]
ibex_top        net     u_ibex_core/instr_rdata_id[20] u_ibex_core_instr_rdata_id[20]
ibex_top        net     u_ibex_core/instr_rdata_id[19] u_ibex_core_instr_rdata_id[19]
ibex_top        net     u_ibex_core/instr_rdata_id[18] u_ibex_core_instr_rdata_id[18]
ibex_top        net     u_ibex_core/instr_rdata_id[17] u_ibex_core_instr_rdata_id[17]
ibex_top        net     u_ibex_core/instr_rdata_id[16] u_ibex_core_instr_rdata_id[16]
ibex_top        net     u_ibex_core/instr_rdata_id[15] u_ibex_core_instr_rdata_id[15]
ibex_top        net     u_ibex_core/instr_rdata_id[11] u_ibex_core_instr_rdata_id[11]
ibex_top        net     u_ibex_core/instr_rdata_id[10] u_ibex_core_instr_rdata_id[10]
ibex_top        net     u_ibex_core/instr_rdata_id[9] u_ibex_core_instr_rdata_id[9]
ibex_top        net     u_ibex_core/instr_rdata_id[8] u_ibex_core_instr_rdata_id[8]
ibex_top        net     u_ibex_core/instr_rdata_id[7] u_ibex_core_instr_rdata_id[7]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b u_ibex_core_ex_block_i_multdiv_alu_operand_b
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[32] u_ibex_core_ex_block_i_multdiv_alu_operand_b[32]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[31] u_ibex_core_ex_block_i_multdiv_alu_operand_b[31]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[30] u_ibex_core_ex_block_i_multdiv_alu_operand_b[30]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[29] u_ibex_core_ex_block_i_multdiv_alu_operand_b[29]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[28] u_ibex_core_ex_block_i_multdiv_alu_operand_b[28]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[27] u_ibex_core_ex_block_i_multdiv_alu_operand_b[27]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[26] u_ibex_core_ex_block_i_multdiv_alu_operand_b[26]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[25] u_ibex_core_ex_block_i_multdiv_alu_operand_b[25]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[24] u_ibex_core_ex_block_i_multdiv_alu_operand_b[24]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[23] u_ibex_core_ex_block_i_multdiv_alu_operand_b[23]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[22] u_ibex_core_ex_block_i_multdiv_alu_operand_b[22]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[21] u_ibex_core_ex_block_i_multdiv_alu_operand_b[21]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[20] u_ibex_core_ex_block_i_multdiv_alu_operand_b[20]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[19] u_ibex_core_ex_block_i_multdiv_alu_operand_b[19]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[18] u_ibex_core_ex_block_i_multdiv_alu_operand_b[18]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[17] u_ibex_core_ex_block_i_multdiv_alu_operand_b[17]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[16] u_ibex_core_ex_block_i_multdiv_alu_operand_b[16]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[15] u_ibex_core_ex_block_i_multdiv_alu_operand_b[15]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[14] u_ibex_core_ex_block_i_multdiv_alu_operand_b[14]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[13] u_ibex_core_ex_block_i_multdiv_alu_operand_b[13]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[12] u_ibex_core_ex_block_i_multdiv_alu_operand_b[12]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[11] u_ibex_core_ex_block_i_multdiv_alu_operand_b[11]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[10] u_ibex_core_ex_block_i_multdiv_alu_operand_b[10]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[9] u_ibex_core_ex_block_i_multdiv_alu_operand_b[9]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[8] u_ibex_core_ex_block_i_multdiv_alu_operand_b[8]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[7] u_ibex_core_ex_block_i_multdiv_alu_operand_b[7]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[6] u_ibex_core_ex_block_i_multdiv_alu_operand_b[6]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[5] u_ibex_core_ex_block_i_multdiv_alu_operand_b[5]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[4] u_ibex_core_ex_block_i_multdiv_alu_operand_b[4]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[3] u_ibex_core_ex_block_i_multdiv_alu_operand_b[3]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[2] u_ibex_core_ex_block_i_multdiv_alu_operand_b[2]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_b[1] u_ibex_core_ex_block_i_multdiv_alu_operand_b[1]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a u_ibex_core_ex_block_i_multdiv_alu_operand_a
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[32] u_ibex_core_ex_block_i_multdiv_alu_operand_a[32]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[31] u_ibex_core_ex_block_i_multdiv_alu_operand_a[31]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[30] u_ibex_core_ex_block_i_multdiv_alu_operand_a[30]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[29] u_ibex_core_ex_block_i_multdiv_alu_operand_a[29]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[28] u_ibex_core_ex_block_i_multdiv_alu_operand_a[28]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[27] u_ibex_core_ex_block_i_multdiv_alu_operand_a[27]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[26] u_ibex_core_ex_block_i_multdiv_alu_operand_a[26]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[25] u_ibex_core_ex_block_i_multdiv_alu_operand_a[25]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[24] u_ibex_core_ex_block_i_multdiv_alu_operand_a[24]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[23] u_ibex_core_ex_block_i_multdiv_alu_operand_a[23]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[22] u_ibex_core_ex_block_i_multdiv_alu_operand_a[22]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[21] u_ibex_core_ex_block_i_multdiv_alu_operand_a[21]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[20] u_ibex_core_ex_block_i_multdiv_alu_operand_a[20]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[19] u_ibex_core_ex_block_i_multdiv_alu_operand_a[19]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[18] u_ibex_core_ex_block_i_multdiv_alu_operand_a[18]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[17] u_ibex_core_ex_block_i_multdiv_alu_operand_a[17]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[16] u_ibex_core_ex_block_i_multdiv_alu_operand_a[16]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[15] u_ibex_core_ex_block_i_multdiv_alu_operand_a[15]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[14] u_ibex_core_ex_block_i_multdiv_alu_operand_a[14]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[13] u_ibex_core_ex_block_i_multdiv_alu_operand_a[13]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[12] u_ibex_core_ex_block_i_multdiv_alu_operand_a[12]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[11] u_ibex_core_ex_block_i_multdiv_alu_operand_a[11]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[10] u_ibex_core_ex_block_i_multdiv_alu_operand_a[10]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[9] u_ibex_core_ex_block_i_multdiv_alu_operand_a[9]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[8] u_ibex_core_ex_block_i_multdiv_alu_operand_a[8]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[7] u_ibex_core_ex_block_i_multdiv_alu_operand_a[7]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[6] u_ibex_core_ex_block_i_multdiv_alu_operand_a[6]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[5] u_ibex_core_ex_block_i_multdiv_alu_operand_a[5]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[4] u_ibex_core_ex_block_i_multdiv_alu_operand_a[4]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[3] u_ibex_core_ex_block_i_multdiv_alu_operand_a[3]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[2] u_ibex_core_ex_block_i_multdiv_alu_operand_a[2]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_alu_operand_a[1] u_ibex_core_ex_block_i_multdiv_alu_operand_a[1]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result u_ibex_core_ex_block_i_multdiv_result
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[31] u_ibex_core_ex_block_i_multdiv_result[31]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[30] u_ibex_core_ex_block_i_multdiv_result[30]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[29] u_ibex_core_ex_block_i_multdiv_result[29]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[28] u_ibex_core_ex_block_i_multdiv_result[28]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[27] u_ibex_core_ex_block_i_multdiv_result[27]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[26] u_ibex_core_ex_block_i_multdiv_result[26]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[25] u_ibex_core_ex_block_i_multdiv_result[25]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[24] u_ibex_core_ex_block_i_multdiv_result[24]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[23] u_ibex_core_ex_block_i_multdiv_result[23]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[22] u_ibex_core_ex_block_i_multdiv_result[22]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[21] u_ibex_core_ex_block_i_multdiv_result[21]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[20] u_ibex_core_ex_block_i_multdiv_result[20]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[19] u_ibex_core_ex_block_i_multdiv_result[19]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[18] u_ibex_core_ex_block_i_multdiv_result[18]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[17] u_ibex_core_ex_block_i_multdiv_result[17]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[16] u_ibex_core_ex_block_i_multdiv_result[16]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[15] u_ibex_core_ex_block_i_multdiv_result[15]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[14] u_ibex_core_ex_block_i_multdiv_result[14]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[13] u_ibex_core_ex_block_i_multdiv_result[13]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[12] u_ibex_core_ex_block_i_multdiv_result[12]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[11] u_ibex_core_ex_block_i_multdiv_result[11]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[10] u_ibex_core_ex_block_i_multdiv_result[10]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[9] u_ibex_core_ex_block_i_multdiv_result[9]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[8] u_ibex_core_ex_block_i_multdiv_result[8]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[7] u_ibex_core_ex_block_i_multdiv_result[7]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[6] u_ibex_core_ex_block_i_multdiv_result[6]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[5] u_ibex_core_ex_block_i_multdiv_result[5]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[4] u_ibex_core_ex_block_i_multdiv_result[4]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[3] u_ibex_core_ex_block_i_multdiv_result[3]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[2] u_ibex_core_ex_block_i_multdiv_result[2]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[1] u_ibex_core_ex_block_i_multdiv_result[1]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_result[0] u_ibex_core_ex_block_i_multdiv_result[0]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d u_ibex_core_ex_block_i_multdiv_imd_val_d
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[67] u_ibex_core_ex_block_i_multdiv_imd_val_d[67]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[66] u_ibex_core_ex_block_i_multdiv_imd_val_d[66]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[65] u_ibex_core_ex_block_i_multdiv_imd_val_d[65]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[64] u_ibex_core_ex_block_i_multdiv_imd_val_d[64]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[63] u_ibex_core_ex_block_i_multdiv_imd_val_d[63]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[62] u_ibex_core_ex_block_i_multdiv_imd_val_d[62]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[61] u_ibex_core_ex_block_i_multdiv_imd_val_d[61]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[60] u_ibex_core_ex_block_i_multdiv_imd_val_d[60]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[59] u_ibex_core_ex_block_i_multdiv_imd_val_d[59]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[58] u_ibex_core_ex_block_i_multdiv_imd_val_d[58]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[57] u_ibex_core_ex_block_i_multdiv_imd_val_d[57]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[56] u_ibex_core_ex_block_i_multdiv_imd_val_d[56]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[55] u_ibex_core_ex_block_i_multdiv_imd_val_d[55]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[54] u_ibex_core_ex_block_i_multdiv_imd_val_d[54]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[53] u_ibex_core_ex_block_i_multdiv_imd_val_d[53]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[52] u_ibex_core_ex_block_i_multdiv_imd_val_d[52]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[51] u_ibex_core_ex_block_i_multdiv_imd_val_d[51]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[50] u_ibex_core_ex_block_i_multdiv_imd_val_d[50]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[49] u_ibex_core_ex_block_i_multdiv_imd_val_d[49]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[48] u_ibex_core_ex_block_i_multdiv_imd_val_d[48]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[47] u_ibex_core_ex_block_i_multdiv_imd_val_d[47]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[46] u_ibex_core_ex_block_i_multdiv_imd_val_d[46]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[45] u_ibex_core_ex_block_i_multdiv_imd_val_d[45]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[44] u_ibex_core_ex_block_i_multdiv_imd_val_d[44]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[43] u_ibex_core_ex_block_i_multdiv_imd_val_d[43]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[42] u_ibex_core_ex_block_i_multdiv_imd_val_d[42]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[41] u_ibex_core_ex_block_i_multdiv_imd_val_d[41]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[40] u_ibex_core_ex_block_i_multdiv_imd_val_d[40]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[39] u_ibex_core_ex_block_i_multdiv_imd_val_d[39]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[38] u_ibex_core_ex_block_i_multdiv_imd_val_d[38]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[37] u_ibex_core_ex_block_i_multdiv_imd_val_d[37]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[36] u_ibex_core_ex_block_i_multdiv_imd_val_d[36]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[35] u_ibex_core_ex_block_i_multdiv_imd_val_d[35]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[34] u_ibex_core_ex_block_i_multdiv_imd_val_d[34]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[31] u_ibex_core_ex_block_i_multdiv_imd_val_d[31]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[30] u_ibex_core_ex_block_i_multdiv_imd_val_d[30]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[29] u_ibex_core_ex_block_i_multdiv_imd_val_d[29]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[28] u_ibex_core_ex_block_i_multdiv_imd_val_d[28]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[27] u_ibex_core_ex_block_i_multdiv_imd_val_d[27]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[26] u_ibex_core_ex_block_i_multdiv_imd_val_d[26]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[25] u_ibex_core_ex_block_i_multdiv_imd_val_d[25]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[24] u_ibex_core_ex_block_i_multdiv_imd_val_d[24]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[23] u_ibex_core_ex_block_i_multdiv_imd_val_d[23]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[22] u_ibex_core_ex_block_i_multdiv_imd_val_d[22]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[21] u_ibex_core_ex_block_i_multdiv_imd_val_d[21]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[20] u_ibex_core_ex_block_i_multdiv_imd_val_d[20]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[19] u_ibex_core_ex_block_i_multdiv_imd_val_d[19]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[18] u_ibex_core_ex_block_i_multdiv_imd_val_d[18]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[17] u_ibex_core_ex_block_i_multdiv_imd_val_d[17]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[16] u_ibex_core_ex_block_i_multdiv_imd_val_d[16]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[15] u_ibex_core_ex_block_i_multdiv_imd_val_d[15]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[14] u_ibex_core_ex_block_i_multdiv_imd_val_d[14]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[13] u_ibex_core_ex_block_i_multdiv_imd_val_d[13]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[12] u_ibex_core_ex_block_i_multdiv_imd_val_d[12]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[11] u_ibex_core_ex_block_i_multdiv_imd_val_d[11]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[10] u_ibex_core_ex_block_i_multdiv_imd_val_d[10]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[9] u_ibex_core_ex_block_i_multdiv_imd_val_d[9]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[8] u_ibex_core_ex_block_i_multdiv_imd_val_d[8]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[7] u_ibex_core_ex_block_i_multdiv_imd_val_d[7]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[6] u_ibex_core_ex_block_i_multdiv_imd_val_d[6]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[5] u_ibex_core_ex_block_i_multdiv_imd_val_d[5]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[4] u_ibex_core_ex_block_i_multdiv_imd_val_d[4]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[3] u_ibex_core_ex_block_i_multdiv_imd_val_d[3]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[2] u_ibex_core_ex_block_i_multdiv_imd_val_d[2]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[1] u_ibex_core_ex_block_i_multdiv_imd_val_d[1]
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_d[0] u_ibex_core_ex_block_i_multdiv_imd_val_d[0]
ibex_top        net     u_ibex_core/load_store_unit_i/ls_fsm_ns u_ibex_core_load_store_unit_i_ls_fsm_ns
ibex_top        net     u_ibex_core/load_store_unit_i/ls_fsm_ns[2] u_ibex_core_load_store_unit_i_ls_fsm_ns[2]
ibex_top        net     u_ibex_core/load_store_unit_i/ls_fsm_ns[1] u_ibex_core_load_store_unit_i_ls_fsm_ns[1]
ibex_top        net     u_ibex_core/load_store_unit_i/ls_fsm_ns[0] u_ibex_core_load_store_unit_i_ls_fsm_ns[0]
ibex_top        net     u_ibex_core/load_store_unit_i/ls_fsm_cs u_ibex_core_load_store_unit_i_ls_fsm_cs
ibex_top        net     u_ibex_core/load_store_unit_i/ls_fsm_cs[1] u_ibex_core_load_store_unit_i_ls_fsm_cs[1]
ibex_top        net     u_ibex_core/load_store_unit_i/ls_fsm_cs[0] u_ibex_core_load_store_unit_i_ls_fsm_cs[0]
ibex_top        net     u_ibex_core/load_store_unit_i/data_type_q u_ibex_core_load_store_unit_i_data_type_q
ibex_top        net     u_ibex_core/load_store_unit_i/data_type_q[1] u_ibex_core_load_store_unit_i_data_type_q[1]
ibex_top        net     u_ibex_core/load_store_unit_i/data_type_q[0] u_ibex_core_load_store_unit_i_data_type_q[0]
ibex_top        net     u_ibex_core/load_store_unit_i/rdata_q u_ibex_core_load_store_unit_i_rdata_q
ibex_top        net     u_ibex_core/load_store_unit_i/rdata_q[21] u_ibex_core_load_store_unit_i_rdata_q[21]
ibex_top        net     u_ibex_core/load_store_unit_i/rdata_q[20] u_ibex_core_load_store_unit_i_rdata_q[20]
ibex_top        net     u_ibex_core/load_store_unit_i/rdata_q[19] u_ibex_core_load_store_unit_i_rdata_q[19]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_s u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_s
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_s[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_s[1]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_s[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_s[0]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_outstanding_s u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_s
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_outstanding_s[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_s[1]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_outstanding_s[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_s[0]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_q u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_q[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q[1]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_q[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q[0]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[31] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[31]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[30] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[30]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[29] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[29]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[28] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[28]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[27] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[27]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[26] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[26]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[25] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[25]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[24] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[24]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[23] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[23]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[22] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[22]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[21] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[21]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[20] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[20]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[19] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[19]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[18] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[18]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[17] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[17]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[16] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[16]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[15] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[15]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[14] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[14]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[13] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[13]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[12] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[12]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[11] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[11]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[10] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[10]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[9] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[9]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[8] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[8]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[7] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[7]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[6] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[6]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[5] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[5]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[4] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[4]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[3] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[3]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_d[2] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[2]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_outstanding_rev u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_rev
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_outstanding_rev[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_rev[1]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_outstanding_rev[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_rev[0]
ibex_top        net     u_ibex_core/id_stage_i/controller_i/debug_cause_d u_ibex_core_id_stage_i_controller_i_debug_cause_d
ibex_top        net     u_ibex_core/id_stage_i/controller_i/debug_cause_d[2] u_ibex_core_id_stage_i_controller_i_debug_cause_d[2]
ibex_top        net     u_ibex_core/id_stage_i/controller_i/debug_cause_d[1] u_ibex_core_id_stage_i_controller_i_debug_cause_d[1]
ibex_top        net     u_ibex_core/id_stage_i/controller_i/debug_cause_d[0] u_ibex_core_id_stage_i_controller_i_debug_cause_d[0]
ibex_top        net     u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs
ibex_top        net     u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs[3] u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs[3]
ibex_top        net     u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs[1] u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs[1]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_d u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_d
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_d[2] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_d[2]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_d[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_d[1]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_d[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_d[0]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q[2] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q[2]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q[1]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q[0]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[95] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[95]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[94] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[94]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[93] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[93]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[92] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[92]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[91] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[91]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[90] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[90]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[89] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[89]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[88] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[88]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[87] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[87]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[86] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[86]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[85] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[85]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[84] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[84]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[83] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[83]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[82] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[82]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[81] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[81]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[80] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[80]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[79] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[79]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[78] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[78]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[77] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[77]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[76] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[76]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[75] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[75]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[74] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[74]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[73] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[73]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[72] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[72]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[71] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[71]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[70] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[70]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[69] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[69]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[68] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[68]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[67] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[67]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[66] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[66]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[65] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[65]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[64] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[64]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[47] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[47]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[46] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[46]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[45] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[45]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[44] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[44]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[43] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[43]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[42] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[42]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[41] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[41]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[40] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[40]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[39] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[39]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[38] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[38]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[37] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[37]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[36] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[36]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[35] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[35]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[34] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[34]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[31] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[31]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[30] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[30]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[29] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[29]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[28] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[28]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[27] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[27]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[26] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[26]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[25] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[25]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[24] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[24]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[23] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[23]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[22] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[22]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[21] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[21]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[20] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[20]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[19] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[19]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[18] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[18]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[17] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[17]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[16] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[16]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[1] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[1]
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q[0] u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q[0]
ibex_top        net     core_busy_q[0]          core_busy_q_0_
ibex_top        net     core_clock_gate_i/en_latch core_clock_gate_i_en_latch
ibex_top        net     core_clock_gate_i/N1    core_clock_gate_i_N1
ibex_top        net     u_ibex_core/alu_adder_result_ex[1] u_ibex_core_alu_adder_result_ex_1_
ibex_top        net     u_ibex_core/debug_ebreaku u_ibex_core_debug_ebreaku
ibex_top        net     u_ibex_core/debug_ebreakm u_ibex_core_debug_ebreakm
ibex_top        net     u_ibex_core/debug_single_step u_ibex_core_debug_single_step
ibex_top        net     u_ibex_core/debug_csr_save u_ibex_core_debug_csr_save
ibex_top        net     u_ibex_core/nmi_mode    u_ibex_core_nmi_mode
ibex_top        net     u_ibex_core/csr_mstatus_mie u_ibex_core_csr_mstatus_mie
ibex_top        net     u_ibex_core/lsu_store_err u_ibex_core_lsu_store_err
ibex_top        net     u_ibex_core/lsu_load_err u_ibex_core_lsu_load_err
ibex_top        net     u_ibex_core/illegal_csr_insn_id u_ibex_core_illegal_csr_insn_id
ibex_top        net     u_ibex_core/csr_mstatus_tw u_ibex_core_csr_mstatus_tw
ibex_top        net     u_ibex_core/csr_save_cause u_ibex_core_csr_save_cause
ibex_top        net     u_ibex_core/csr_save_if u_ibex_core_csr_save_if
ibex_top        net     u_ibex_core/csr_access  u_ibex_core_csr_access
ibex_top        net     u_ibex_core/multdiv_signed_mode_ex[0] u_ibex_core_multdiv_signed_mode_ex_0_
ibex_top        net     u_ibex_core/mult_en_ex  u_ibex_core_mult_en_ex
ibex_top        net     u_ibex_core/illegal_c_insn_id u_ibex_core_illegal_c_insn_id
ibex_top        net     u_ibex_core/instr_fetch_err_plus2 u_ibex_core_instr_fetch_err_plus2
ibex_top        net     u_ibex_core/instr_fetch_err u_ibex_core_instr_fetch_err
ibex_top        net     u_ibex_core/instr_valid_id u_ibex_core_instr_valid_id
ibex_top        net     u_ibex_core/if_stage_i/n474 u_ibex_core_if_stage_i_n474
ibex_top        net     u_ibex_core/if_stage_i/n275 u_ibex_core_if_stage_i_n275
ibex_top        net     u_ibex_core/if_stage_i/n225 u_ibex_core_if_stage_i_n225
ibex_top        net     u_ibex_core/if_stage_i/n223 u_ibex_core_if_stage_i_n223
ibex_top        net     u_ibex_core/if_stage_i/n221 u_ibex_core_if_stage_i_n221
ibex_top        net     u_ibex_core/if_stage_i/n217 u_ibex_core_if_stage_i_n217
ibex_top        net     u_ibex_core/if_stage_i/n215 u_ibex_core_if_stage_i_n215
ibex_top        net     u_ibex_core/if_stage_i/n213 u_ibex_core_if_stage_i_n213
ibex_top        net     u_ibex_core/if_stage_i/n207 u_ibex_core_if_stage_i_n207
ibex_top        net     u_ibex_core/if_stage_i/n195 u_ibex_core_if_stage_i_n195
ibex_top        net     u_ibex_core/if_stage_i/n163 u_ibex_core_if_stage_i_n163
ibex_top        net     u_ibex_core/if_stage_i/instr_valid_id_d u_ibex_core_if_stage_i_instr_valid_id_d
ibex_top        net     u_ibex_core/if_stage_i/n695 u_ibex_core_if_stage_i_n695
ibex_top        net     u_ibex_core/id_stage_i/n752 u_ibex_core_id_stage_i_n752
ibex_top        net     u_ibex_core/id_stage_i/n423 u_ibex_core_id_stage_i_n423
ibex_top        net     u_ibex_core/id_stage_i/n421 u_ibex_core_id_stage_i_n421
ibex_top        net     u_ibex_core/id_stage_i/n212 u_ibex_core_id_stage_i_n212
ibex_top        net     u_ibex_core/id_stage_i/branch_jump_set_done_d u_ibex_core_id_stage_i_branch_jump_set_done_d
ibex_top        net     u_ibex_core/ex_block_i/multdiv_valid u_ibex_core_ex_block_i_multdiv_valid
ibex_top        net     u_ibex_core/ex_block_i/alu_adder_result_ext[3] u_ibex_core_ex_block_i_alu_adder_result_ext_3_
ibex_top        net     u_ibex_core/ex_block_i/alu_adder_result_ext[5] u_ibex_core_ex_block_i_alu_adder_result_ext_5_
ibex_top        net     u_ibex_core/ex_block_i/alu_adder_result_ext[7] u_ibex_core_ex_block_i_alu_adder_result_ext_7_
ibex_top        net     u_ibex_core/ex_block_i/alu_adder_result_ext[8] u_ibex_core_ex_block_i_alu_adder_result_ext_8_
ibex_top        net     u_ibex_core/ex_block_i/alu_adder_result_ext[10] u_ibex_core_ex_block_i_alu_adder_result_ext_10_
ibex_top        net     u_ibex_core/ex_block_i/alu_adder_result_ext[14] u_ibex_core_ex_block_i_alu_adder_result_ext_14_
ibex_top        net     u_ibex_core/ex_block_i/alu_adder_result_ext[16] u_ibex_core_ex_block_i_alu_adder_result_ext_16_
ibex_top        net     u_ibex_core/ex_block_i/alu_adder_result_ext[18] u_ibex_core_ex_block_i_alu_adder_result_ext_18_
ibex_top        net     u_ibex_core/ex_block_i/alu_adder_result_ext[22] u_ibex_core_ex_block_i_alu_adder_result_ext_22_
ibex_top        net     u_ibex_core/ex_block_i/alu_adder_result_ext[29] u_ibex_core_ex_block_i_alu_adder_result_ext_29_
ibex_top        net     u_ibex_core/ex_block_i/alu_adder_result_ext[30] u_ibex_core_ex_block_i_alu_adder_result_ext_30_
ibex_top        net     u_ibex_core/ex_block_i/alu_adder_result_ext[32] u_ibex_core_ex_block_i_alu_adder_result_ext_32_
ibex_top        net     u_ibex_core/ex_block_i/multdiv_imd_val_we[0] u_ibex_core_ex_block_i_multdiv_imd_val_we_0_
ibex_top        net     u_ibex_core/load_store_unit_i/n569 u_ibex_core_load_store_unit_i_n569
ibex_top        net     u_ibex_core/load_store_unit_i/n430 u_ibex_core_load_store_unit_i_n430
ibex_top        net     u_ibex_core/load_store_unit_i/n369 u_ibex_core_load_store_unit_i_n369
ibex_top        net     u_ibex_core/load_store_unit_i/n117 u_ibex_core_load_store_unit_i_n117
ibex_top        net     u_ibex_core/load_store_unit_i/n101 u_ibex_core_load_store_unit_i_n101
ibex_top        net     u_ibex_core/load_store_unit_i/n100 u_ibex_core_load_store_unit_i_n100
ibex_top        net     u_ibex_core/load_store_unit_i/n92 u_ibex_core_load_store_unit_i_n92
ibex_top        net     u_ibex_core/load_store_unit_i/n91 u_ibex_core_load_store_unit_i_n91
ibex_top        net     u_ibex_core/load_store_unit_i/n90 u_ibex_core_load_store_unit_i_n90
ibex_top        net     u_ibex_core/load_store_unit_i/n89 u_ibex_core_load_store_unit_i_n89
ibex_top        net     u_ibex_core/load_store_unit_i/n88 u_ibex_core_load_store_unit_i_n88
ibex_top        net     u_ibex_core/load_store_unit_i/n87 u_ibex_core_load_store_unit_i_n87
ibex_top        net     u_ibex_core/load_store_unit_i/n86 u_ibex_core_load_store_unit_i_n86
ibex_top        net     u_ibex_core/load_store_unit_i/n85 u_ibex_core_load_store_unit_i_n85
ibex_top        net     u_ibex_core/load_store_unit_i/n84 u_ibex_core_load_store_unit_i_n84
ibex_top        net     u_ibex_core/load_store_unit_i/n83 u_ibex_core_load_store_unit_i_n83
ibex_top        net     u_ibex_core/load_store_unit_i/n82 u_ibex_core_load_store_unit_i_n82
ibex_top        net     u_ibex_core/load_store_unit_i/n78 u_ibex_core_load_store_unit_i_n78
ibex_top        net     u_ibex_core/load_store_unit_i/n77 u_ibex_core_load_store_unit_i_n77
ibex_top        net     u_ibex_core/load_store_unit_i/n76 u_ibex_core_load_store_unit_i_n76
ibex_top        net     u_ibex_core/load_store_unit_i/n75 u_ibex_core_load_store_unit_i_n75
ibex_top        net     u_ibex_core/load_store_unit_i/n74 u_ibex_core_load_store_unit_i_n74
ibex_top        net     u_ibex_core/load_store_unit_i/n73 u_ibex_core_load_store_unit_i_n73
ibex_top        net     u_ibex_core/load_store_unit_i/n72 u_ibex_core_load_store_unit_i_n72
ibex_top        net     u_ibex_core/load_store_unit_i/n71 u_ibex_core_load_store_unit_i_n71
ibex_top        net     u_ibex_core/load_store_unit_i/n70 u_ibex_core_load_store_unit_i_n70
ibex_top        net     u_ibex_core/load_store_unit_i/n69 u_ibex_core_load_store_unit_i_n69
ibex_top        net     u_ibex_core/load_store_unit_i/lsu_err_q u_ibex_core_load_store_unit_i_lsu_err_q
ibex_top        net     u_ibex_core/load_store_unit_i/data_we_q u_ibex_core_load_store_unit_i_data_we_q
ibex_top        net     u_ibex_core/load_store_unit_i/data_sign_ext_q u_ibex_core_load_store_unit_i_data_sign_ext_q
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n171 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n171
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n170 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n170
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n169 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n169
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n168 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n168
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n167 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n167
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n166 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n166
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n165 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n165
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n164 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n164
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n163 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n163
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n162 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n162
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n160 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n160
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n159 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n159
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n158 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n158
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n157 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n157
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n156 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n156
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n155 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n155
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n154 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n154
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n153 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n153
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n152 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n152
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n151 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n151
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n150 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n150
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n149 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n149
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n148 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n148
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n147 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n147
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n146 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n146
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n145 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n145
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n144 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n144
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n143 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n143
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n142 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n142
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n141 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n141
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n140 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n140
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n139 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n139
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n138 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n138
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n137 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n137
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n136 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n136
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n97 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n97
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n96 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n96
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n95 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n95
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n94 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n94
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n93 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n93
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n92 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n92
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n91 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n91
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n90 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n90
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n89 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n89
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n88 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n88
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n87 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n87
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n86 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n86
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n85 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n85
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n84 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n84
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n83 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n83
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n82 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n82
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n81 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n81
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n80 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n80
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n79 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n79
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n78 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n78
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n77 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n77
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n76 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n76
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n75 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n75
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n74 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n74
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/n73 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_n73
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/N35 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_N35
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/N34 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_N34
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/N32 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_N32
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/N27 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_N27
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/N23 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_N23
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/N18 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_N18
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/N14 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_N14
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/N13 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_N13
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/N12 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_N12
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/N11 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_N11
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/N10 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_N10
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/N9 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_N9
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/discard_req_q u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_discard_req_q
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/valid_req_d u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_d
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/valid_req_q u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n176 u_ibex_core_id_stage_i_controller_i_n176
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n143 u_ibex_core_id_stage_i_controller_i_n143
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n76 u_ibex_core_id_stage_i_controller_i_n76
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n75 u_ibex_core_id_stage_i_controller_i_n75
ibex_top        net     u_ibex_core/id_stage_i/controller_i/net117438 u_ibex_core_id_stage_i_controller_i_net117438
ibex_top        net     u_ibex_core/id_stage_i/controller_i/net90307 u_ibex_core_id_stage_i_controller_i_net90307
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n240 u_ibex_core_id_stage_i_controller_i_n240
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n239 u_ibex_core_id_stage_i_controller_i_n239
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n238 u_ibex_core_id_stage_i_controller_i_n238
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n237 u_ibex_core_id_stage_i_controller_i_n237
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n236 u_ibex_core_id_stage_i_controller_i_n236
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n235 u_ibex_core_id_stage_i_controller_i_n235
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n44 u_ibex_core_id_stage_i_controller_i_n44
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n38 u_ibex_core_id_stage_i_controller_i_n38
ibex_top        net     u_ibex_core/id_stage_i/controller_i/enter_debug_mode_prio_q u_ibex_core_id_stage_i_controller_i_enter_debug_mode_prio_q
ibex_top        net     u_ibex_core/id_stage_i/controller_i/do_single_step_q u_ibex_core_id_stage_i_controller_i_do_single_step_q
ibex_top        net     u_ibex_core/id_stage_i/controller_i/illegal_insn_q u_ibex_core_id_stage_i_controller_i_illegal_insn_q
ibex_top        net     u_ibex_core/id_stage_i/controller_i/n319 u_ibex_core_id_stage_i_controller_i_n319
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n1 u_ibex_core_ex_block_i_alu_i_n1
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n880 u_ibex_core_ex_block_i_alu_i_n880
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n879 u_ibex_core_ex_block_i_alu_i_n879
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n878 u_ibex_core_ex_block_i_alu_i_n878
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n877 u_ibex_core_ex_block_i_alu_i_n877
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n876 u_ibex_core_ex_block_i_alu_i_n876
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n875 u_ibex_core_ex_block_i_alu_i_n875
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n874 u_ibex_core_ex_block_i_alu_i_n874
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n873 u_ibex_core_ex_block_i_alu_i_n873
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n871 u_ibex_core_ex_block_i_alu_i_n871
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n870 u_ibex_core_ex_block_i_alu_i_n870
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n869 u_ibex_core_ex_block_i_alu_i_n869
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n868 u_ibex_core_ex_block_i_alu_i_n868
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n867 u_ibex_core_ex_block_i_alu_i_n867
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n866 u_ibex_core_ex_block_i_alu_i_n866
ibex_top        net     u_ibex_core/ex_block_i/alu_i/n865 u_ibex_core_ex_block_i_alu_i_n865
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n267 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n267
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n264 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n264
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n259 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n259
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n254 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n254
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n251 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n251
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n249 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n249
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n246 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n246
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n245 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n245
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n242 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n242
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n240 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n240
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n237 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n237
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n236 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n236
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n233 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n233
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n231 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n231
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n228 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n228
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n226 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n226
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n223 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n223
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n222 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n222
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n219 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n219
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n218 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n218
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n215 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n215
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n213 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n213
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n210 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n210
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n208 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n208
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n205 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n205
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n203 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n203
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n200 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n200
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n198 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n198
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n195 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n195
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n193 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n193
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n170 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n170
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n166 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n166
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/net147900 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_net147900
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n500 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n500
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n469 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n469
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n437 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n437
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n269 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n269
ibex_top        net     u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/n600 u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_n600
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[30] g_rf_flops_4__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[30] g_rf_flops_2__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[27] g_rf_flops_3__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[27] g_rf_flops_2__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[27] g_rf_flops_1__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[16] g_rf_flops_9__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[16] g_rf_flops_16__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[15] g_rf_flops_10__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[15] g_rf_flops_9__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[2] g_rf_flops_10__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[2] g_rf_flops_9__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[2] g_rf_flops_16__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[2] g_rf_flops_15__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[16] g_rf_flops_8__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[16] g_rf_flops_7__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[1] g_rf_flops_14__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[0] g_rf_flops_31__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[15] g_rf_flops_12__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[1] g_rf_flops_8__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[1] g_rf_flops_13__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[9] g_rf_flops_14__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[15] g_rf_flops_11__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[11] g_rf_flops_8__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[12] g_rf_flops_8__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[12] g_rf_flops_13__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[0] g_rf_flops_29__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[11] g_rf_flops_7__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[0] g_rf_flops_30__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[15] g_rf_flops_14__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[0] g_rf_flops_19__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[2] g_rf_flops_12__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[12] g_rf_flops_7__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[9] g_rf_flops_13__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[0] g_rf_flops_20__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[2] g_rf_flops_11__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[9] g_rf_flops_8__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[9] g_rf_flops_7__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[11] g_rf_flops_31__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[1] g_rf_flops_31__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[4] g_rf_flops_31__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[12] g_rf_flops_31__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[3] g_rf_flops_29__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[3] g_rf_flops_30__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[6] g_rf_flops_25__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[6] g_rf_flops_6__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[13] g_rf_flops_29__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[11] g_rf_flops_29__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[1] g_rf_flops_29__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[13] g_rf_flops_19__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[0] g_rf_flops_25__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[11] g_rf_flops_19__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[9] g_rf_flops_31__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[1] g_rf_flops_30__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[13] g_rf_flops_30__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[11] g_rf_flops_30__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[4] g_rf_flops_29__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[6] g_rf_flops_26__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[1] g_rf_flops_19__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[4] g_rf_flops_30__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[4] g_rf_flops_19__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[12] g_rf_flops_29__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[6] g_rf_flops_5__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[13] g_rf_flops_20__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[0] g_rf_flops_26__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[11] g_rf_flops_20__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[12] g_rf_flops_30__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[12] g_rf_flops_19__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[1] g_rf_flops_20__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[6] g_rf_flops_17__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[3] g_rf_flops_23__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[4] g_rf_flops_20__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[6] g_rf_flops_28__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[0] g_rf_flops_28__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[10] g_rf_flops_5__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[9] g_rf_flops_29__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[13] g_rf_flops_23__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[0] g_rf_flops_17__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[11] g_rf_flops_23__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[9] g_rf_flops_19__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[10] g_rf_flops_28__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[12] g_rf_flops_20__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[10] g_rf_flops_17__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[9] g_rf_flops_30__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[3] g_rf_flops_24__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[16] g_rf_flops_26__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[6] g_rf_flops_18__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[4] g_rf_flops_23__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[7] g_rf_flops_29__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[2] g_rf_flops_31__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[13] g_rf_flops_24__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[11] g_rf_flops_24__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[8] g_rf_flops_25__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[0] g_rf_flops_27__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[9] g_rf_flops_20__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[12] g_rf_flops_23__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[0] g_rf_flops_18__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[10] g_rf_flops_27__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[3] g_rf_flops_25__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[5] g_rf_flops_25__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[14] g_rf_flops_6__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[6] g_rf_flops_21__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[3] g_rf_flops_6__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[5] g_rf_flops_6__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[10] g_rf_flops_18__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[4] g_rf_flops_24__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[13] g_rf_flops_25__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[8] g_rf_flops_26__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[11] g_rf_flops_25__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[7] g_rf_flops_20__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[0] g_rf_flops_21__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[13] g_rf_flops_6__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[11] g_rf_flops_6__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[9] g_rf_flops_23__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[12] g_rf_flops_24__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[14] g_rf_flops_26__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[1] g_rf_flops_25__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[3] g_rf_flops_26__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[5] g_rf_flops_26__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[10] g_rf_flops_21__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[1] g_rf_flops_6__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[4] g_rf_flops_25__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[2] g_rf_flops_29__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[14] g_rf_flops_5__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[6] g_rf_flops_22__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[13] g_rf_flops_26__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[3] g_rf_flops_5__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[4] g_rf_flops_6__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[11] g_rf_flops_26__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[5] g_rf_flops_5__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[2] g_rf_flops_30__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[9] g_rf_flops_24__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[8] g_rf_flops_17__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[14] g_rf_flops_28__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[7] g_rf_flops_23__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[2] g_rf_flops_19__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[12] g_rf_flops_25__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[1] g_rf_flops_26__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[3] g_rf_flops_28__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[8] g_rf_flops_28__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[0] g_rf_flops_22__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[13] g_rf_flops_5__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[12] g_rf_flops_6__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[14] g_rf_flops_17__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[11] g_rf_flops_5__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[3] g_rf_flops_17__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[5] g_rf_flops_17__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[4] g_rf_flops_26__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[10] g_rf_flops_22__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[1] g_rf_flops_5__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[5] g_rf_flops_28__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[13] g_rf_flops_17__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[11] g_rf_flops_17__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[9] g_rf_flops_25__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[7] g_rf_flops_24__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[2] g_rf_flops_20__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[1] g_rf_flops_28__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[12] g_rf_flops_26__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[4] g_rf_flops_5__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[13] g_rf_flops_28__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[9] g_rf_flops_6__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[11] g_rf_flops_28__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[5] g_rf_flops_27__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[1] g_rf_flops_17__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[8] g_rf_flops_18__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[14] g_rf_flops_27__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[4] g_rf_flops_28__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[12] g_rf_flops_5__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[14] g_rf_flops_18__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[13] g_rf_flops_27__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[3] g_rf_flops_18__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[11] g_rf_flops_27__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[4] g_rf_flops_17__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[5] g_rf_flops_18__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[12] g_rf_flops_28__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[9] g_rf_flops_26__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[7] g_rf_flops_25__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[8] g_rf_flops_21__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[2] g_rf_flops_23__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[7] g_rf_flops_6__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[13] g_rf_flops_18__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[12] g_rf_flops_17__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[11] g_rf_flops_18__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[1] g_rf_flops_27__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[14] g_rf_flops_21__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[3] g_rf_flops_21__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[9] g_rf_flops_5__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[5] g_rf_flops_21__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[1] g_rf_flops_18__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[4] g_rf_flops_27__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[7] g_rf_flops_26__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[13] g_rf_flops_21__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[4] g_rf_flops_18__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[11] g_rf_flops_21__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[2] g_rf_flops_24__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[9] g_rf_flops_17__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[9] g_rf_flops_28__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[1] g_rf_flops_21__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[8] g_rf_flops_22__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[7] g_rf_flops_5__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[12] g_rf_flops_18__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[14] g_rf_flops_22__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[3] g_rf_flops_22__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[4] g_rf_flops_21__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[5] g_rf_flops_22__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[9] g_rf_flops_27__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[2] g_rf_flops_25__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[7] g_rf_flops_17__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[13] g_rf_flops_22__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[2] g_rf_flops_6__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[12] g_rf_flops_21__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[11] g_rf_flops_22__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[7] g_rf_flops_28__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[9] g_rf_flops_18__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[1] g_rf_flops_22__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[7] g_rf_flops_27__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[2] g_rf_flops_26__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[4] g_rf_flops_22__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[9] g_rf_flops_21__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[7] g_rf_flops_18__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[2] g_rf_flops_5__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[12] g_rf_flops_22__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[2] g_rf_flops_28__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[7] g_rf_flops_21__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[2] g_rf_flops_17__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[9] g_rf_flops_22__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[7] g_rf_flops_22__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[2] g_rf_flops_18__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[2] g_rf_flops_21__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[2] g_rf_flops_22__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[30] g_rf_flops_1__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[27] g_rf_flops_26__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[27] g_rf_flops_25__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[17] g_rf_flops_24__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[17] g_rf_flops_23__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[20] g_rf_flops_26__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[20] g_rf_flops_25__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[27] g_rf_flops_27__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[25] g_rf_flops_5__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[25] g_rf_flops_6__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[25] g_rf_flops_19__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[27] g_rf_flops_13__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[27] g_rf_flops_17__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[27] g_rf_flops_14__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[27] g_rf_flops_30__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[27] g_rf_flops_29__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[27] g_rf_flops_15__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[27] g_rf_flops_10__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[27] g_rf_flops_9__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[25] g_rf_flops_31__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[27] g_rf_flops_20__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[27] g_rf_flops_19__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[27] g_rf_flops_18__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[27] g_rf_flops_12__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[27] g_rf_flops_11__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[27] g_rf_flops_5__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[28] g_rf_flops_29__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[28] g_rf_flops_31__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[28] g_rf_flops_30__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[28] g_rf_flops_24__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[28] g_rf_flops_23__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[28] g_rf_flops_6__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[28] g_rf_flops_18__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[28] g_rf_flops_17__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[28] g_rf_flops_16__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[28] g_rf_flops_15__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[28] g_rf_flops_10__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[28] g_rf_flops_14__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[28] g_rf_flops_13__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[23] g_rf_flops_5__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[23] g_rf_flops_19__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[23] g_rf_flops_20__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[23] g_rf_flops_31__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[23] g_rf_flops_27__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[23] g_rf_flops_9__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[23] g_rf_flops_8__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[23] g_rf_flops_7__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[23] g_rf_flops_14__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[23] g_rf_flops_13__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[23] g_rf_flops_6__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[31] g_rf_flops_5__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[31] g_rf_flops_10__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[31] g_rf_flops_13__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[31] g_rf_flops_14__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[20] g_rf_flops_14__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[20] g_rf_flops_12__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[20] g_rf_flops_6__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[20] g_rf_flops_13__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[20] g_rf_flops_11__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[20] g_rf_flops_5__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[17] g_rf_flops_8__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[17] g_rf_flops_10__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[17] g_rf_flops_22__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[17] g_rf_flops_20__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[17] g_rf_flops_25__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[17] g_rf_flops_30__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[17] g_rf_flops_29__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[17] g_rf_flops_27__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[17] g_rf_flops_31__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[17] g_rf_flops_9__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[17] g_rf_flops_26__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[17] g_rf_flops_18__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[17] g_rf_flops_17__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[17] g_rf_flops_12__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[17] g_rf_flops_11__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[17] g_rf_flops_6__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[17] g_rf_flops_5__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[17] g_rf_flops_16__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[20] g_rf_flops_21__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[17] g_rf_flops_15__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[17] g_rf_flops_14__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[20] g_rf_flops_24__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[31] g_rf_flops_19__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[29] g_rf_flops_20__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[29] g_rf_flops_11__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[29] g_rf_flops_10__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[29] g_rf_flops_16__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[29] g_rf_flops_28__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[29] g_rf_flops_17__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[29] g_rf_flops_31__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[29] g_rf_flops_24__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[29] g_rf_flops_23__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[29] g_rf_flops_30__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[29] g_rf_flops_29__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[29] g_rf_flops_15__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[29] g_rf_flops_9__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[29] g_rf_flops_8__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[29] g_rf_flops_7__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[29] g_rf_flops_26__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[29] g_rf_flops_25__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[29] g_rf_flops_6__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[29] g_rf_flops_21__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[29] g_rf_flops_22__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[29] g_rf_flops_18__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[29] g_rf_flops_14__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[29] g_rf_flops_13__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[29] g_rf_flops_12__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[29] g_rf_flops_27__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[29] g_rf_flops_5__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[29] g_rf_flops_19__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[7] g_rf_flops_31__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[3] g_rf_flops_31__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[13] g_rf_flops_31__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[8] g_rf_flops_24__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[6] g_rf_flops_24__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[8] g_rf_flops_19__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[8] g_rf_flops_23__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[3] g_rf_flops_11__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[1] g_rf_flops_11__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[0] g_rf_flops_11__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[15] g_rf_flops_6__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[5] g_rf_flops_19__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[7] g_rf_flops_19__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[10] g_rf_flops_26__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[10] g_rf_flops_25__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[5] g_rf_flops_20__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[8] g_rf_flops_20__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[6] g_rf_flops_20__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[6] g_rf_flops_19__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[6] g_rf_flops_23__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[4] g_rf_flops_12__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[16] g_rf_flops_18__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[10] g_rf_flops_20__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[10] g_rf_flops_19__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[10] g_rf_flops_6__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[4] g_rf_flops_11__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[14] g_rf_flops_25__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[14] g_rf_flops_24__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[14] g_rf_flops_23__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[14] g_rf_flops_20__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[14] g_rf_flops_19__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[12] g_rf_flops_14__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[7] g_rf_flops_14__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[4] g_rf_flops_14__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[7] g_rf_flops_13__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[4] g_rf_flops_13__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[12] g_rf_flops_12__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[13] g_rf_flops_14__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[13] g_rf_flops_13__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[9] g_rf_flops_12__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[3] g_rf_flops_12__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[1] g_rf_flops_12__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[0] g_rf_flops_12__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[3] g_rf_flops_14__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[0] g_rf_flops_14__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[3] g_rf_flops_13__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[0] g_rf_flops_13__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[11] g_rf_flops_14__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[11] g_rf_flops_13__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[11] g_rf_flops_12__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[12] g_rf_flops_11__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[11] g_rf_flops_11__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[9] g_rf_flops_11__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[15] g_rf_flops_22__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[15] g_rf_flops_21__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[2] g_rf_flops_3__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[2] g_rf_flops_2__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[2] g_rf_flops_1__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[2] g_rf_flops_4__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[26] g_rf_flops_31__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[26] g_rf_flops_30__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[26] g_rf_flops_29__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[26] g_rf_flops_18__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[26] g_rf_flops_9__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[26] g_rf_flops_8__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[29] g_rf_flops_4__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[29] g_rf_flops_1__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[30] g_rf_flops_31__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[30] g_rf_flops_30__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[30] g_rf_flops_29__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[30] g_rf_flops_28__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[30] g_rf_flops_27__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[30] g_rf_flops_26__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[30] g_rf_flops_25__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[30] g_rf_flops_24__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[30] g_rf_flops_22__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[30] g_rf_flops_21__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[30] g_rf_flops_20__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[30] g_rf_flops_19__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[30] g_rf_flops_18__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[30] g_rf_flops_17__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[30] g_rf_flops_16__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[30] g_rf_flops_15__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[30] g_rf_flops_14__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[30] g_rf_flops_13__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[30] g_rf_flops_12__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[30] g_rf_flops_10__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[30] g_rf_flops_9__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[30] g_rf_flops_8__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[30] g_rf_flops_7__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[30] g_rf_flops_6__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[30] g_rf_flops_5__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[30] g_rf_flops_11__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[31] g_rf_flops_20__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[31] g_rf_flops_18__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[31] g_rf_flops_17__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[31] g_rf_flops_16__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[31] g_rf_flops_15__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[31] g_rf_flops_6__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[29] g_rf_flops_2__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[8] g_rf_flops_3__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[7] g_rf_flops_3__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[5] g_rf_flops_3__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[4] g_rf_flops_3__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[0] g_rf_flops_3__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[8] g_rf_flops_2__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[7] g_rf_flops_2__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[5] g_rf_flops_2__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[4] g_rf_flops_2__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[1] g_rf_flops_2__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[0] g_rf_flops_2__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[3] g_rf_flops_3__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[3] g_rf_flops_2__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[3] g_rf_flops_1__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[15] g_rf_flops_3__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[6] g_rf_flops_3__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[6] g_rf_flops_2__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[6] g_rf_flops_1__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[9] g_rf_flops_3__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[9] g_rf_flops_1__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[16] g_rf_flops_3__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[16] g_rf_flops_2__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[16] g_rf_flops_1__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[10] g_rf_flops_3__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[10] g_rf_flops_2__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[10] g_rf_flops_1__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[16] g_rf_flops_4__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[12] g_rf_flops_3__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[12] g_rf_flops_2__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[12] g_rf_flops_1__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[13] g_rf_flops_3__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[13] g_rf_flops_2__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[13] g_rf_flops_1__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[11] g_rf_flops_3__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[11] g_rf_flops_2__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[11] g_rf_flops_1__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[19] g_rf_flops_15__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[19] g_rf_flops_17__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[14] g_rf_flops_3__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[14] g_rf_flops_2__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[14] g_rf_flops_1__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[19] g_rf_flops_25__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[19] g_rf_flops_24__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[19] g_rf_flops_23__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[19] g_rf_flops_20__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[19] g_rf_flops_19__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[19] g_rf_flops_14__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[19] g_rf_flops_13__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[19] g_rf_flops_12__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[19] g_rf_flops_11__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[19] g_rf_flops_10__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[19] g_rf_flops_9__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[19] g_rf_flops_8__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[19] g_rf_flops_7__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[19] g_rf_flops_6__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[19] g_rf_flops_5__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[22] g_rf_flops_24__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[22] g_rf_flops_23__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[24] g_rf_flops_5__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[14] g_rf_flops_4__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[13] g_rf_flops_4__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[12] g_rf_flops_4__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[11] g_rf_flops_4__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[10] g_rf_flops_4__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[9] g_rf_flops_4__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[8] g_rf_flops_4__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[7] g_rf_flops_4__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[6] g_rf_flops_4__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[5] g_rf_flops_4__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[4] g_rf_flops_4__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[26] g_rf_flops_17__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[26] g_rf_flops_16__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[26] g_rf_flops_11__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[26] g_rf_flops_10__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[26] g_rf_flops_7__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[26] g_rf_flops_6__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[26] g_rf_flops_5__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[3] g_rf_flops_4__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[0] g_rf_flops_4__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[21] g_rf_flops_21__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[22] g_rf_flops_31__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[22] g_rf_flops_30__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[22] g_rf_flops_29__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[22] g_rf_flops_28__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[22] g_rf_flops_27__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[22] g_rf_flops_26__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[22] g_rf_flops_25__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[22] g_rf_flops_22__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[22] g_rf_flops_20__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[22] g_rf_flops_19__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[22] g_rf_flops_18__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[22] g_rf_flops_17__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[22] g_rf_flops_16__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[22] g_rf_flops_15__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[22] g_rf_flops_14__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[22] g_rf_flops_13__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[22] g_rf_flops_12__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[22] g_rf_flops_11__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[22] g_rf_flops_10__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[22] g_rf_flops_9__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[22] g_rf_flops_8__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[22] g_rf_flops_7__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[22] g_rf_flops_6__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[22] g_rf_flops_5__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[24] g_rf_flops_24__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[24] g_rf_flops_14__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[24] g_rf_flops_9__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[24] g_rf_flops_8__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[24] g_rf_flops_7__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[24] g_rf_flops_6__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[24] g_rf_flops_30__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[24] g_rf_flops_28__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[24] g_rf_flops_27__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[24] g_rf_flops_26__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[24] g_rf_flops_25__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[15] g_rf_flops_4__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[15] g_rf_flops_2__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[15] g_rf_flops_1__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[21] g_rf_flops_31__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[21] g_rf_flops_30__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[21] g_rf_flops_29__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[21] g_rf_flops_27__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[21] g_rf_flops_26__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[21] g_rf_flops_25__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[21] g_rf_flops_22__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[21] g_rf_flops_20__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[21] g_rf_flops_19__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[21] g_rf_flops_18__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[21] g_rf_flops_17__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[21] g_rf_flops_16__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[21] g_rf_flops_15__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[21] g_rf_flops_14__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[21] g_rf_flops_13__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[21] g_rf_flops_12__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[21] g_rf_flops_11__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[21] g_rf_flops_10__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[21] g_rf_flops_9__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[21] g_rf_flops_8__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[21] g_rf_flops_7__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[21] g_rf_flops_5__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[1] g_rf_flops_3__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[9] g_rf_flops_2__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[19] g_rf_flops_31__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[19] g_rf_flops_30__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[19] g_rf_flops_29__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[19] g_rf_flops_28__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[19] g_rf_flops_27__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[19] g_rf_flops_26__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[19] g_rf_flops_22__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[19] g_rf_flops_21__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[24] g_rf_flops_22__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[26] g_rf_flops_22__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[21] g_rf_flops_28__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[1] g_rf_flops_4__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[23] g_rf_flops_28__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[21] g_rf_flops_6__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[27] g_rf_flops_24__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[27] g_rf_flops_28__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[27] g_rf_flops_8__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[27] g_rf_flops_7__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[27] g_rf_flops_22__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[27] g_rf_flops_6__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[16] g_rf_flops_23__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[15] g_rf_flops_25__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[16] g_rf_flops_24__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[16] g_rf_flops_19__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[16] g_rf_flops_20__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[5] g_rf_flops_24__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[2] g_rf_flops_13__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[2] g_rf_flops_14__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[0] g_rf_flops_23__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[1] g_rf_flops_23__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[5] g_rf_flops_23__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[0] g_rf_flops_24__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[1] g_rf_flops_24__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[7] g_rf_flops_7__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[31] g_rf_flops_4__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[31] g_rf_flops_3__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[31] g_rf_flops_2__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[31] g_rf_flops_1__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[26] g_rf_flops_26__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[26] g_rf_flops_25__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[16] g_rf_flops_22__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[26] g_rf_flops_19__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[26] g_rf_flops_24__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[26] g_rf_flops_23__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[26] g_rf_flops_28__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[31] g_rf_flops_11__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[31] g_rf_flops_29__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[31] g_rf_flops_30__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[31] g_rf_flops_28__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[9].rf_reg_q_reg clk_gate_g_rf_flops_9__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[8].rf_reg_q_reg clk_gate_g_rf_flops_8__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[7].rf_reg_q_reg clk_gate_g_rf_flops_7__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[6].rf_reg_q_reg clk_gate_g_rf_flops_6__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[5].rf_reg_q_reg clk_gate_g_rf_flops_5__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[4].rf_reg_q_reg clk_gate_g_rf_flops_4__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[3].rf_reg_q_reg clk_gate_g_rf_flops_3__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[31].rf_reg_q_reg clk_gate_g_rf_flops_31__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[30].rf_reg_q_reg clk_gate_g_rf_flops_30__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[2].rf_reg_q_reg clk_gate_g_rf_flops_2__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[29].rf_reg_q_reg clk_gate_g_rf_flops_29__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[28].rf_reg_q_reg clk_gate_g_rf_flops_28__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[27].rf_reg_q_reg clk_gate_g_rf_flops_27__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[26].rf_reg_q_reg clk_gate_g_rf_flops_26__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[25].rf_reg_q_reg clk_gate_g_rf_flops_25__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[24].rf_reg_q_reg clk_gate_g_rf_flops_24__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[23].rf_reg_q_reg clk_gate_g_rf_flops_23__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[22].rf_reg_q_reg clk_gate_g_rf_flops_22__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[21].rf_reg_q_reg clk_gate_g_rf_flops_21__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[20].rf_reg_q_reg clk_gate_g_rf_flops_20__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[1].rf_reg_q_reg clk_gate_g_rf_flops_1__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[19].rf_reg_q_reg clk_gate_g_rf_flops_19__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[18].rf_reg_q_reg clk_gate_g_rf_flops_18__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[17].rf_reg_q_reg clk_gate_g_rf_flops_17__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[16].rf_reg_q_reg clk_gate_g_rf_flops_16__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[15].rf_reg_q_reg clk_gate_g_rf_flops_15__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[14].rf_reg_q_reg clk_gate_g_rf_flops_14__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[13].rf_reg_q_reg clk_gate_g_rf_flops_13__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[12].rf_reg_q_reg clk_gate_g_rf_flops_12__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[11].rf_reg_q_reg clk_gate_g_rf_flops_11__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell clk_gate_g_rf_flops[10].rf_reg_q_reg clk_gate_g_rf_flops_10__rf_reg_q_reg
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[8] g_rf_flops_11__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[15] g_rf_flops_5__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[15] g_rf_flops_26__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[17] g_rf_flops_13__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[29] g_rf_flops_3__rf_reg_q_reg_29_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[0] g_rf_flops_5__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[8] g_rf_flops_27__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[8] g_rf_flops_5__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[8] g_rf_flops_6__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[19] g_rf_flops_2__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[19] g_rf_flops_4__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[19] g_rf_flops_3__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[19] g_rf_flops_1__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[18] g_rf_flops_4__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[18] g_rf_flops_3__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[18] g_rf_flops_2__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[18] g_rf_flops_1__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[24] g_rf_flops_2__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[21] g_rf_flops_4__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[21] g_rf_flops_3__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[21] g_rf_flops_2__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[20] g_rf_flops_4__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[20] g_rf_flops_3__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[20] g_rf_flops_2__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[20] g_rf_flops_1__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[22] g_rf_flops_2__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[24] g_rf_flops_4__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[24] g_rf_flops_3__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[24] g_rf_flops_1__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[23] g_rf_flops_4__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[21] g_rf_flops_1__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[22] g_rf_flops_4__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[22] g_rf_flops_3__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[22] g_rf_flops_1__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[27] g_rf_flops_4__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[23] g_rf_flops_3__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[23] g_rf_flops_2__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[23] g_rf_flops_1__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[17] g_rf_flops_4__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[17] g_rf_flops_3__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[17] g_rf_flops_2__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[17] g_rf_flops_1__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[30] g_rf_flops_3__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[25] g_rf_flops_4__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[25] g_rf_flops_3__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[25] g_rf_flops_2__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[25] g_rf_flops_1__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[28] g_rf_flops_22__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[28] g_rf_flops_9__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[28] g_rf_flops_8__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[28] g_rf_flops_5__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[28] g_rf_flops_4__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[28] g_rf_flops_3__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[28] g_rf_flops_2__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[28] g_rf_flops_1__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[4].rf_reg_q_reg[26] g_rf_flops_4__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[3].rf_reg_q_reg[26] g_rf_flops_3__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[2].rf_reg_q_reg[26] g_rf_flops_2__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[26] g_rf_flops_1__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[31] g_rf_flops_31__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[31] g_rf_flops_27__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[31] g_rf_flops_26__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[31] g_rf_flops_25__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[31] g_rf_flops_24__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[31] g_rf_flops_23__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[31] g_rf_flops_22__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[31] g_rf_flops_21__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[31] g_rf_flops_12__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[31] g_rf_flops_9__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[31] g_rf_flops_8__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[31] g_rf_flops_7__rf_reg_q_reg_31_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[0] g_rf_flops_16__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[16] g_rf_flops_15__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[8] g_rf_flops_16__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[4] g_rf_flops_15__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[10] g_rf_flops_12__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[16] g_rf_flops_11__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[8] g_rf_flops_14__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[7] g_rf_flops_12__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[5] g_rf_flops_7__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[10] g_rf_flops_30__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[7] g_rf_flops_8__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[5] g_rf_flops_30__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[16] g_rf_flops_6__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[15] g_rf_flops_29__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[15] g_rf_flops_30__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[15] g_rf_flops_20__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[16] g_rf_flops_27__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[15] g_rf_flops_23__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[15] g_rf_flops_24__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[15] g_rf_flops_28__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[15] g_rf_flops_27__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[27] g_rf_flops_23__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[23] g_rf_flops_26__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[18] g_rf_flops_9__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[18] g_rf_flops_13__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[3] g_rf_flops_7__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[0] g_rf_flops_6__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[14] g_rf_flops_9__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[27] g_rf_flops_16__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[18] g_rf_flops_27__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[23] g_rf_flops_21__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[23] g_rf_flops_22__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[28] g_rf_flops_26__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[28] g_rf_flops_25__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[28] g_rf_flops_11__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[28] g_rf_flops_20__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[28] g_rf_flops_19__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[0] g_rf_flops_10__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[6] g_rf_flops_10__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[0] g_rf_flops_9__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[10] g_rf_flops_10__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[6] g_rf_flops_9__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[10] g_rf_flops_9__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[16] g_rf_flops_10__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[6] g_rf_flops_16__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[0] g_rf_flops_15__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[10] g_rf_flops_16__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[6] g_rf_flops_15__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[14] g_rf_flops_10__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[10] g_rf_flops_15__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[3] g_rf_flops_10__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[8] g_rf_flops_10__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[1] g_rf_flops_10__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[3] g_rf_flops_9__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[5] g_rf_flops_10__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[8] g_rf_flops_9__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[4] g_rf_flops_10__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[13] g_rf_flops_10__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[11] g_rf_flops_10__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[1] g_rf_flops_9__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[5] g_rf_flops_9__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[12] g_rf_flops_10__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[14] g_rf_flops_16__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[13] g_rf_flops_9__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[4] g_rf_flops_9__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[11] g_rf_flops_9__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[3] g_rf_flops_16__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[12] g_rf_flops_9__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[14] g_rf_flops_15__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[1] g_rf_flops_16__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[3] g_rf_flops_15__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[5] g_rf_flops_16__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[8] g_rf_flops_15__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[4] g_rf_flops_16__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[13] g_rf_flops_16__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[4] g_rf_flops_1__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[11] g_rf_flops_16__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[1] g_rf_flops_15__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[5] g_rf_flops_15__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[0] g_rf_flops_1__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[12] g_rf_flops_16__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[9] g_rf_flops_10__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[13] g_rf_flops_15__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[11] g_rf_flops_15__rf_reg_q_reg_11_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[9] g_rf_flops_9__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[12] g_rf_flops_15__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[7] g_rf_flops_10__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[7] g_rf_flops_9__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[9] g_rf_flops_16__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[6] g_rf_flops_12__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[9] g_rf_flops_15__rf_reg_q_reg_9_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[15] g_rf_flops_16__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[7] g_rf_flops_16__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[1] g_rf_flops_1__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[6] g_rf_flops_11__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[7] g_rf_flops_15__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[6] g_rf_flops_14__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[8] g_rf_flops_1__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[10] g_rf_flops_11__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[16] g_rf_flops_12__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[5] g_rf_flops_1__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[10] g_rf_flops_14__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[6] g_rf_flops_13__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[8] g_rf_flops_12__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[0] g_rf_flops_8__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[14] g_rf_flops_12__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[5] g_rf_flops_12__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[10] g_rf_flops_13__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[6] g_rf_flops_8__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[16] g_rf_flops_14__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[13] g_rf_flops_12__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[0] g_rf_flops_7__rf_reg_q_reg_0_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[10] g_rf_flops_8__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[6] g_rf_flops_7__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[14] g_rf_flops_11__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[10] g_rf_flops_7__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[5] g_rf_flops_11__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[16] g_rf_flops_13__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[13] g_rf_flops_11__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[14] g_rf_flops_14__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[5] g_rf_flops_14__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[1].rf_reg_q_reg[7] g_rf_flops_1__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[8] g_rf_flops_13__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[14] g_rf_flops_8__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[6] g_rf_flops_31__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[14] g_rf_flops_13__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[5] g_rf_flops_13__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[10] g_rf_flops_31__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[14] g_rf_flops_7__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[8] g_rf_flops_8__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[5] g_rf_flops_8__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[8] g_rf_flops_7__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[4] g_rf_flops_8__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[6] g_rf_flops_29__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[13] g_rf_flops_8__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[7] g_rf_flops_11__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[13] g_rf_flops_7__rf_reg_q_reg_13_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[4] g_rf_flops_7__rf_reg_q_reg_4_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[6] g_rf_flops_30__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[10] g_rf_flops_29__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[14] g_rf_flops_31__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[8] g_rf_flops_31__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[15] g_rf_flops_13__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[16] g_rf_flops_29__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[5] g_rf_flops_31__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[16] g_rf_flops_30__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[8] g_rf_flops_29__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[14] g_rf_flops_29__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[14] g_rf_flops_30__rf_reg_q_reg_14_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[5] g_rf_flops_29__rf_reg_q_reg_5_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[8] g_rf_flops_30__rf_reg_q_reg_8_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[15] g_rf_flops_19__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[16] g_rf_flops_17__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[20] g_rf_flops_19__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[15] g_rf_flops_17__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[15] g_rf_flops_18__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[30] g_rf_flops_23__rf_reg_q_reg_30_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[25] g_rf_flops_15__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[25] g_rf_flops_22__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[25] g_rf_flops_21__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[25] g_rf_flops_16__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[25] g_rf_flops_23__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[25] g_rf_flops_7__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[25] g_rf_flops_24__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[25] g_rf_flops_20__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[25] g_rf_flops_18__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[25] g_rf_flops_17__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[25] g_rf_flops_14__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[25] g_rf_flops_13__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[25] g_rf_flops_11__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[25] g_rf_flops_10__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[25] g_rf_flops_30__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[25] g_rf_flops_29__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[25] g_rf_flops_28__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[25] g_rf_flops_9__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[25] g_rf_flops_26__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[25] g_rf_flops_25__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[25] g_rf_flops_12__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[28] g_rf_flops_27__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[28] g_rf_flops_21__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[28] g_rf_flops_28__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[21] g_rf_flops_24__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[21] g_rf_flops_23__rf_reg_q_reg_21_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[23] g_rf_flops_10__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[23] g_rf_flops_15__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[23] g_rf_flops_29__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[23] g_rf_flops_18__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[23] g_rf_flops_17__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[23] g_rf_flops_12__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[23] g_rf_flops_11__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[23] g_rf_flops_16__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[17] g_rf_flops_21__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[20] g_rf_flops_18__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[20] g_rf_flops_27__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[20] g_rf_flops_28__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[20] g_rf_flops_30__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[20] g_rf_flops_29__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[20] g_rf_flops_31__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[20] g_rf_flops_10__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[9].rf_reg_q_reg[20] g_rf_flops_9__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[20] g_rf_flops_7__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[20] g_rf_flops_17__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[17] g_rf_flops_28__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[17] g_rf_flops_7__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[20] g_rf_flops_23__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[20] g_rf_flops_22__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[20] g_rf_flops_15__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[20] g_rf_flops_16__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[18] g_rf_flops_28__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[18] g_rf_flops_21__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[18] g_rf_flops_18__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[18] g_rf_flops_10__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[18] g_rf_flops_12__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[6].rf_reg_q_reg[18] g_rf_flops_6__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[18] g_rf_flops_8__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[18] g_rf_flops_30__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[18] g_rf_flops_29__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[18] g_rf_flops_31__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[18] g_rf_flops_7__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[18] g_rf_flops_25__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[18] g_rf_flops_20__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[18] g_rf_flops_24__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[18] g_rf_flops_23__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[26].rf_reg_q_reg[18] g_rf_flops_26__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[18] g_rf_flops_19__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[18] g_rf_flops_17__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[18] g_rf_flops_11__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[18] g_rf_flops_16__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[18] g_rf_flops_14__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[18] g_rf_flops_15__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[1] g_rf_flops_7__rf_reg_q_reg_1_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[12] g_rf_flops_27__rf_reg_q_reg_12_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[7] g_rf_flops_30__rf_reg_q_reg_7_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[6] g_rf_flops_27__rf_reg_q_reg_6_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[2] g_rf_flops_27__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[3] g_rf_flops_27__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[2] g_rf_flops_7__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[2] g_rf_flops_8__rf_reg_q_reg_2_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[3] g_rf_flops_8__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[16] g_rf_flops_21__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[26] g_rf_flops_20__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[10] g_rf_flops_24__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[10] g_rf_flops_23__rf_reg_q_reg_10_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[26] g_rf_flops_27__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[3] g_rf_flops_20__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[3] g_rf_flops_19__rf_reg_q_reg_3_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[24] g_rf_flops_31__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[29].rf_reg_q_reg[24] g_rf_flops_29__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[19] g_rf_flops_18__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[19] g_rf_flops_16__rf_reg_q_reg_19_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[24] g_rf_flops_12__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[24] g_rf_flops_23__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[24] g_rf_flops_20__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[24] g_rf_flops_19__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[18].rf_reg_q_reg[24] g_rf_flops_18__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[17].rf_reg_q_reg[24] g_rf_flops_17__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[16].rf_reg_q_reg[24] g_rf_flops_16__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[24] g_rf_flops_15__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[24] g_rf_flops_13__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[11].rf_reg_q_reg[24] g_rf_flops_11__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[10].rf_reg_q_reg[24] g_rf_flops_10__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[24] g_rf_flops_21__rf_reg_q_reg_24_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[13].rf_reg_q_reg[26] g_rf_flops_13__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[26] g_rf_flops_15__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[26] g_rf_flops_21__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[14].rf_reg_q_reg[26] g_rf_flops_14__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[26] g_rf_flops_12__rf_reg_q_reg_26_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[15].rf_reg_q_reg[15] g_rf_flops_15__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[16] g_rf_flops_31__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[15] g_rf_flops_8__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[15] g_rf_flops_31__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[16] g_rf_flops_25__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[16] g_rf_flops_5__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[28].rf_reg_q_reg[16] g_rf_flops_28__rf_reg_q_reg_16_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[20].rf_reg_q_reg[20] g_rf_flops_20__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[31].rf_reg_q_reg[27] g_rf_flops_31__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[28] g_rf_flops_7__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[30].rf_reg_q_reg[23] g_rf_flops_30__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[20] g_rf_flops_8__rf_reg_q_reg_20_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[19].rf_reg_q_reg[17] g_rf_flops_19__rf_reg_q_reg_17_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[5].rf_reg_q_reg[18] g_rf_flops_5__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[27] g_rf_flops_21__rf_reg_q_reg_27_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[21].rf_reg_q_reg[22] g_rf_flops_21__rf_reg_q_reg_22_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[23].rf_reg_q_reg[23] g_rf_flops_23__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[24].rf_reg_q_reg[23] g_rf_flops_24__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[12].rf_reg_q_reg[28] g_rf_flops_12__rf_reg_q_reg_28_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[8].rf_reg_q_reg[25] g_rf_flops_8__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[27].rf_reg_q_reg[25] g_rf_flops_27__rf_reg_q_reg_25_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[25].rf_reg_q_reg[23] g_rf_flops_25__rf_reg_q_reg_23_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[22].rf_reg_q_reg[18] g_rf_flops_22__rf_reg_q_reg_18_
ibex_register_file_ff_0_00000020_0_0_0_00000000 cell g_rf_flops[7].rf_reg_q_reg[15] g_rf_flops_7__rf_reg_q_reg_15_
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q g_rf_flops_1__rf_reg_q
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q[16] g_rf_flops_1__rf_reg_q[16]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q[15] g_rf_flops_1__rf_reg_q[15]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q[14] g_rf_flops_1__rf_reg_q[14]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q[13] g_rf_flops_1__rf_reg_q[13]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q[12] g_rf_flops_1__rf_reg_q[12]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q[11] g_rf_flops_1__rf_reg_q[11]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q[10] g_rf_flops_1__rf_reg_q[10]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q[9] g_rf_flops_1__rf_reg_q[9]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q[8] g_rf_flops_1__rf_reg_q[8]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q[7] g_rf_flops_1__rf_reg_q[7]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q[6] g_rf_flops_1__rf_reg_q[6]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q[5] g_rf_flops_1__rf_reg_q[5]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q[4] g_rf_flops_1__rf_reg_q[4]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q[3] g_rf_flops_1__rf_reg_q[3]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q[2] g_rf_flops_1__rf_reg_q[2]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q[1] g_rf_flops_1__rf_reg_q[1]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[1].rf_reg_q[0] g_rf_flops_1__rf_reg_q[0]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q g_rf_flops_2__rf_reg_q
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q[16] g_rf_flops_2__rf_reg_q[16]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q[15] g_rf_flops_2__rf_reg_q[15]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q[14] g_rf_flops_2__rf_reg_q[14]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q[13] g_rf_flops_2__rf_reg_q[13]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q[12] g_rf_flops_2__rf_reg_q[12]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q[11] g_rf_flops_2__rf_reg_q[11]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q[10] g_rf_flops_2__rf_reg_q[10]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q[9] g_rf_flops_2__rf_reg_q[9]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q[8] g_rf_flops_2__rf_reg_q[8]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q[7] g_rf_flops_2__rf_reg_q[7]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q[6] g_rf_flops_2__rf_reg_q[6]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q[5] g_rf_flops_2__rf_reg_q[5]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q[4] g_rf_flops_2__rf_reg_q[4]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q[3] g_rf_flops_2__rf_reg_q[3]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q[2] g_rf_flops_2__rf_reg_q[2]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q[1] g_rf_flops_2__rf_reg_q[1]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[2].rf_reg_q[0] g_rf_flops_2__rf_reg_q[0]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q g_rf_flops_3__rf_reg_q
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q[16] g_rf_flops_3__rf_reg_q[16]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q[15] g_rf_flops_3__rf_reg_q[15]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q[14] g_rf_flops_3__rf_reg_q[14]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q[13] g_rf_flops_3__rf_reg_q[13]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q[12] g_rf_flops_3__rf_reg_q[12]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q[11] g_rf_flops_3__rf_reg_q[11]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q[10] g_rf_flops_3__rf_reg_q[10]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q[9] g_rf_flops_3__rf_reg_q[9]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q[8] g_rf_flops_3__rf_reg_q[8]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q[7] g_rf_flops_3__rf_reg_q[7]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q[6] g_rf_flops_3__rf_reg_q[6]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q[5] g_rf_flops_3__rf_reg_q[5]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q[4] g_rf_flops_3__rf_reg_q[4]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q[3] g_rf_flops_3__rf_reg_q[3]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q[2] g_rf_flops_3__rf_reg_q[2]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q[1] g_rf_flops_3__rf_reg_q[1]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[3].rf_reg_q[0] g_rf_flops_3__rf_reg_q[0]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q g_rf_flops_4__rf_reg_q
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q[16] g_rf_flops_4__rf_reg_q[16]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q[15] g_rf_flops_4__rf_reg_q[15]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q[14] g_rf_flops_4__rf_reg_q[14]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q[13] g_rf_flops_4__rf_reg_q[13]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q[12] g_rf_flops_4__rf_reg_q[12]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q[11] g_rf_flops_4__rf_reg_q[11]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q[10] g_rf_flops_4__rf_reg_q[10]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q[9] g_rf_flops_4__rf_reg_q[9]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q[8] g_rf_flops_4__rf_reg_q[8]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q[7] g_rf_flops_4__rf_reg_q[7]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q[6] g_rf_flops_4__rf_reg_q[6]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q[5] g_rf_flops_4__rf_reg_q[5]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q[4] g_rf_flops_4__rf_reg_q[4]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q[3] g_rf_flops_4__rf_reg_q[3]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q[2] g_rf_flops_4__rf_reg_q[2]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q[1] g_rf_flops_4__rf_reg_q[1]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[4].rf_reg_q[0] g_rf_flops_4__rf_reg_q[0]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q g_rf_flops_7__rf_reg_q
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[28] g_rf_flops_7__rf_reg_q[28]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[27] g_rf_flops_7__rf_reg_q[27]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[26] g_rf_flops_7__rf_reg_q[26]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[25] g_rf_flops_7__rf_reg_q[25]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[23] g_rf_flops_7__rf_reg_q[23]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[22] g_rf_flops_7__rf_reg_q[22]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[21] g_rf_flops_7__rf_reg_q[21]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[20] g_rf_flops_7__rf_reg_q[20]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[19] g_rf_flops_7__rf_reg_q[19]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[18] g_rf_flops_7__rf_reg_q[18]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[17] g_rf_flops_7__rf_reg_q[17]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[16] g_rf_flops_7__rf_reg_q[16]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[15] g_rf_flops_7__rf_reg_q[15]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[14] g_rf_flops_7__rf_reg_q[14]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[13] g_rf_flops_7__rf_reg_q[13]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[12] g_rf_flops_7__rf_reg_q[12]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[11] g_rf_flops_7__rf_reg_q[11]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[10] g_rf_flops_7__rf_reg_q[10]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[9] g_rf_flops_7__rf_reg_q[9]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[8] g_rf_flops_7__rf_reg_q[8]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[7] g_rf_flops_7__rf_reg_q[7]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[6] g_rf_flops_7__rf_reg_q[6]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[5] g_rf_flops_7__rf_reg_q[5]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[4] g_rf_flops_7__rf_reg_q[4]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[3] g_rf_flops_7__rf_reg_q[3]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[2] g_rf_flops_7__rf_reg_q[2]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[1] g_rf_flops_7__rf_reg_q[1]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[7].rf_reg_q[0] g_rf_flops_7__rf_reg_q[0]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q g_rf_flops_8__rf_reg_q
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[27] g_rf_flops_8__rf_reg_q[27]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[26] g_rf_flops_8__rf_reg_q[26]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[25] g_rf_flops_8__rf_reg_q[25]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[23] g_rf_flops_8__rf_reg_q[23]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[22] g_rf_flops_8__rf_reg_q[22]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[21] g_rf_flops_8__rf_reg_q[21]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[20] g_rf_flops_8__rf_reg_q[20]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[19] g_rf_flops_8__rf_reg_q[19]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[18] g_rf_flops_8__rf_reg_q[18]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[17] g_rf_flops_8__rf_reg_q[17]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[16] g_rf_flops_8__rf_reg_q[16]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[15] g_rf_flops_8__rf_reg_q[15]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[14] g_rf_flops_8__rf_reg_q[14]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[13] g_rf_flops_8__rf_reg_q[13]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[12] g_rf_flops_8__rf_reg_q[12]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[11] g_rf_flops_8__rf_reg_q[11]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[10] g_rf_flops_8__rf_reg_q[10]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[9] g_rf_flops_8__rf_reg_q[9]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[8] g_rf_flops_8__rf_reg_q[8]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[7] g_rf_flops_8__rf_reg_q[7]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[6] g_rf_flops_8__rf_reg_q[6]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[5] g_rf_flops_8__rf_reg_q[5]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[4] g_rf_flops_8__rf_reg_q[4]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[3] g_rf_flops_8__rf_reg_q[3]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[2] g_rf_flops_8__rf_reg_q[2]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[1] g_rf_flops_8__rf_reg_q[1]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[8].rf_reg_q[0] g_rf_flops_8__rf_reg_q[0]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q g_rf_flops_9__rf_reg_q
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[27] g_rf_flops_9__rf_reg_q[27]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[26] g_rf_flops_9__rf_reg_q[26]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[25] g_rf_flops_9__rf_reg_q[25]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[23] g_rf_flops_9__rf_reg_q[23]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[22] g_rf_flops_9__rf_reg_q[22]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[21] g_rf_flops_9__rf_reg_q[21]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[20] g_rf_flops_9__rf_reg_q[20]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[19] g_rf_flops_9__rf_reg_q[19]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[18] g_rf_flops_9__rf_reg_q[18]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[17] g_rf_flops_9__rf_reg_q[17]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[16] g_rf_flops_9__rf_reg_q[16]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[15] g_rf_flops_9__rf_reg_q[15]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[13] g_rf_flops_9__rf_reg_q[13]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[12] g_rf_flops_9__rf_reg_q[12]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[11] g_rf_flops_9__rf_reg_q[11]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[10] g_rf_flops_9__rf_reg_q[10]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[9] g_rf_flops_9__rf_reg_q[9]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[8] g_rf_flops_9__rf_reg_q[8]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[7] g_rf_flops_9__rf_reg_q[7]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[6] g_rf_flops_9__rf_reg_q[6]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[5] g_rf_flops_9__rf_reg_q[5]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[4] g_rf_flops_9__rf_reg_q[4]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[3] g_rf_flops_9__rf_reg_q[3]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[2] g_rf_flops_9__rf_reg_q[2]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[9].rf_reg_q[1] g_rf_flops_9__rf_reg_q[1]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q g_rf_flops_10__rf_reg_q
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[31] g_rf_flops_10__rf_reg_q[31]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[28] g_rf_flops_10__rf_reg_q[28]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[27] g_rf_flops_10__rf_reg_q[27]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[26] g_rf_flops_10__rf_reg_q[26]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[25] g_rf_flops_10__rf_reg_q[25]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[23] g_rf_flops_10__rf_reg_q[23]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[22] g_rf_flops_10__rf_reg_q[22]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[21] g_rf_flops_10__rf_reg_q[21]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[20] g_rf_flops_10__rf_reg_q[20]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[19] g_rf_flops_10__rf_reg_q[19]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[18] g_rf_flops_10__rf_reg_q[18]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[17] g_rf_flops_10__rf_reg_q[17]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[16] g_rf_flops_10__rf_reg_q[16]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[15] g_rf_flops_10__rf_reg_q[15]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[14] g_rf_flops_10__rf_reg_q[14]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[13] g_rf_flops_10__rf_reg_q[13]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[12] g_rf_flops_10__rf_reg_q[12]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[11] g_rf_flops_10__rf_reg_q[11]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[10] g_rf_flops_10__rf_reg_q[10]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[9] g_rf_flops_10__rf_reg_q[9]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[8] g_rf_flops_10__rf_reg_q[8]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[7] g_rf_flops_10__rf_reg_q[7]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[6] g_rf_flops_10__rf_reg_q[6]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[5] g_rf_flops_10__rf_reg_q[5]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[4] g_rf_flops_10__rf_reg_q[4]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[3] g_rf_flops_10__rf_reg_q[3]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[2] g_rf_flops_10__rf_reg_q[2]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[1] g_rf_flops_10__rf_reg_q[1]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[10].rf_reg_q[0] g_rf_flops_10__rf_reg_q[0]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q g_rf_flops_15__rf_reg_q
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[28] g_rf_flops_15__rf_reg_q[28]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[27] g_rf_flops_15__rf_reg_q[27]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[26] g_rf_flops_15__rf_reg_q[26]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[25] g_rf_flops_15__rf_reg_q[25]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[23] g_rf_flops_15__rf_reg_q[23]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[22] g_rf_flops_15__rf_reg_q[22]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[21] g_rf_flops_15__rf_reg_q[21]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[20] g_rf_flops_15__rf_reg_q[20]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[18] g_rf_flops_15__rf_reg_q[18]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[17] g_rf_flops_15__rf_reg_q[17]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[15] g_rf_flops_15__rf_reg_q[15]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[14] g_rf_flops_15__rf_reg_q[14]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[13] g_rf_flops_15__rf_reg_q[13]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[12] g_rf_flops_15__rf_reg_q[12]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[11] g_rf_flops_15__rf_reg_q[11]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[10] g_rf_flops_15__rf_reg_q[10]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[9] g_rf_flops_15__rf_reg_q[9]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[8] g_rf_flops_15__rf_reg_q[8]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[7] g_rf_flops_15__rf_reg_q[7]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[6] g_rf_flops_15__rf_reg_q[6]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[5] g_rf_flops_15__rf_reg_q[5]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[4] g_rf_flops_15__rf_reg_q[4]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[3] g_rf_flops_15__rf_reg_q[3]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[2] g_rf_flops_15__rf_reg_q[2]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[1] g_rf_flops_15__rf_reg_q[1]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[15].rf_reg_q[0] g_rf_flops_15__rf_reg_q[0]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q g_rf_flops_16__rf_reg_q
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[28] g_rf_flops_16__rf_reg_q[28]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[27] g_rf_flops_16__rf_reg_q[27]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[26] g_rf_flops_16__rf_reg_q[26]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[25] g_rf_flops_16__rf_reg_q[25]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[23] g_rf_flops_16__rf_reg_q[23]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[22] g_rf_flops_16__rf_reg_q[22]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[21] g_rf_flops_16__rf_reg_q[21]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[20] g_rf_flops_16__rf_reg_q[20]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[18] g_rf_flops_16__rf_reg_q[18]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[17] g_rf_flops_16__rf_reg_q[17]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[15] g_rf_flops_16__rf_reg_q[15]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[14] g_rf_flops_16__rf_reg_q[14]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[13] g_rf_flops_16__rf_reg_q[13]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[12] g_rf_flops_16__rf_reg_q[12]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[11] g_rf_flops_16__rf_reg_q[11]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[10] g_rf_flops_16__rf_reg_q[10]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[9] g_rf_flops_16__rf_reg_q[9]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[8] g_rf_flops_16__rf_reg_q[8]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[7] g_rf_flops_16__rf_reg_q[7]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[6] g_rf_flops_16__rf_reg_q[6]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[5] g_rf_flops_16__rf_reg_q[5]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[4] g_rf_flops_16__rf_reg_q[4]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[3] g_rf_flops_16__rf_reg_q[3]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[2] g_rf_flops_16__rf_reg_q[2]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[1] g_rf_flops_16__rf_reg_q[1]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[16].rf_reg_q[0] g_rf_flops_16__rf_reg_q[0]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q g_rf_flops_27__rf_reg_q
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[28] g_rf_flops_27__rf_reg_q[28]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[27] g_rf_flops_27__rf_reg_q[27]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[26] g_rf_flops_27__rf_reg_q[26]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[25] g_rf_flops_27__rf_reg_q[25]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[23] g_rf_flops_27__rf_reg_q[23]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[22] g_rf_flops_27__rf_reg_q[22]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[21] g_rf_flops_27__rf_reg_q[21]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[20] g_rf_flops_27__rf_reg_q[20]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[19] g_rf_flops_27__rf_reg_q[19]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[18] g_rf_flops_27__rf_reg_q[18]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[17] g_rf_flops_27__rf_reg_q[17]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[16] g_rf_flops_27__rf_reg_q[16]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[15] g_rf_flops_27__rf_reg_q[15]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[14] g_rf_flops_27__rf_reg_q[14]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[13] g_rf_flops_27__rf_reg_q[13]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[12] g_rf_flops_27__rf_reg_q[12]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[11] g_rf_flops_27__rf_reg_q[11]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[10] g_rf_flops_27__rf_reg_q[10]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[9] g_rf_flops_27__rf_reg_q[9]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[8] g_rf_flops_27__rf_reg_q[8]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[7] g_rf_flops_27__rf_reg_q[7]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[6] g_rf_flops_27__rf_reg_q[6]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[5] g_rf_flops_27__rf_reg_q[5]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[4] g_rf_flops_27__rf_reg_q[4]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[3] g_rf_flops_27__rf_reg_q[3]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[2] g_rf_flops_27__rf_reg_q[2]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[1] g_rf_flops_27__rf_reg_q[1]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[27].rf_reg_q[0] g_rf_flops_27__rf_reg_q[0]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q g_rf_flops_28__rf_reg_q
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[28] g_rf_flops_28__rf_reg_q[28]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[27] g_rf_flops_28__rf_reg_q[27]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[26] g_rf_flops_28__rf_reg_q[26]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[25] g_rf_flops_28__rf_reg_q[25]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[22] g_rf_flops_28__rf_reg_q[22]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[20] g_rf_flops_28__rf_reg_q[20]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[19] g_rf_flops_28__rf_reg_q[19]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[18] g_rf_flops_28__rf_reg_q[18]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[17] g_rf_flops_28__rf_reg_q[17]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[16] g_rf_flops_28__rf_reg_q[16]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[15] g_rf_flops_28__rf_reg_q[15]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[14] g_rf_flops_28__rf_reg_q[14]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[13] g_rf_flops_28__rf_reg_q[13]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[12] g_rf_flops_28__rf_reg_q[12]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[11] g_rf_flops_28__rf_reg_q[11]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[10] g_rf_flops_28__rf_reg_q[10]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[9] g_rf_flops_28__rf_reg_q[9]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[8] g_rf_flops_28__rf_reg_q[8]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[7] g_rf_flops_28__rf_reg_q[7]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[6] g_rf_flops_28__rf_reg_q[6]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[5] g_rf_flops_28__rf_reg_q[5]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[4] g_rf_flops_28__rf_reg_q[4]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[3] g_rf_flops_28__rf_reg_q[3]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[2] g_rf_flops_28__rf_reg_q[2]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[1] g_rf_flops_28__rf_reg_q[1]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[28].rf_reg_q[0] g_rf_flops_28__rf_reg_q[0]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q g_rf_flops_29__rf_reg_q
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[26] g_rf_flops_29__rf_reg_q[26]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[25] g_rf_flops_29__rf_reg_q[25]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[22] g_rf_flops_29__rf_reg_q[22]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[21] g_rf_flops_29__rf_reg_q[21]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[19] g_rf_flops_29__rf_reg_q[19]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[18] g_rf_flops_29__rf_reg_q[18]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[15] g_rf_flops_29__rf_reg_q[15]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[14] g_rf_flops_29__rf_reg_q[14]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[13] g_rf_flops_29__rf_reg_q[13]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[12] g_rf_flops_29__rf_reg_q[12]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[11] g_rf_flops_29__rf_reg_q[11]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[10] g_rf_flops_29__rf_reg_q[10]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[9] g_rf_flops_29__rf_reg_q[9]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[8] g_rf_flops_29__rf_reg_q[8]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[7] g_rf_flops_29__rf_reg_q[7]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[6] g_rf_flops_29__rf_reg_q[6]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[5] g_rf_flops_29__rf_reg_q[5]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[4] g_rf_flops_29__rf_reg_q[4]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[3] g_rf_flops_29__rf_reg_q[3]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[2] g_rf_flops_29__rf_reg_q[2]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[1] g_rf_flops_29__rf_reg_q[1]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[29].rf_reg_q[0] g_rf_flops_29__rf_reg_q[0]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q g_rf_flops_30__rf_reg_q
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[26] g_rf_flops_30__rf_reg_q[26]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[25] g_rf_flops_30__rf_reg_q[25]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[22] g_rf_flops_30__rf_reg_q[22]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[21] g_rf_flops_30__rf_reg_q[21]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[19] g_rf_flops_30__rf_reg_q[19]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[18] g_rf_flops_30__rf_reg_q[18]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[15] g_rf_flops_30__rf_reg_q[15]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[14] g_rf_flops_30__rf_reg_q[14]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[13] g_rf_flops_30__rf_reg_q[13]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[12] g_rf_flops_30__rf_reg_q[12]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[11] g_rf_flops_30__rf_reg_q[11]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[10] g_rf_flops_30__rf_reg_q[10]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[9] g_rf_flops_30__rf_reg_q[9]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[8] g_rf_flops_30__rf_reg_q[8]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[7] g_rf_flops_30__rf_reg_q[7]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[6] g_rf_flops_30__rf_reg_q[6]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[5] g_rf_flops_30__rf_reg_q[5]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[4] g_rf_flops_30__rf_reg_q[4]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[3] g_rf_flops_30__rf_reg_q[3]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[2] g_rf_flops_30__rf_reg_q[2]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[1] g_rf_flops_30__rf_reg_q[1]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[30].rf_reg_q[0] g_rf_flops_30__rf_reg_q[0]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q g_rf_flops_31__rf_reg_q
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[26] g_rf_flops_31__rf_reg_q[26]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[25] g_rf_flops_31__rf_reg_q[25]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[22] g_rf_flops_31__rf_reg_q[22]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[21] g_rf_flops_31__rf_reg_q[21]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[19] g_rf_flops_31__rf_reg_q[19]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[18] g_rf_flops_31__rf_reg_q[18]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[14] g_rf_flops_31__rf_reg_q[14]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[13] g_rf_flops_31__rf_reg_q[13]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[12] g_rf_flops_31__rf_reg_q[12]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[11] g_rf_flops_31__rf_reg_q[11]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[10] g_rf_flops_31__rf_reg_q[10]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[9] g_rf_flops_31__rf_reg_q[9]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[8] g_rf_flops_31__rf_reg_q[8]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[7] g_rf_flops_31__rf_reg_q[7]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[6] g_rf_flops_31__rf_reg_q[6]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[5] g_rf_flops_31__rf_reg_q[5]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[4] g_rf_flops_31__rf_reg_q[4]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[3] g_rf_flops_31__rf_reg_q[3]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[2] g_rf_flops_31__rf_reg_q[2]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[1] g_rf_flops_31__rf_reg_q[1]
ibex_register_file_ff_0_00000020_0_0_0_00000000 net g_rf_flops[31].rf_reg_q[0] g_rf_flops_31__rf_reg_q[0]
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port priv_mode_id_o[0]_BAR priv_mode_id_o_0__BAR
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 port priv_mode_id_o[1]_BAR priv_mode_id_o_1__BAR
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcountinhibit_q_reg[2] mcountinhibit_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstatus_csr/rdata_q_reg[1] u_mstatus_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstatus_csr/rdata_q_reg[2] u_mstatus_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstatus_csr/rdata_q_reg[3] u_mstatus_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstatus_csr/rdata_q_reg[5] u_mstatus_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstatus_csr/rdata_q_reg[0] u_mstatus_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[1] u_mepc_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[20] u_mepc_csr_rdata_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[11] u_mepc_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[2] u_mepc_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[13] u_mepc_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[7] u_mepc_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[21] u_mepc_csr_rdata_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[30] u_mepc_csr_rdata_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[12] u_mepc_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[29] u_mepc_csr_rdata_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[3] u_mepc_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[15] u_mepc_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[17] u_mepc_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[31] u_mepc_csr_rdata_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[4] u_mie_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[14] u_mie_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[15] u_mie_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[16] u_mie_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[5] u_mie_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[12] u_mie_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[10] u_mie_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[13] u_mie_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[17] u_mie_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mcause_csr/rdata_q_reg[2] u_mcause_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mcause_csr/rdata_q_reg[0] u_mcause_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mcause_csr/rdata_q_reg[5] u_mcause_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mcause_csr/rdata_q_reg[1] u_mcause_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mcause_csr/rdata_q_reg[3] u_mcause_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mcause_csr/rdata_q_reg[4] u_mcause_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mcause_csr/rdata_q_reg[6] u_mcause_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[8] u_mtvec_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[9] u_mtvec_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[10] u_mtvec_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[11] u_mtvec_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[12] u_mtvec_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[14] u_mtvec_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[15] u_mtvec_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[16] u_mtvec_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[17] u_mtvec_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[18] u_mtvec_csr_rdata_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[19] u_mtvec_csr_rdata_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[20] u_mtvec_csr_rdata_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[21] u_mtvec_csr_rdata_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[22] u_mtvec_csr_rdata_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[23] u_mtvec_csr_rdata_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[24] u_mtvec_csr_rdata_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[25] u_mtvec_csr_rdata_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[26] u_mtvec_csr_rdata_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[27] u_mtvec_csr_rdata_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[28] u_mtvec_csr_rdata_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[29] u_mtvec_csr_rdata_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[30] u_mtvec_csr_rdata_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[31] u_mtvec_csr_rdata_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[6] u_dcsr_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[7] u_dcsr_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[13] u_dcsr_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[12] u_dcsr_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[15] u_dcsr_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[8] u_dcsr_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[2] u_dcsr_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_csr/rdata_q_reg[0] u_mstack_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_csr/rdata_q_reg[1] u_mstack_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[55] mcycle_counter_i_counter_q_reg_55_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[59] mcycle_counter_i_counter_q_reg_59_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[61] mcycle_counter_i_counter_q_reg_61_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[62] mcycle_counter_i_counter_q_reg_62_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[9] mcycle_counter_i_counter_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[13] mcycle_counter_i_counter_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[18] mcycle_counter_i_counter_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[10] mcycle_counter_i_counter_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[15] mcycle_counter_i_counter_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[8] mcycle_counter_i_counter_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[32] mcycle_counter_i_counter_q_reg_32_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[19] mcycle_counter_i_counter_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[20] mcycle_counter_i_counter_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[21] mcycle_counter_i_counter_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[24] mcycle_counter_i_counter_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[25] mcycle_counter_i_counter_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[26] mcycle_counter_i_counter_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[27] mcycle_counter_i_counter_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[31] mcycle_counter_i_counter_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[22] mcycle_counter_i_counter_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[23] mcycle_counter_i_counter_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[29] mcycle_counter_i_counter_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[30] mcycle_counter_i_counter_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[6] mcycle_counter_i_counter_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[5] mcycle_counter_i_counter_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[2] mcycle_counter_i_counter_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[3] mcycle_counter_i_counter_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[16] mcycle_counter_i_counter_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[17] mcycle_counter_i_counter_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[4] mcycle_counter_i_counter_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[14] mcycle_counter_i_counter_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[11] mcycle_counter_i_counter_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[12] mcycle_counter_i_counter_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[28] mcycle_counter_i_counter_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[7] mcycle_counter_i_counter_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[43] mcycle_counter_i_counter_q_reg_43_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[1] mcycle_counter_i_counter_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[63] mcycle_counter_i_counter_q_reg_63_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[24] minstret_counter_i_counter_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[0] minstret_counter_i_counter_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[54] minstret_counter_i_counter_q_reg_54_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[57] minstret_counter_i_counter_q_reg_57_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[56] minstret_counter_i_counter_q_reg_56_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[58] minstret_counter_i_counter_q_reg_58_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[37] minstret_counter_i_counter_q_reg_37_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[38] minstret_counter_i_counter_q_reg_38_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[3] minstret_counter_i_counter_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[12] minstret_counter_i_counter_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[14] minstret_counter_i_counter_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[9] minstret_counter_i_counter_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[10] minstret_counter_i_counter_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[2] minstret_counter_i_counter_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[20] minstret_counter_i_counter_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[17] minstret_counter_i_counter_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[15] minstret_counter_i_counter_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[18] minstret_counter_i_counter_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[16] minstret_counter_i_counter_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[6] minstret_counter_i_counter_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[7] minstret_counter_i_counter_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[5] minstret_counter_i_counter_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[4] minstret_counter_i_counter_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[8] minstret_counter_i_counter_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[11] minstret_counter_i_counter_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[19] minstret_counter_i_counter_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[30] minstret_counter_i_counter_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[21] minstret_counter_i_counter_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[13] minstret_counter_i_counter_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_cpuctrlsts_part_csr/rdata_q_reg[6] u_cpuctrlsts_part_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_cpuctrlsts_part_csr/rdata_q_reg[7] u_cpuctrlsts_part_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[1] u_mstack_epc_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[2] u_mstack_epc_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[3] u_mstack_epc_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[4] u_mstack_epc_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[5] u_mstack_epc_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[6] u_mstack_epc_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[7] u_mstack_epc_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[8] u_mstack_epc_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[9] u_mstack_epc_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[10] u_mstack_epc_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[11] u_mstack_epc_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[12] u_mstack_epc_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[13] u_mstack_epc_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[14] u_mstack_epc_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[15] u_mstack_epc_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[16] u_mstack_epc_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[17] u_mstack_epc_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[18] u_mstack_epc_csr_rdata_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[19] u_mstack_epc_csr_rdata_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[20] u_mstack_epc_csr_rdata_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[21] u_mstack_epc_csr_rdata_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[22] u_mstack_epc_csr_rdata_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[23] u_mstack_epc_csr_rdata_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[24] u_mstack_epc_csr_rdata_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[25] u_mstack_epc_csr_rdata_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[26] u_mstack_epc_csr_rdata_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[27] u_mstack_epc_csr_rdata_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[28] u_mstack_epc_csr_rdata_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[29] u_mstack_epc_csr_rdata_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[30] u_mstack_epc_csr_rdata_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_epc_csr/rdata_q_reg[31] u_mstack_epc_csr_rdata_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_cause_csr/rdata_q_reg[5] u_mstack_cause_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_cause_csr/rdata_q_reg[6] u_mstack_cause_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_cause_csr/rdata_q_reg[0] u_mstack_cause_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_cause_csr/rdata_q_reg[1] u_mstack_cause_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_cause_csr/rdata_q_reg[2] u_mstack_cause_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_cause_csr/rdata_q_reg[3] u_mstack_cause_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_cause_csr/rdata_q_reg[4] u_mstack_cause_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_mstack_cause_csr/rdata_q_reg clk_gate_u_mstack_cause_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_mepc_csr/rdata_q_reg clk_gate_u_mepc_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_depc_csr/rdata_q_reg clk_gate_u_depc_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_minstret_counter_i/counter_q_reg clk_gate_minstret_counter_i_counter_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_minstret_counter_i/counter_q_reg_0 clk_gate_minstret_counter_i_counter_q_reg_0
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_mscratch_csr/rdata_q_reg clk_gate_u_mscratch_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_mcause_csr/rdata_q_reg clk_gate_u_mcause_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_mcycle_counter_i/counter_q_reg clk_gate_mcycle_counter_i_counter_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_mstatus_csr/rdata_q_reg clk_gate_u_mstatus_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_dcsr_csr/rdata_q_reg clk_gate_u_dcsr_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_mcycle_counter_i/counter_q_reg_0 clk_gate_mcycle_counter_i_counter_q_reg_0
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_mtval_csr/rdata_q_reg clk_gate_u_mtval_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell clk_gate_u_mtvec_csr/rdata_q_reg clk_gate_u_mtvec_csr_rdata_q_reg
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[22] minstret_counter_i_counter_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[39] mcycle_counter_i_counter_q_reg_39_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[29] minstret_counter_i_counter_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[1] minstret_counter_i_counter_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstatus_csr/rdata_q_reg[4] u_mstatus_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[6] u_mepc_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[27] u_mepc_csr_rdata_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[8] u_mie_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[6] u_mie_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mstack_csr/rdata_q_reg[2] u_mstack_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[57] mcycle_counter_i_counter_q_reg_57_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[41] mcycle_counter_i_counter_q_reg_41_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[37] mcycle_counter_i_counter_q_reg_37_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[62] minstret_counter_i_counter_q_reg_62_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[36] minstret_counter_i_counter_q_reg_36_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[27] minstret_counter_i_counter_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[23] minstret_counter_i_counter_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[16] u_dscratch1_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[8] u_dscratch1_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[3] u_dscratch0_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[18] u_dscratch0_csr_rdata_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[3] u_depc_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[10] u_depc_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[3] u_mtval_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[22] u_mtval_csr_rdata_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[6] u_mscratch_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[10] u_mscratch_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[20] u_mscratch_csr_rdata_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[0] mcycle_counter_i_counter_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[52] minstret_counter_i_counter_q_reg_52_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[45] mcycle_counter_i_counter_q_reg_45_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[48] mcycle_counter_i_counter_q_reg_48_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[50] mcycle_counter_i_counter_q_reg_50_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[52] mcycle_counter_i_counter_q_reg_52_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[58] mcycle_counter_i_counter_q_reg_58_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[63] minstret_counter_i_counter_q_reg_63_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[42] minstret_counter_i_counter_q_reg_42_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[54] mcycle_counter_i_counter_q_reg_54_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[60] mcycle_counter_i_counter_q_reg_60_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[56] mcycle_counter_i_counter_q_reg_56_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[42] mcycle_counter_i_counter_q_reg_42_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcountinhibit_q_reg[0] mcountinhibit_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell priv_lvl_q_reg[1] priv_lvl_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell priv_lvl_q_reg[0] priv_lvl_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[18] u_mepc_csr_rdata_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[22] u_mepc_csr_rdata_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[19] u_mepc_csr_rdata_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[23] u_mepc_csr_rdata_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[4] u_mepc_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[24] u_mepc_csr_rdata_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[9] u_mepc_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[5] u_mepc_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[10] u_mepc_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[14] u_mepc_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[8] u_mepc_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[16] u_mepc_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[26] u_mepc_csr_rdata_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[25] u_mepc_csr_rdata_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mepc_csr/rdata_q_reg[28] u_mepc_csr_rdata_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[9] u_mie_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[1] u_mie_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[0] u_mie_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[3] u_mie_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[11] u_mie_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[7] u_mie_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mie_csr/rdata_q_reg[2] u_mie_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtvec_csr/rdata_q_reg[13] u_mtvec_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[1] u_dcsr_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dcsr_csr/rdata_q_reg[0] u_dcsr_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[53] mcycle_counter_i_counter_q_reg_53_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[51] mcycle_counter_i_counter_q_reg_51_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[34] mcycle_counter_i_counter_q_reg_34_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[35] mcycle_counter_i_counter_q_reg_35_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[36] mcycle_counter_i_counter_q_reg_36_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[46] mcycle_counter_i_counter_q_reg_46_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[47] mcycle_counter_i_counter_q_reg_47_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[38] mcycle_counter_i_counter_q_reg_38_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[49] mcycle_counter_i_counter_q_reg_49_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[33] mcycle_counter_i_counter_q_reg_33_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[40] mcycle_counter_i_counter_q_reg_40_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell mcycle_counter_i/counter_q_reg[44] mcycle_counter_i_counter_q_reg_44_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[60] minstret_counter_i_counter_q_reg_60_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[55] minstret_counter_i_counter_q_reg_55_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[59] minstret_counter_i_counter_q_reg_59_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[61] minstret_counter_i_counter_q_reg_61_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[53] minstret_counter_i_counter_q_reg_53_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[34] minstret_counter_i_counter_q_reg_34_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[35] minstret_counter_i_counter_q_reg_35_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[33] minstret_counter_i_counter_q_reg_33_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[49] minstret_counter_i_counter_q_reg_49_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[43] minstret_counter_i_counter_q_reg_43_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[32] minstret_counter_i_counter_q_reg_32_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[51] minstret_counter_i_counter_q_reg_51_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[48] minstret_counter_i_counter_q_reg_48_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[50] minstret_counter_i_counter_q_reg_50_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[46] minstret_counter_i_counter_q_reg_46_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[41] minstret_counter_i_counter_q_reg_41_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[40] minstret_counter_i_counter_q_reg_40_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[47] minstret_counter_i_counter_q_reg_47_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[45] minstret_counter_i_counter_q_reg_45_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[44] minstret_counter_i_counter_q_reg_44_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[39] minstret_counter_i_counter_q_reg_39_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[31] minstret_counter_i_counter_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[28] minstret_counter_i_counter_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[26] minstret_counter_i_counter_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell minstret_counter_i/counter_q_reg[25] minstret_counter_i_counter_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[7] u_dscratch1_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[12] u_dscratch1_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[2] u_dscratch1_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[31] u_dscratch1_csr_rdata_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[29] u_dscratch1_csr_rdata_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[0] u_dscratch1_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[30] u_dscratch1_csr_rdata_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[6] u_dscratch1_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[18] u_dscratch1_csr_rdata_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[19] u_dscratch1_csr_rdata_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[22] u_dscratch1_csr_rdata_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[23] u_dscratch1_csr_rdata_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[24] u_dscratch1_csr_rdata_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[25] u_dscratch1_csr_rdata_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[26] u_dscratch1_csr_rdata_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[27] u_dscratch1_csr_rdata_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[28] u_dscratch1_csr_rdata_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[3] u_dscratch1_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[13] u_dscratch1_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[15] u_dscratch1_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[4] u_dscratch1_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[5] u_dscratch1_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[9] u_dscratch1_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[10] u_dscratch1_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[14] u_dscratch1_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[17] u_dscratch1_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[11] u_dscratch1_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[1] u_dscratch1_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[21] u_dscratch1_csr_rdata_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch1_csr/rdata_q_reg[20] u_dscratch1_csr_rdata_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[7] u_dscratch0_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[12] u_dscratch0_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[0] u_dscratch0_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[30] u_dscratch0_csr_rdata_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[31] u_dscratch0_csr_rdata_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[6] u_dscratch0_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[4] u_dscratch0_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[5] u_dscratch0_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[17] u_dscratch0_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[9] u_dscratch0_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[10] u_dscratch0_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[14] u_dscratch0_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[13] u_dscratch0_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[15] u_dscratch0_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[2] u_dscratch0_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[8] u_dscratch0_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[16] u_dscratch0_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[29] u_dscratch0_csr_rdata_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[21] u_dscratch0_csr_rdata_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[1] u_dscratch0_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[19] u_dscratch0_csr_rdata_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[22] u_dscratch0_csr_rdata_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[23] u_dscratch0_csr_rdata_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[24] u_dscratch0_csr_rdata_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[11] u_dscratch0_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[25] u_dscratch0_csr_rdata_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[26] u_dscratch0_csr_rdata_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[27] u_dscratch0_csr_rdata_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[28] u_dscratch0_csr_rdata_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_dscratch0_csr/rdata_q_reg[20] u_dscratch0_csr_rdata_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[7] u_depc_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[30] u_depc_csr_rdata_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[2] u_depc_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[31] u_depc_csr_rdata_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[18] u_depc_csr_rdata_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[17] u_depc_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[6] u_depc_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[12] u_depc_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[22] u_depc_csr_rdata_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[21] u_depc_csr_rdata_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[19] u_depc_csr_rdata_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[23] u_depc_csr_rdata_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[20] u_depc_csr_rdata_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[24] u_depc_csr_rdata_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[13] u_depc_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[15] u_depc_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[9] u_depc_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[5] u_depc_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[8] u_depc_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[16] u_depc_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[4] u_depc_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[14] u_depc_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[29] u_depc_csr_rdata_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[25] u_depc_csr_rdata_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[26] u_depc_csr_rdata_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[27] u_depc_csr_rdata_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[28] u_depc_csr_rdata_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[1] u_depc_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_depc_csr/rdata_q_reg[11] u_depc_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[7] u_mtval_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[17] u_mtval_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[30] u_mtval_csr_rdata_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[6] u_mtval_csr_rdata_q_reg_6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[31] u_mtval_csr_rdata_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[2] u_mtval_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[12] u_mtval_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[16] u_mtval_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[29] u_mtval_csr_rdata_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[5] u_mtval_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[21] u_mtval_csr_rdata_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[8] u_mtval_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[9] u_mtval_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[10] u_mtval_csr_rdata_q_reg_10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[14] u_mtval_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[18] u_mtval_csr_rdata_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[19] u_mtval_csr_rdata_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[23] u_mtval_csr_rdata_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[24] u_mtval_csr_rdata_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[0] u_mtval_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[25] u_mtval_csr_rdata_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[26] u_mtval_csr_rdata_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[27] u_mtval_csr_rdata_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[28] u_mtval_csr_rdata_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[13] u_mtval_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[15] u_mtval_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[4] u_mtval_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[1] u_mtval_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[11] u_mtval_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mtval_csr/rdata_q_reg[20] u_mtval_csr_rdata_q_reg_20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[31] u_mscratch_csr_rdata_q_reg_31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[0] u_mscratch_csr_rdata_q_reg_0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[13] u_mscratch_csr_rdata_q_reg_13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[15] u_mscratch_csr_rdata_q_reg_15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[30] u_mscratch_csr_rdata_q_reg_30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[29] u_mscratch_csr_rdata_q_reg_29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[1] u_mscratch_csr_rdata_q_reg_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[7] u_mscratch_csr_rdata_q_reg_7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[3] u_mscratch_csr_rdata_q_reg_3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[2] u_mscratch_csr_rdata_q_reg_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[12] u_mscratch_csr_rdata_q_reg_12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[17] u_mscratch_csr_rdata_q_reg_17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[4] u_mscratch_csr_rdata_q_reg_4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[5] u_mscratch_csr_rdata_q_reg_5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[9] u_mscratch_csr_rdata_q_reg_9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[14] u_mscratch_csr_rdata_q_reg_14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[16] u_mscratch_csr_rdata_q_reg_16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[21] u_mscratch_csr_rdata_q_reg_21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[8] u_mscratch_csr_rdata_q_reg_8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[18] u_mscratch_csr_rdata_q_reg_18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[19] u_mscratch_csr_rdata_q_reg_19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[22] u_mscratch_csr_rdata_q_reg_22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[23] u_mscratch_csr_rdata_q_reg_23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[24] u_mscratch_csr_rdata_q_reg_24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[25] u_mscratch_csr_rdata_q_reg_25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[26] u_mscratch_csr_rdata_q_reg_26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[27] u_mscratch_csr_rdata_q_reg_27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[28] u_mscratch_csr_rdata_q_reg_28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 cell u_mscratch_csr/rdata_q_reg[11] u_mscratch_csr_rdata_q_reg_11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net N116 csr_addr_i[4]
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net N115 csr_addr_i[3]
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net N114 csr_addr_i[2]
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net N113 csr_addr_i[1]
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net N112 csr_addr_i[0]
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_restore_mret_i csr_restore_mret_i_BAR
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net csr_restore_dret_i csr_restore_dret_i_BAR
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mstatus_q[1] mstatus_q_1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][63] mhpmcounter_0__63_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][62] mhpmcounter_0__62_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][61] mhpmcounter_0__61_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][60] mhpmcounter_0__60_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][59] mhpmcounter_0__59_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][57] mhpmcounter_0__57_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][56] mhpmcounter_0__56_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][55] mhpmcounter_0__55_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][54] mhpmcounter_0__54_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][52] mhpmcounter_0__52_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][51] mhpmcounter_0__51_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][50] mhpmcounter_0__50_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][49] mhpmcounter_0__49_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][48] mhpmcounter_0__48_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][47] mhpmcounter_0__47_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][46] mhpmcounter_0__46_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][45] mhpmcounter_0__45_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][44] mhpmcounter_0__44_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][43] mhpmcounter_0__43_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][42] mhpmcounter_0__42_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][41] mhpmcounter_0__41_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][40] mhpmcounter_0__40_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][39] mhpmcounter_0__39_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][32] mhpmcounter_0__32_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][31] mhpmcounter_0__31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][30] mhpmcounter_0__30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][29] mhpmcounter_0__29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][28] mhpmcounter_0__28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][27] mhpmcounter_0__27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][26] mhpmcounter_0__26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][25] mhpmcounter_0__25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][24] mhpmcounter_0__24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][23] mhpmcounter_0__23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][22] mhpmcounter_0__22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][21] mhpmcounter_0__21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][20] mhpmcounter_0__20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][19] mhpmcounter_0__19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][18] mhpmcounter_0__18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][17] mhpmcounter_0__17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][16] mhpmcounter_0__16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][15] mhpmcounter_0__15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][14] mhpmcounter_0__14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][13] mhpmcounter_0__13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][12] mhpmcounter_0__12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][11] mhpmcounter_0__11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][10] mhpmcounter_0__10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][9] mhpmcounter_0__9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][8] mhpmcounter_0__8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][7] mhpmcounter_0__7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][6] mhpmcounter_0__6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][5] mhpmcounter_0__5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][4] mhpmcounter_0__4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][3] mhpmcounter_0__3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][2] mhpmcounter_0__2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][1] mhpmcounter_0__1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[0][0] mhpmcounter_0__0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][62] mhpmcounter_2__62_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][61] mhpmcounter_2__61_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][60] mhpmcounter_2__60_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][59] mhpmcounter_2__59_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][58] mhpmcounter_2__58_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][57] mhpmcounter_2__57_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][56] mhpmcounter_2__56_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][55] mhpmcounter_2__55_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][54] mhpmcounter_2__54_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][53] mhpmcounter_2__53_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][52] mhpmcounter_2__52_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][51] mhpmcounter_2__51_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][50] mhpmcounter_2__50_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][49] mhpmcounter_2__49_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][48] mhpmcounter_2__48_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][47] mhpmcounter_2__47_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][46] mhpmcounter_2__46_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][45] mhpmcounter_2__45_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][44] mhpmcounter_2__44_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][43] mhpmcounter_2__43_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][42] mhpmcounter_2__42_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][41] mhpmcounter_2__41_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][40] mhpmcounter_2__40_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][39] mhpmcounter_2__39_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][38] mhpmcounter_2__38_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][37] mhpmcounter_2__37_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][36] mhpmcounter_2__36_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][35] mhpmcounter_2__35_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][34] mhpmcounter_2__34_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][33] mhpmcounter_2__33_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][32] mhpmcounter_2__32_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][31] mhpmcounter_2__31_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][30] mhpmcounter_2__30_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][29] mhpmcounter_2__29_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][28] mhpmcounter_2__28_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][27] mhpmcounter_2__27_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][26] mhpmcounter_2__26_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][25] mhpmcounter_2__25_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][24] mhpmcounter_2__24_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][23] mhpmcounter_2__23_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][22] mhpmcounter_2__22_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][21] mhpmcounter_2__21_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][20] mhpmcounter_2__20_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][19] mhpmcounter_2__19_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][18] mhpmcounter_2__18_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][17] mhpmcounter_2__17_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][16] mhpmcounter_2__16_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][15] mhpmcounter_2__15_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][14] mhpmcounter_2__14_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][13] mhpmcounter_2__13_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][12] mhpmcounter_2__12_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][11] mhpmcounter_2__11_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][10] mhpmcounter_2__10_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][9] mhpmcounter_2__9_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][8] mhpmcounter_2__8_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][7] mhpmcounter_2__7_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][6] mhpmcounter_2__6_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][5] mhpmcounter_2__5_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][4] mhpmcounter_2__4_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][3] mhpmcounter_2__3_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][2] mhpmcounter_2__2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][1] mhpmcounter_2__1_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mhpmcounter[2][0] mhpmcounter_2__0_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcountinhibit[2] mcountinhibit_2_
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstatus_csr/n10 u_mstatus_csr_n10
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstatus_csr/n8 u_mstatus_csr_n8
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n54 u_mie_csr_n54
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n52 u_mie_csr_n52
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n50 u_mie_csr_n50
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n48 u_mie_csr_n48
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n46 u_mie_csr_n46
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n44 u_mie_csr_n44
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n42 u_mie_csr_n42
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n40 u_mie_csr_n40
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n38 u_mie_csr_n38
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n36 u_mie_csr_n36
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n34 u_mie_csr_n34
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n32 u_mie_csr_n32
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n30 u_mie_csr_n30
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n28 u_mie_csr_n28
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n26 u_mie_csr_n26
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n24 u_mie_csr_n24
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n22 u_mie_csr_n22
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mie_csr/n20 u_mie_csr_n20
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n96 u_mtvec_csr_n96
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n94 u_mtvec_csr_n94
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n92 u_mtvec_csr_n92
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n90 u_mtvec_csr_n90
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n88 u_mtvec_csr_n88
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n86 u_mtvec_csr_n86
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n84 u_mtvec_csr_n84
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n82 u_mtvec_csr_n82
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n80 u_mtvec_csr_n80
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n78 u_mtvec_csr_n78
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n76 u_mtvec_csr_n76
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n74 u_mtvec_csr_n74
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n72 u_mtvec_csr_n72
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n70 u_mtvec_csr_n70
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n68 u_mtvec_csr_n68
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n66 u_mtvec_csr_n66
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n64 u_mtvec_csr_n64
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n62 u_mtvec_csr_n62
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n60 u_mtvec_csr_n60
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n58 u_mtvec_csr_n58
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n56 u_mtvec_csr_n56
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n54 u_mtvec_csr_n54
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n52 u_mtvec_csr_n52
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtvec_csr/n50 u_mtvec_csr_n50
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dcsr_csr/n64 u_dcsr_csr_n64
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dcsr_csr/n60 u_dcsr_csr_n60
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dcsr_csr/n58 u_dcsr_csr_n58
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dcsr_csr/n38 u_dcsr_csr_n38
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dcsr_csr/n36 u_dcsr_csr_n36
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dcsr_csr/n34 u_dcsr_csr_n34
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_csr/n3 u_mstack_csr_n3
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_csr/n2 u_mstack_csr_n2
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_csr/n1 u_mstack_csr_n1
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n300 mcycle_counter_i_n300
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n263 mcycle_counter_i_n263
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n262 mcycle_counter_i_n262
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n261 mcycle_counter_i_n261
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n260 mcycle_counter_i_n260
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n259 mcycle_counter_i_n259
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n258 mcycle_counter_i_n258
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n257 mcycle_counter_i_n257
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n200 mcycle_counter_i_n200
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n199 mcycle_counter_i_n199
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n198 mcycle_counter_i_n198
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n197 mcycle_counter_i_n197
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n196 mcycle_counter_i_n196
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n195 mcycle_counter_i_n195
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n194 mcycle_counter_i_n194
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n193 mcycle_counter_i_n193
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n192 mcycle_counter_i_n192
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n191 mcycle_counter_i_n191
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n190 mcycle_counter_i_n190
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n189 mcycle_counter_i_n189
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n188 mcycle_counter_i_n188
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n187 mcycle_counter_i_n187
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n186 mcycle_counter_i_n186
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n185 mcycle_counter_i_n185
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n184 mcycle_counter_i_n184
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n183 mcycle_counter_i_n183
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n182 mcycle_counter_i_n182
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n181 mcycle_counter_i_n181
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n180 mcycle_counter_i_n180
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n179 mcycle_counter_i_n179
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n178 mcycle_counter_i_n178
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n177 mcycle_counter_i_n177
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n176 mcycle_counter_i_n176
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n175 mcycle_counter_i_n175
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n174 mcycle_counter_i_n174
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n173 mcycle_counter_i_n173
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n172 mcycle_counter_i_n172
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n171 mcycle_counter_i_n171
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n170 mcycle_counter_i_n170
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n169 mcycle_counter_i_n169
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n168 mcycle_counter_i_n168
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n166 mcycle_counter_i_n166
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n161 mcycle_counter_i_n161
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n160 mcycle_counter_i_n160
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n159 mcycle_counter_i_n159
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n158 mcycle_counter_i_n158
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n157 mcycle_counter_i_n157
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n156 mcycle_counter_i_n156
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n155 mcycle_counter_i_n155
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n154 mcycle_counter_i_n154
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n153 mcycle_counter_i_n153
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n152 mcycle_counter_i_n152
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n151 mcycle_counter_i_n151
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n150 mcycle_counter_i_n150
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n149 mcycle_counter_i_n149
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n148 mcycle_counter_i_n148
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n146 mcycle_counter_i_n146
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n145 mcycle_counter_i_n145
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n144 mcycle_counter_i_n144
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n143 mcycle_counter_i_n143
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n141 mcycle_counter_i_n141
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n140 mcycle_counter_i_n140
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n139 mcycle_counter_i_n139
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n138 mcycle_counter_i_n138
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n137 mcycle_counter_i_n137
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n486 mcycle_counter_i_n486
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n485 mcycle_counter_i_n485
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n484 mcycle_counter_i_n484
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n483 mcycle_counter_i_n483
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n482 mcycle_counter_i_n482
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n481 mcycle_counter_i_n481
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net mcycle_counter_i/n480 mcycle_counter_i_n480
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n419 minstret_counter_i_n419
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n412 minstret_counter_i_n412
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n409 minstret_counter_i_n409
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n402 minstret_counter_i_n402
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n399 minstret_counter_i_n399
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n396 minstret_counter_i_n396
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n389 minstret_counter_i_n389
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n386 minstret_counter_i_n386
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n383 minstret_counter_i_n383
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n380 minstret_counter_i_n380
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n361 minstret_counter_i_n361
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n347 minstret_counter_i_n347
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n345 minstret_counter_i_n345
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n330 minstret_counter_i_n330
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n328 minstret_counter_i_n328
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n326 minstret_counter_i_n326
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n324 minstret_counter_i_n324
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n322 minstret_counter_i_n322
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n320 minstret_counter_i_n320
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n318 minstret_counter_i_n318
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n316 minstret_counter_i_n316
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n314 minstret_counter_i_n314
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n312 minstret_counter_i_n312
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n310 minstret_counter_i_n310
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n308 minstret_counter_i_n308
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n103 minstret_counter_i_n103
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n102 minstret_counter_i_n102
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n101 minstret_counter_i_n101
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n100 minstret_counter_i_n100
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n99 minstret_counter_i_n99
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n98 minstret_counter_i_n98
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n97 minstret_counter_i_n97
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n96 minstret_counter_i_n96
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n95 minstret_counter_i_n95
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n94 minstret_counter_i_n94
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n93 minstret_counter_i_n93
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n92 minstret_counter_i_n92
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n91 minstret_counter_i_n91
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n90 minstret_counter_i_n90
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n89 minstret_counter_i_n89
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n88 minstret_counter_i_n88
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n87 minstret_counter_i_n87
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n86 minstret_counter_i_n86
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n85 minstret_counter_i_n85
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n84 minstret_counter_i_n84
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n83 minstret_counter_i_n83
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n82 minstret_counter_i_n82
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n81 minstret_counter_i_n81
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n80 minstret_counter_i_n80
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n79 minstret_counter_i_n79
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n78 minstret_counter_i_n78
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n77 minstret_counter_i_n77
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n76 minstret_counter_i_n76
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n75 minstret_counter_i_n75
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n74 minstret_counter_i_n74
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n73 minstret_counter_i_n73
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n72 minstret_counter_i_n72
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n71 minstret_counter_i_n71
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n70 minstret_counter_i_n70
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n69 minstret_counter_i_n69
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n68 minstret_counter_i_n68
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n67 minstret_counter_i_n67
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n66 minstret_counter_i_n66
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net minstret_counter_i/n65 minstret_counter_i_n65
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_cpuctrlsts_part_csr/n24 u_cpuctrlsts_part_csr_n24
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_cpuctrlsts_part_csr/n22 u_cpuctrlsts_part_csr_n22
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n233 u_mstack_epc_csr_n233
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n232 u_mstack_epc_csr_n232
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n231 u_mstack_epc_csr_n231
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n230 u_mstack_epc_csr_n230
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n229 u_mstack_epc_csr_n229
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n228 u_mstack_epc_csr_n228
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n227 u_mstack_epc_csr_n227
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n226 u_mstack_epc_csr_n226
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n225 u_mstack_epc_csr_n225
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n224 u_mstack_epc_csr_n224
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n223 u_mstack_epc_csr_n223
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n222 u_mstack_epc_csr_n222
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n221 u_mstack_epc_csr_n221
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n220 u_mstack_epc_csr_n220
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n219 u_mstack_epc_csr_n219
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n218 u_mstack_epc_csr_n218
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n217 u_mstack_epc_csr_n217
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n216 u_mstack_epc_csr_n216
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n215 u_mstack_epc_csr_n215
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n214 u_mstack_epc_csr_n214
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n213 u_mstack_epc_csr_n213
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n212 u_mstack_epc_csr_n212
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n211 u_mstack_epc_csr_n211
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n210 u_mstack_epc_csr_n210
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n209 u_mstack_epc_csr_n209
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n208 u_mstack_epc_csr_n208
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n207 u_mstack_epc_csr_n207
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n206 u_mstack_epc_csr_n206
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n205 u_mstack_epc_csr_n205
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n204 u_mstack_epc_csr_n204
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_epc_csr/n203 u_mstack_epc_csr_n203
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n185 u_dscratch1_csr_n185
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n183 u_dscratch1_csr_n183
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n181 u_dscratch1_csr_n181
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n179 u_dscratch1_csr_n179
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n177 u_dscratch1_csr_n177
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n175 u_dscratch1_csr_n175
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n173 u_dscratch1_csr_n173
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n171 u_dscratch1_csr_n171
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n169 u_dscratch1_csr_n169
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n167 u_dscratch1_csr_n167
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n165 u_dscratch1_csr_n165
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n163 u_dscratch1_csr_n163
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n161 u_dscratch1_csr_n161
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n159 u_dscratch1_csr_n159
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n157 u_dscratch1_csr_n157
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n155 u_dscratch1_csr_n155
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n153 u_dscratch1_csr_n153
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n151 u_dscratch1_csr_n151
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n149 u_dscratch1_csr_n149
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n147 u_dscratch1_csr_n147
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n145 u_dscratch1_csr_n145
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n143 u_dscratch1_csr_n143
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n141 u_dscratch1_csr_n141
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n139 u_dscratch1_csr_n139
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n137 u_dscratch1_csr_n137
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n135 u_dscratch1_csr_n135
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n133 u_dscratch1_csr_n133
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n131 u_dscratch1_csr_n131
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n129 u_dscratch1_csr_n129
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n127 u_dscratch1_csr_n127
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n125 u_dscratch1_csr_n125
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch1_csr/n123 u_dscratch1_csr_n123
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n185 u_dscratch0_csr_n185
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n183 u_dscratch0_csr_n183
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n181 u_dscratch0_csr_n181
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n179 u_dscratch0_csr_n179
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n177 u_dscratch0_csr_n177
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n175 u_dscratch0_csr_n175
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n173 u_dscratch0_csr_n173
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n171 u_dscratch0_csr_n171
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n169 u_dscratch0_csr_n169
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n167 u_dscratch0_csr_n167
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n165 u_dscratch0_csr_n165
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n163 u_dscratch0_csr_n163
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n161 u_dscratch0_csr_n161
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n159 u_dscratch0_csr_n159
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n157 u_dscratch0_csr_n157
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n155 u_dscratch0_csr_n155
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n153 u_dscratch0_csr_n153
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n151 u_dscratch0_csr_n151
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n149 u_dscratch0_csr_n149
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n147 u_dscratch0_csr_n147
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n145 u_dscratch0_csr_n145
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n143 u_dscratch0_csr_n143
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n141 u_dscratch0_csr_n141
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n139 u_dscratch0_csr_n139
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n137 u_dscratch0_csr_n137
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n135 u_dscratch0_csr_n135
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n133 u_dscratch0_csr_n133
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n131 u_dscratch0_csr_n131
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n129 u_dscratch0_csr_n129
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n127 u_dscratch0_csr_n127
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n125 u_dscratch0_csr_n125
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_dscratch0_csr/n123 u_dscratch0_csr_n123
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n185 u_mtval_csr_n185
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n183 u_mtval_csr_n183
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n181 u_mtval_csr_n181
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n179 u_mtval_csr_n179
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n177 u_mtval_csr_n177
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n175 u_mtval_csr_n175
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n173 u_mtval_csr_n173
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n171 u_mtval_csr_n171
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n169 u_mtval_csr_n169
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n167 u_mtval_csr_n167
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n165 u_mtval_csr_n165
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n163 u_mtval_csr_n163
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n161 u_mtval_csr_n161
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n159 u_mtval_csr_n159
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n157 u_mtval_csr_n157
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n155 u_mtval_csr_n155
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n153 u_mtval_csr_n153
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n151 u_mtval_csr_n151
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n149 u_mtval_csr_n149
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n147 u_mtval_csr_n147
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n145 u_mtval_csr_n145
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n143 u_mtval_csr_n143
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n141 u_mtval_csr_n141
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n139 u_mtval_csr_n139
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n137 u_mtval_csr_n137
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n135 u_mtval_csr_n135
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n133 u_mtval_csr_n133
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n131 u_mtval_csr_n131
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n129 u_mtval_csr_n129
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n127 u_mtval_csr_n127
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n125 u_mtval_csr_n125
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mtval_csr/n123 u_mtval_csr_n123
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n185 u_mscratch_csr_n185
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n183 u_mscratch_csr_n183
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n181 u_mscratch_csr_n181
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n179 u_mscratch_csr_n179
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n177 u_mscratch_csr_n177
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n173 u_mscratch_csr_n173
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n171 u_mscratch_csr_n171
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n169 u_mscratch_csr_n169
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n167 u_mscratch_csr_n167
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n165 u_mscratch_csr_n165
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n163 u_mscratch_csr_n163
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n161 u_mscratch_csr_n161
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n159 u_mscratch_csr_n159
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n157 u_mscratch_csr_n157
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n155 u_mscratch_csr_n155
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n151 u_mscratch_csr_n151
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n145 u_mscratch_csr_n145
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n143 u_mscratch_csr_n143
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n133 u_mscratch_csr_n133
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n127 u_mscratch_csr_n127
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n125 u_mscratch_csr_n125
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mscratch_csr/n123 u_mscratch_csr_n123
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_cause_csr/n52 u_mstack_cause_csr_n52
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_cause_csr/n51 u_mstack_cause_csr_n51
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_cause_csr/n50 u_mstack_cause_csr_n50
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_cause_csr/n49 u_mstack_cause_csr_n49
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_cause_csr/n48 u_mstack_cause_csr_n48
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_cause_csr/n47 u_mstack_cause_csr_n47
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net u_mstack_cause_csr/n46 u_mstack_cause_csr_n46
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net priv_mode_id_o[0]_BAR priv_mode_id_o_0__BAR
ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 net priv_mode_id_o[1]_BAR priv_mode_id_o_1__BAR
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[6] op_numerator_q_reg_6_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[22] op_numerator_q_reg_22_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[2] op_numerator_q_reg_2_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[7] op_numerator_q_reg_7_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[14] op_numerator_q_reg_14_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[3] op_numerator_q_reg_3_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[19] op_numerator_q_reg_19_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[10] op_numerator_q_reg_10_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[15] op_numerator_q_reg_15_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[11] op_numerator_q_reg_11_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[5] op_numerator_q_reg_5_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[1] op_numerator_q_reg_1_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[13] op_numerator_q_reg_13_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[4] op_numerator_q_reg_4_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[29] op_numerator_q_reg_29_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[9] op_numerator_q_reg_9_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[0] op_numerator_q_reg_0_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[20] op_numerator_q_reg_20_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[16] op_numerator_q_reg_16_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[12] op_numerator_q_reg_12_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[8] op_numerator_q_reg_8_
ibex_multdiv_fast_RV32M2 cell div_counter_q_reg[3] div_counter_q_reg_3_
ibex_multdiv_fast_RV32M2 cell div_counter_q_reg[0] div_counter_q_reg_0_
ibex_multdiv_fast_RV32M2 cell div_counter_q_reg[4] div_counter_q_reg_4_
ibex_multdiv_fast_RV32M2 cell div_counter_q_reg[2] div_counter_q_reg_2_
ibex_multdiv_fast_RV32M2 cell div_counter_q_reg[1] div_counter_q_reg_1_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[28] op_numerator_q_reg_28_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[26] op_numerator_q_reg_26_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[25] op_numerator_q_reg_25_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[17] op_numerator_q_reg_17_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[21] op_numerator_q_reg_21_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[31] op_numerator_q_reg_31_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[24] op_numerator_q_reg_24_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[18] op_numerator_q_reg_18_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[27] op_numerator_q_reg_27_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[23] op_numerator_q_reg_23_
ibex_multdiv_fast_RV32M2 cell op_numerator_q_reg[30] op_numerator_q_reg_30_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[29] op_quotient_q_reg_29_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[31] op_quotient_q_reg_31_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[30] op_quotient_q_reg_30_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[28] op_quotient_q_reg_28_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[13] op_quotient_q_reg_13_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[15] op_quotient_q_reg_15_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[14] op_quotient_q_reg_14_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[12] op_quotient_q_reg_12_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[27] op_quotient_q_reg_27_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[23] op_quotient_q_reg_23_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[19] op_quotient_q_reg_19_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[11] op_quotient_q_reg_11_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[7] op_quotient_q_reg_7_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[3] op_quotient_q_reg_3_
ibex_multdiv_fast_RV32M2 cell md_state_q_reg[0] md_state_q_reg_0_
ibex_multdiv_fast_RV32M2 cell gen_mult_fast.mult_state_q_reg[1] gen_mult_fast_mult_state_q_reg_1_
ibex_multdiv_fast_RV32M2 cell gen_mult_fast.mult_state_q_reg[0] gen_mult_fast_mult_state_q_reg_0_
ibex_multdiv_fast_RV32M2 cell md_state_q_reg[2] md_state_q_reg_2_
ibex_multdiv_fast_RV32M2 cell md_state_q_reg[1] md_state_q_reg_1_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[16] op_quotient_q_reg_16_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[26] op_quotient_q_reg_26_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[0] op_quotient_q_reg_0_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[1] op_quotient_q_reg_1_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[2] op_quotient_q_reg_2_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[8] op_quotient_q_reg_8_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[9] op_quotient_q_reg_9_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[10] op_quotient_q_reg_10_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[4] op_quotient_q_reg_4_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[5] op_quotient_q_reg_5_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[6] op_quotient_q_reg_6_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[17] op_quotient_q_reg_17_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[18] op_quotient_q_reg_18_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[20] op_quotient_q_reg_20_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[21] op_quotient_q_reg_21_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[22] op_quotient_q_reg_22_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[24] op_quotient_q_reg_24_
ibex_multdiv_fast_RV32M2 cell op_quotient_q_reg[25] op_quotient_q_reg_25_
ibex_multdiv_fast_RV32M2 net imd_val_d_o_31     imd_val_d_o[31]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_30     imd_val_d_o[30]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_29     imd_val_d_o[29]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_28     imd_val_d_o[28]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_27     imd_val_d_o[27]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_26     imd_val_d_o[26]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_25     imd_val_d_o[25]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_24     imd_val_d_o[24]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_23     imd_val_d_o[23]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_22     imd_val_d_o[22]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_21     imd_val_d_o[21]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_20     imd_val_d_o[20]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_19     imd_val_d_o[19]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_18     imd_val_d_o[18]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_17     imd_val_d_o[17]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_16     imd_val_d_o[16]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_15     imd_val_d_o[15]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_14     imd_val_d_o[14]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_13     imd_val_d_o[13]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_12     imd_val_d_o[12]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_11     imd_val_d_o[11]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_10     imd_val_d_o[10]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_9      imd_val_d_o[9]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_8      imd_val_d_o[8]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_7      imd_val_d_o[7]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_6      imd_val_d_o[6]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_5      imd_val_d_o[5]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_4      imd_val_d_o[4]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_3      imd_val_d_o[3]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_2      imd_val_d_o[2]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_1      imd_val_d_o[1]
ibex_multdiv_fast_RV32M2 net imd_val_d_o_0      imd_val_d_o[0]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_31     imd_val_q_i[31]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_30     imd_val_q_i[30]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_29     imd_val_q_i[29]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_28     imd_val_q_i[28]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_27     imd_val_q_i[27]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_26     imd_val_q_i[26]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_25     imd_val_q_i[25]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_24     imd_val_q_i[24]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_23     imd_val_q_i[23]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_22     imd_val_q_i[22]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_21     imd_val_q_i[21]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_20     imd_val_q_i[20]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_19     imd_val_q_i[19]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_18     imd_val_q_i[18]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_17     imd_val_q_i[17]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_16     imd_val_q_i[16]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_15     imd_val_q_i[15]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_14     imd_val_q_i[14]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_13     imd_val_q_i[13]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_12     imd_val_q_i[12]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_11     imd_val_q_i[11]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_10     imd_val_q_i[10]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_9      imd_val_q_i[9]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_8      imd_val_q_i[8]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_7      imd_val_q_i[7]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_6      imd_val_q_i[6]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_5      imd_val_q_i[5]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_4      imd_val_q_i[4]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_3      imd_val_q_i[3]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_2      imd_val_q_i[2]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_1      imd_val_q_i[1]
ibex_multdiv_fast_RV32M2 net imd_val_q_i_0      imd_val_q_i[0]
ibex_multdiv_fast_RV32M2 net equal_to_zero_i    equal_to_zero_i_BAR
ibex_multdiv_fast_RV32M2 net md_state_q[2]      md_state_q_2_
ibex_multdiv_fast_RV32M2 net gen_mult_fast.mult_state_q[0] gen_mult_fast_mult_state_q_0_
SNPS_CLOCK_GATE_HIGH_ibex_top_0 net net207346   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_0 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_0 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_1 net net207346   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_1 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_1 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_2 net net207346   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_2 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_2 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_3 net net207346   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_3 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_3 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_4 net net207346   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_4 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_4 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_5 net net207346   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_5 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_5 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_6 net net207346   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_6 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_6 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_7 net net207346   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_7 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_7 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_8 net net207346   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_8 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_8 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_9 net net207346   EN
SNPS_CLOCK_GATE_HIGH_ibex_top_9 net n2          ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_9 net n3          CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_10 net net207346  EN
SNPS_CLOCK_GATE_HIGH_ibex_top_10 net n2         ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_10 net n3         CLK
SNPS_CLOCK_GATE_HIGH_ibex_top_11 net net207346  EN
SNPS_CLOCK_GATE_HIGH_ibex_top_11 net n2         ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_top_11 net n3         CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_0 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_0 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_0 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_1 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_1 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_1 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_2 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_2 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_2 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_3 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_3 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_3 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_4 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_4 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_4 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_5 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_5 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_5 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_6 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_6 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_6 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_7 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_7 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_7 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_8 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_8 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_8 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_9 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_9 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_9 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_10 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_10 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_10 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_11 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_11 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_11 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_12 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_12 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_12 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_13 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_13 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_13 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_14 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_14 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_14 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_15 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_15 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_15 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_16 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_16 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_16 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_17 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_17 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_17 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_18 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_18 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_18 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_19 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_19 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_19 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_20 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_20 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_20 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_21 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_21 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_21 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_22 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_22 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_22 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_23 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_23 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_23 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_24 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_24 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_24 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_25 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_25 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_25 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_26 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_26 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_26 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_27 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_27 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_27 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_28 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_28 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_28 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_29 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_29 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_29 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_30 net net207886 EN
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_30 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_30 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_0 net net207326 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_0 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_0 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_1 net net207326 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_1 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_1 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_2 net net207326 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_2 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_2 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_3 net net207326 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_3 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_3 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_4 net net207326 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_4 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_4 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_5 net net207326 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_5 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_5 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_6 net net207326 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_6 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_6 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_7 net net207326 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_7 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_7 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_8 net net207326 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_8 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_8 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_9 net net207326 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_9 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_9 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_10 net net207326 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_10 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_10 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_11 net net207326 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_11 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_11 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_12 net net207326 EN
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_12 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0_12 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_multdiv_fast_RV32M2_0 net net206969 EN
SNPS_CLOCK_GATE_HIGH_ibex_multdiv_fast_RV32M2_0 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_multdiv_fast_RV32M2_0 net n3 CLK
SNPS_CLOCK_GATE_HIGH_ibex_multdiv_fast_RV32M2_1 net net206969 EN
SNPS_CLOCK_GATE_HIGH_ibex_multdiv_fast_RV32M2_1 net n2 ENCLK
SNPS_CLOCK_GATE_HIGH_ibex_multdiv_fast_RV32M2_1 net n3 CLK
1
1
report_clock_gating
 
****************************************
Report : clock_gating
Design : ibex_top
Version: U-2022.12-SP7
Date   : Wed Apr 10 17:37:26 2024
****************************************

Information: Identification of clock-gating cells has not been performed. Pre-existing clock-gating cells will not be reported. (PWR-947)


                             Clock Gating Summary
          ------------------------------------------------------------
          |    Number of Clock gating elements    |       58         |
          |                                       |                  |
          |    Number of Gated registers          |  1892 (97.93%)   |
          |                                       |                  |
          |    Number of Ungated registers        |    40 (2.07%)    |
          |                                       |                  |
          |    Total number of registers          |     1932         |
          ------------------------------------------------------------



                             Clock Gating Report by Origin
          +-------------------------------------------------+------------------+
          |                                                 |    Actual (%)    |
          |                                                 |    Count         |
          +-------------------------------------------------+------------------+
          |  Number of tool-inserted clock gating elements  |    58 (100.00%)  |
          |                                                 |                  |
          |  Number of pre-existing clock gating elements   |     0 (0.00%)    |
          |                                                 |                  |
          |  Number of gated registers                      |  1892 (97.93%)   |
          |                                                 |                  |
          |  Number of tool-inserted gated registers        |  1892 (97.93%)   |
          |                                                 |                  |
          |  Number of pre-existing gated registers         |     0 (0.00%)    |
          |                                                 |                  |
          |  Number of ungated registers                    |    40 (2.07%)    |
          |                                                 |                  |
          |  Number of registers                            |     1932         |
          +-------------------------------------------------+------------------+



1
# Generate a report file
set rpt_file "${top_level}.dc.rpt"
ibex_top.dc.rpt
set maxpaths 20
20
check_design >> ${rpt_file}
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
report_timing_requirements >> ${rpt_file} 
#report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs
#report_timing -delay max -nworst 1 -max_paths 10000 -path full -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs.full
#report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_outputs] > ${top_level}.syn.critical_regs.output
#report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_registers -data_pins] > ${top_level}.syn.critical_regs.regs
#report_timing -delay min -nworst 1 -max_paths 10000 -path short -nosplit -unique -sort_by slack > ${top_level}.syn.fast_path
##################################################
# Save the design database 
##################################################
# Generate structural verilog netlist
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/dc_syn/dc/ibex/ibex_top.nl.v'.
Warning: Verilog writer has added 16 nets to module ibex_top using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
# Write a Standard Delay Format (SDF) file
# Note : SDF is an IEEE standard for the representation and interpretation of timing data
#        The SDF file includes delays (module path, device, interconnect, and port), timing checks (setup, hold, recovery, skew, width, and period),
#        timing constraints (path and skew), incremental and absolute delays, and so on
write_sdf "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall23/yl5334/ibex_/ibex/dc_syn/dc/ibex/ibex_top.syn.sdf'. (WT-3)
1
# Write a SDC file
# Note : SDC is a format used to specify the design intent, including the timing, power and area constraints for a design
write_sdc "${top_level}.syn.sdc" -version 1.7
1
start_gui
Current design is 'ibex_top'.
# Finish synthesis
#quit
dc_shell> Current design is 'ibex_top'.
dc_shell> g[K