-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Tue Jul 28 18:59:48 2020
-- Host        : DESKTOP-QPN994V running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Picture_G_Rom_sim_netlist.vhdl
-- Design      : Picture_G_Rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s15ftgb196-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
\ENOUT_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1\ : label is "soft_lutpair0";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(0),
      I2 => sel_pipe(2),
      I3 => \douta[7]\(0),
      I4 => sel_pipe(1),
      I5 => \douta[7]_0\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(1),
      I2 => sel_pipe(2),
      I3 => \douta[7]\(1),
      I4 => sel_pipe(1),
      I5 => \douta[7]_0\(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(2),
      I2 => sel_pipe(2),
      I3 => \douta[7]\(2),
      I4 => sel_pipe(1),
      I5 => \douta[7]_0\(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(3),
      I2 => sel_pipe(2),
      I3 => \douta[7]\(3),
      I4 => sel_pipe(1),
      I5 => \douta[7]_0\(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(4),
      I2 => sel_pipe(2),
      I3 => \douta[7]\(4),
      I4 => sel_pipe(1),
      I5 => \douta[7]_0\(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(5),
      I2 => sel_pipe(2),
      I3 => \douta[7]\(5),
      I4 => sel_pipe(1),
      I5 => \douta[7]_0\(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(6),
      I2 => sel_pipe(2),
      I3 => \douta[7]\(6),
      I4 => sel_pipe(1),
      I5 => \douta[7]_0\(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(7),
      I2 => sel_pipe(2),
      I3 => \douta[7]\(7),
      I4 => sel_pipe(1),
      I5 => \douta[7]_0\(7),
      O => douta(7)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe(0),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(1),
      I1 => ena,
      I2 => sel_pipe(1),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(2),
      I1 => ena,
      I2 => sel_pipe(2),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\,
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\,
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"EDEFEDEBEEF1EBE3EDEDEDEEEEEEEEEFF1F0EDEDEEEDEAE8A42A2222131D1022",
      INIT_01 => X"E2E6EAEAE8E4E3E2E1E5E5E4E6E8E3DBE7E2D2B79B784C261D161A304A71ADE3",
      INIT_02 => X"EAEBECECEDEDEEEEEEEEEEEEEEEEEEEDF2F2F5EABC783E21231B20375F91BFD8",
      INIT_03 => X"DDECF4EEEDEEEEEFEFEFEFEFF1EFEDEDEDEDEAE89E2B24251D281624E6E7E3E7",
      INIT_04 => X"E4E6ECF0E2E5E7E8EBEDECE8DDE4E8E4DECDA8854935231D1C2E66A1DAF2F7E4",
      INIT_05 => X"EDEDEEEEEEEEEEEEEEEEEEEEE5EFE3B6743D211C162F5688B9DBE8ECEDEBE8E4",
      INIT_06 => X"EEEEEFEFEFEFEFEFF0EFEDEEEFEEECE9C85D2B151524171BE5E6E4E8EAEBECEC",
      INIT_07 => X"ECEDEDEEEDEDECEBE4E7E9E8ECEFE5D6B47F452A201D2C428DC5F1F0E6EAF1EE",
      INIT_08 => X"EEEEEEEEEEEEEEEDEBEABA6733241D172E65A2CFEDF3EEEAECEBEAE9EAECEEF0",
      INIT_09 => X"EFF0F0F0EFEEEDEDEFF0EEECE5A356291F201D1DE4E6E5E8EAEBECECEDEDEEEE",
      INIT_0A => X"E9E7E7E8F7F4F0ECEDEFF0EFE9D0AB7E471D19293B72B7E4F3F0EBE8EDEEEFEF",
      INIT_0B => X"EEEEEEECECC072301919253781B2DBE8F0EFECF1F0EFEEEDECEAE7E5ECECEBEB",
      INIT_0C => X"EEEEEDEEF1F1F0EEEAE4AD836E57534EE5E5E4E7E9EBECECEDEDEEEEEEEEEEEE",
      INIT_0D => X"EBECEDF1EEEAEAEFEDE7E1CC9C5F301E21336AB6E6EFEDF1EFF0F0F1F0EFEFEE",
      INIT_0E => X"D27D2C1A201B3A7CC6E6F2EBECEAE6EBEFEDECECEDEEEEEEEEEDEDEEEDECEDF1",
      INIT_0F => X"EFEFEEEEEEE9E4DCD4CCC6C3E7E4E4E7EAEBECECEDECEDEDEDEEEEEEEFEFEFED",
      INIT_10 => X"EEEEECECEAE9E6E6E0BF7A3B1D232654B0E9ECEAEFF5F2F0F4F1E8E8EDEFEFEF",
      INIT_11 => X"113894C4ECEDEDEDEDEDEDEDECEDEDEDEEEEEEEEEEEEEEEEEEEEEEEEF0F0F0EF",
      INIT_12 => X"F2F1EFEDEBE9E8E7E1E3E3E5EAEBEBECECEDEDEDEEEAF1F0EAF7F8D9892B1724",
      INIT_13 => X"F1F1EEECEDE1BF9B4F241A355C9DDEF5F1F0F7FAEDE6E9EFEDEFEFEFEFEFEFEF",
      INIT_14 => X"EEEFEFEFEEEDECEDECEEEEEEEEEEEEEEEFEFEFEFEFEFEFEFEEEEEEEDEDEDECEC",
      INIT_15 => X"F2F4F5F6E2E3E5E6EAEBEBECEDEDEDEDEEE9F2EEE6FAEEAA4522151C3473C3EF",
      INIT_16 => X"EDF1EDE39C5423171B4FA9E4F5EEF5F9ECE7EBEFEDEFEFEFEFEFEFEFECEDEEF0",
      INIT_17 => X"EEEDEDEDEDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDEDEDEDEDECECECEAEEEEEA",
      INIT_18 => X"E1E3E4E6EBEBECEDECEEEFEFEFEAF1ECE9F7CA65141E162470BFEAFBEFF0EFEF",
      INIT_19 => X"DEAB571E18275CA5E6F6F3EDF4F6EAE8EEEFEFEFEFEFEFEFECECEDEEEEEFF0F0",
      INIT_1A => X"EEEFEEEEEEEDEDEDEDEDEDEDEDEDEDEDECECECEDEDEDEEEDE5ECEFECEBEDEEEB",
      INIT_1B => X"ECECEDEDEFEFF0F0EEEFECEEF6E28E2F1A1C2050B1EEF2EBEFF0EFF0EEEEEDEE",
      INIT_1C => X"29142958B5F5FAE2F5FAE7EAEEEFEFEFEFEFEFEFF3F3F2F2F1F0F0F0E2E3E5E7",
      INIT_1D => X"EAEAE9E9E9E9E9E9E9E9E9E9EBEBECECEDEEEEEFF0F3F5F3F1EFEDEAF9E6A256",
      INIT_1E => X"EFF0F2F2EFF3E7EFF8B54C1725194098DDF3EEE3F0F0F0F0EEEEEDEDEDECEBEB",
      INIT_1F => X"6BCFF7E6EEF0E8F4EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE1E4E7E8ECECEDEF",
      INIT_20 => X"E6E6E6E6E6E6E6E6E8E8E8EAEBEDEDEEF3F0EDEDEFF2F2F0F6EEDFA042171F28",
      INIT_21 => X"F1F3E9EDDB791F161C2276D7EDE9F1F4F0F0F0F0EFEFEEEEEAEAEAE9E8E7E6E6",
      INIT_22 => X"E9EAF1F5EFEFEFEFEFEFEFEFEAEBEBEBECECEDEDE2E5E7E8EDEDEEEFF1F2F2F2",
      INIT_23 => X"E2E2E2E1E3E4E5E6E7E9E9EBEDEAE8EAEDF0F3F5EEE9F3D7813C241A3286D5ED",
      INIT_24 => X"A340121C1C4FB4F4ECE5F6FAF0F1F1F0EFEFEEEDE8E7E6E5E4E3E3E2E2E2E2E2",
      INIT_25 => X"EFEFEFEFEFEFEFEFF2F2F2F1F1F1F0F0E2E5E6E8EEEEEFF1F2F3F4F4F4ECF1E8",
      INIT_26 => X"DFE0E0E1E4E5E5E7ECEEF1F4F5F2F1F3EDF1F0EECA6B211D1949ADEEEAEEFCED",
      INIT_27 => X"2C82DDF8EAECF4EAF0F1F1F0F0EFEFEDE6E5E4E3E2E1E0DFDFDFDFDFDFDFDFDF",
      INIT_28 => X"EFEFEFEFEFEFEFEFEFEFEFEFE3E5E8E9EEEEEFF1F3F4F4F4F7E7F9E3751E1420",
      INIT_29 => X"E0E1E3E4E8EAEDEEF0F0F0F0ECFAEAE4EBAF4B1B1F225CD2EFDEFCF2EFEFEFEF",
      INIT_2A => X"EEF2EEF4EEEFEFEFEEEBE9E6DFDFDFDFDFDFDFDFE0E0E0E0E0E0E0E0DEDEDFDF",
      INIT_2B => X"EFEFEFEFEFEFEFEFE0E4EAEFEDEDEFF0F1F3F2F2F4EDFAA83B221B1B54BCF6EF",
      INIT_2C => X"E6E9ECEEEFF0F1F0F0F5F3EFEACE802E201B3796E3F5F7EFEFEFEFEFEFEFEFEF",
      INIT_2D => X"EFEFEFEFECEAE6E4DFDFDFDFDFDFDFDFE0E0E0E0E0E0E0E0DEDDDFDFE0E1E3E4",
      INIT_2E => X"EFEFEFEFE1E6EBEFEDEEEEF0F1F2F1F1F7F7DF76261B16278CD8F7EBEEF1EBF0",
      INIT_2F => X"EFF0F0F1F2ECF8F4E7F0C05523181B50BFF9EEF1EFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_30 => X"E9E6E4E2E0DFDFDFDFDFDFDFE0E0E0E0E0E0E0DFDDDDDFDFE1E1E2E4E6E7E9EC",
      INIT_31 => X"E3E6ECF0EFEEEEF0F0F1F1F0F1FBB5411B1A1849CAF0F4E8EEF3ECF0F0F0EEEC",
      INIT_32 => X"EFE7F3F1E7FAE38D301B192889E5E8F6EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_33 => X"E0DFDFDFDFDFDFDFE0E0E0E0E0E0E0E0DEDEDFE0E1E1E3E3E3E5E7E9ECEFF0F1",
      INIT_34 => X"EEEEEFF0F0EFEFEEEBEE8B28251D287EEAF7EEE8F3F5F0F6EFEEEDEAE7E3E1E0",
      INIT_35 => X"F0F8ECC856201A1C57C2EBF7EEEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE4E9EDF0",
      INIT_36 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFE0E0E1E1E3E3E2E3E5E7E9ECEEEFF0EBEEED",
      INIT_37 => X"EFEEEEEDEFD06220281A43B7EEF3EDEEF5F2EDF4EEECEAE6E3E0E0DEDFDFDFDF",
      INIT_38 => X"8D3013193699E8F2EEEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE6EBEEEFEEEEEEEF",
      INIT_39 => X"DFDFDFDFDFDFDFDFDFDFE0E0E1E1E3E3E3E3E5E6E7E9EBECF0F2EEEFF8F3EBEF",
      INIT_3A => X"F1A83C1C1D196BDFEDF1F1F3F3EEEAEDEBE9E6E4E0DFDEDDDFDFDFDFDFDFDFDF",
      INIT_3B => X"1D61D0EEEEEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE8EDEFF0EEEFEEEEEEEDECEC",
      INIT_3C => X"DFDFDFDFDFDFE0E0E1E1E3E3E3E3E3E4E5E7E8EAEBF0EFF2F5F1EFF4C154161B",
      INIT_3D => X"192E9EF0EEF3F3F1F0EEECEDE9E6E3E1DEDDDDDEDFE0E0E0E0E0E0E0DFDFDFDF",
      INIT_3E => X"EDEFEFEFF0F0EFEFEEEEEEEEEFEFEFEFE9EEEFF0EFEFEFEEEDECEBEAE1792121",
      INIT_3F => X"E0E0E1E1E2E2E4E3E4E3E3E3E4E5E7E7E4E8F0F0ECF1F3EBE07724220C2FB2ED",
      INIT_40 => X"F0F2F1EEEEF2F3F1E6E4E2DFDFDDDEDEDFDFDFDFDFDFDFDFDEDEDEDFDFDFDFDF",
      INIT_41 => X"EAF4F1F0EEEDECEDEEEFF1F1E9EFF0F0EFEFEFEEEEECEBEAC956152A1F49C7F4",
      INIT_42 => X"DCE2E6E4E1E1E1E1E2E2E3E3E8EAEDEFF1F1F1EFF2AC45221B1569DEF0ECF6EF",
      INIT_43 => X"F0EEEBE8E2E1E0E1E0DFDFDEE0DBD7D8DCDEDDDADCDDDDDEDCDCDDDFDEDFDDD9",
      INIT_44 => X"EDECEBECEEEFF2F2EDEFEEEDEEF3ECF1ECE8F3E9A0301F20137DEAE6F1F1F0EF",
      INIT_45 => X"E1E1E1E1E2E2E2E3E9EBEDEFF0F1F1EFF4CD6926211746BDECEBF3EFEEF5F1EE",
      INIT_46 => X"E1E1E0E0E0E0E0DFDBDEE1E0DBD9DCE1E3E3E4E3E3E2E2E3E1E4E6E7E5E3DFDD",
      INIT_47 => X"EEEFF2F2EDEFEEEEEEF2EDF2EEEBF3E17A1F1D1F2C9EEFEFF0F0EFEFEFEDE9E5",
      INIT_48 => X"E2E2E3E3E8E9EBEFF0F1F1EFF2EA992D241E2292E6ECEEEFF4F3EEEEEDECEBEC",
      INIT_49 => X"E0E0E0DFE1E1E1DED9D8D9DADFDFE0DFE0DFDFDDDBDADCDFE0DEE0E4E1E1E1E1",
      INIT_4A => X"EDEFEEEDEDF2ECF0EEEFF0D05014201D4DC6EFF3F0F0EEEFEFECE8E4E0E0E0E0",
      INIT_4B => X"E7E8EAEEF0F1F1F0EEF5C34520231469DCF1ECEEF7F2F0EFEDECECECEEEFF2F2",
      INIT_4C => X"E4DEDADDE4E6E1DBDFDEDFE0E3E3E3E0E1DBD8D9D8DADFE8E0E1E1E1E2E2E3E3",
      INIT_4D => X"EEF1EDEFEEF4EBB73918241F6EE2E8F1EFEFEEEFEEEBE6E2E0E0E0DFE0E0E0E0",
      INIT_4E => X"EFF1F1F0F2EEE16C1E1E1542C7F5EDECF7EEF1F1EEECECEDEEEFF1F1EDEEEEEF",
      INIT_4F => X"DFD8CCC4BEBEBFC3C7C8C8C5CDCFD5DCE0E1DFDCE0E0E1E1E2E2E3E3E5E7EAEE",
      INIT_50 => X"EEF5E095302022278CEFE6F4EEEFEEEEEDEAE5E0DFDEDEDEDFE0E1E1DFDFE0E2",
      INIT_51 => X"F8EAF29B2C161A249FF1EFEAF5ECF5F1EEEDECEDEEEFF1F1EDEEEEF0EDF1ECEF",
      INIT_52 => X"5B5A5C60666866626A7F9AB4CFE5E4D9DFE0E1E1E2E2E3E3E4E6E9EDEFF1F1F1",
      INIT_53 => X"2624183BACF3ECF7EDEDEEEEEDE8E2DEDDDEDEDEE0E0E1E1E2E1D9C19E7F6E68",
      INIT_54 => X"4A131D1A70E4EFE9F5ECF7EFEEEDECEDEDEFF1F1EEEDF0F1EDF1EFEFEEF6D472",
      INIT_55 => X"1C1D1815152B405B8ECAE4DFDFE0E1E2E3E3E3E3E3E6E8EDEFF1F1F1F4E9F4C3",
      INIT_56 => X"CCEFEFF3EDEDEEEEECE8E1DCDDDDDEDEE0E0E1E1E2C79A6940281E1C16131217",
      INIT_57 => X"4ED9EEEAF6EDF8ECEEEEEDEDEDEFF1F1EEEDF0F2ECF1EFEFEDF4C8541D261057",
      INIT_58 => X"111710154CA3D9E0DFE1E2E2E3E3E3E3E3E5E8EDEFF1F1F1ECE8F1D96516211D",
      INIT_59 => X"EDECEDEDECE7E0DCDDDDDDDEE0E0E1E0D59A4D190A121C1F201D1B1E22221D18",
      INIT_5A => X"F7F1EFEFEFEEEDEDEDEFF0F0EEEEF1F3ECF1F1EFECF4C14319280E6DE0EAEFEC",
      INIT_5B => X"2179E0DEE0E1E2E2E2E2E2E2E5E6E7EAECEEEFF0F2EDEFED8A221E1A2FB5ECEC",
      INIT_5C => X"E7E1DFDDDDDDDEDEDEDEDFDEBA561C1F233042444F50505054574E463228221E",
      INIT_5D => X"EFEEEEEEEEEFF0F0EEF0F0ECF1E9F3ECF2F0973217201A95DDEDF4EDEFEFEFEC",
      INIT_5E => X"E1E1E2E2E2E2E2E2E4E5E7EAECEEEFF0F1EEEDF1A1361E1A2598E7ECF0F3EFF2",
      INIT_5F => X"DDDDDEDEDEDEDFDDAE480F1B395E8086828485838481776F66533A201568D5E0",
      INIT_60 => X"EDEFEFF0EEF0F0EDF2EAF2ECF2E98C29191E22A2E5EEF3EFEFEFEFEBE7E1DFDD",
      INIT_61 => X"E2E1E2E2E4E5E7EAECEEEFF0EFEEEAF4BF511C1B1C6FE0EFE6F6EEF5EFEEEEED",
      INIT_62 => X"DEDEDFDDA749111C3B617E7F7E8283807B736861605138211D6BD4E4E1E2E3E2",
      INIT_63 => X"EEF0F0EEF3EBF0EAF2DD791D1B1B30B5EDF0F1F3EFEFEEEBE5E0DFDEDDDDDDDD",
      INIT_64 => X"E4E5E7EAECEEF0F1EEF3EDF5D6681A1F194BD4F3E1F8EEF5F0EEEEEEEEEFEFEF",
      INIT_65 => X"BE6C2B191C2F4246616467655E534A45322917182F7EDAE7E2E2E3E2E2E1E2E1",
      INIT_66 => X"F2ECEEEBF3D367181A1841C8F2F0EEF4EFEFEDEAE4DFDEDDDDDDDDDDDEDEDFDD",
      INIT_67 => X"ECEEEFF0EEF7F0F1E17D1F221A31BEF4E3F6EFF3F0EEEEEDEDEFEFEFEFF1F0EE",
      INIT_68 => X"120E1F282A2C2E2F2A231D1C1C180E24549FE1E4E2E3E3E2E2E1E1E1E4E5E7EA",
      INIT_69 => X"F6C85919181552D6F2EFECF2EFEEECE9E3DEDDDDDDDDDDDDDEDEDEDEE1A36032",
      INIT_6A => X"EFF5F3EEE8952C221D25A1EEE9F2F2EFF0EFEEEEEDEEEFEFEEF1F0EEF0EDEEED",
      INIT_6B => X"1613131718161617172A3D6EA6D3F0E2E3E3E3E2E2E1E1E1E4E5E7EAECEEF0F1",
      INIT_6C => X"181664DFEDEFEDF3EFEEECE8E2DEDDDDDDDDDDDDDEDEDEDFEAD1AB7E4D2B1F19",
      INIT_6D => X"F0B13E201B1F81E5F0ECF7ECF0EFEEEEEDEEEFEFEEF0F1EFEEEFEFEEF6BD4C1C",
      INIT_6E => X"32373A3E4C718FBDE0EDF2E1E3E3E3E3E1E0E0E0E4E5E7EAECEEEFF1EFF0F2EC",
      INIT_6F => X"E7F2F1F5F0EEEBE7E2DDDDDDDDDDDDDDDDDDDEE0E5E6E1CBA77D5A443129262B",
      INIT_70 => X"1A1C6CDEF3E8FAECF0EFEEEEEDEEEFEFEEF0F1F0ECF1F0EDF2AF3F1D191973E5",
      INIT_71 => X"AFCCD2DCDFD9E2E0E3E3E3E2E1E1E1E1E4E5E7E9EBEDEFF0EFEBF3EEF8C54C1D",
      INIT_72 => X"F0EEEBE7E1DDDDDDDDDDDEDEDEDEDFE1E2E9EAE7DECEB7A48C807A808A92989C",
      INIT_73 => X"EBF7ECF6F0EFEEEEEEEEF0F0EEF0F1EFEBF3F1EEEFA6361B1A1D7EEBE6F5F3F5",
      INIT_74 => X"DEDFDFE0E0E1E1E1E1E1E2E2E6E7E6E6E7EAEDEFEFEAF7ECF0D4631A19223CE2",
      INIT_75 => X"E2DEDEDFDEDDDEDEDFDFE0E1E2E2E1E0DFDFDEDDD5D5D5D5D5D6D6D6DDDDDEDE",
      INIT_76 => X"F0EFEFEEEEEFF0F1F0F0F0EFEFF0F0EDFB943411151C9CF0EFF1EBEEEFEFECE8",
      INIT_77 => X"E0E0E0E0E1E1E2E3E7E8E7E6E7E9ECEFF0EBF5EDF4DC70201B2137D7EAF7EDF6",
      INIT_78 => X"DEDEDEDFE0E0E1E1E0DFDFDFDFDFDFDFDEDEDEDEDEDEDEDEE0E0E0E0E0E0E0E0",
      INIT_79 => X"EEEFF0F0F0F0F0EFEEF0F1EEF9923110141E9FF1F0F1EAEEEFEFECE8E2DFDFDF",
      INIT_7A => X"E1E2E2E3E7E7E6E6E6E9ECEFF2ECF2EEF6E582261D1F2FC4EAF7EEF2EFEFEEEE",
      INIT_7B => X"DFE0E1E0DFDFDFDFDFDFDFDFE1E1E1E1E1E1E1E1E0E0E0E0E0E0E0E0E0E0E0E1",
      INIT_7C => X"F0F0F0EFEDEFF1EEF78C2E11131FA0F2EFF1EBEDEEEFECE8E2DEDEDFDEDEDEDE",
      INIT_7D => X"E7E8E7E6E7E9ECEFF4EEEFEEF5EB942A211E26AEEBF6F1F3F0EFEFEEEEEFF0F1",
      INIT_7E => X"E0DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFE0E0E0E0E0E0E0E0E0E0E1E1E2E2E2E4",
      INIT_7F => X"EDEFF2EEF3872B131322A4F2EFF1ECEEEFEFECE8E2DFDFDFDEDEDEDFE0E0E1E1",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E6E9ECEFF5F0EDEEF1EDA42A211C2099ECF5F3F0EFEFEEEEEEEFF0F0F0F0F0EF",
      INIT_01 => X"DFDFDFDFDEDEDEDEDEDEDEDEE1E1E1E1E1E1E1E1E1E1E1E2E2E3E3E4E7E7E6E6",
      INIT_02 => X"EF8027141324A6F3EEF2ECEDEEEFECE8E2DEDEDFDEDEDEDEDFE0E1E0DFDFDFDF",
      INIT_03 => X"F4F2ECEFECEEB330211C1D87EEF3F4F2F0EFEFEEEEEFF0F1F0F0F0EFECEFF2EE",
      INIT_04 => X"E0E0E0E0E0E0E0E0E1E1E1E1E1E1E1E1E1E1E2E2E2E3E3E4E7E8E7E6E7E9ECEF",
      INIT_05 => X"1327A9F3EEF2EDEEEFEFECE8E2DFDFDFDEDEDEDFE0E0E1E1E0DFDFDFDFDFDFDF",
      INIT_06 => X"EBF1C3371E1B1C7CF0F2F6F0EFEFEEEEEEEFF0F0F0F0F0EFECEFF3EDEB7B2416",
      INIT_07 => X"E1E1E1E1E1E1E1E1E1E1E1E1E1E1E2E2E3E3E4E5E7E7E6E6E6E9ECEFF0F2EDF1",
      INIT_08 => X"EDF2EEEDEEEFECE8E2DEDEDFDEDEDEDEDFE0E1E0DFDFDFDFDFDFDFDFE1E1E1E1",
      INIT_09 => X"1D1C1D76F1F1F6F3F0EFEFEEEEEFF0F1F0F0F0EFEBEFF3EDE87521171328AAF4",
      INIT_0A => X"E2E2E2E2E2E2E2E2E1E2E2E2E3E3E4E5E7E8E7E6E7E9ECEFEDF2EDF2EAF4CE40",
      INIT_0B => X"EFEFECE8E2DFDFDFDEDEDEDFE0E0E1E1E0DFDFDFDFDFDFDFDEDEDEDEDEDEDEDE",
      INIT_0C => X"ECF5EFEFEFEFEEEEEEEFF0F0F0F0F0EFEBEEF3EDE77320171329ADF4EDF2EEEE",
      INIT_0D => X"E1E1E2E2E2E2E2E3E3E4E4E5E5E5E5E7E6E8EAEDEDF1F0F1F0E4D9421C191B64",
      INIT_0E => X"E2DEDEDFDEDEDEDEDFE0E1E0DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFE0E0E0",
      INIT_0F => X"F0EFEFEEEEEFF0F1F0F0F0EFF3EBF0F0E7701E16122BAFF4EBF2EEECECEDEAE7",
      INIT_10 => X"E2E2E2E3E3E4E4E5E5E7E7E7E8E9EBEEEDF2EFF0F0E5DB471E1A1A61E9F3EFF1",
      INIT_11 => X"DEDEDEDFE0E0E1E1E0DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFE0E0E0E0E1E1E2E2",
      INIT_12 => X"EEEFF0F0F0F0F0EFF1EBF1F0E6701F16122BAFF4EBF2EEEDEDEDEAE7E2DFDFDF",
      INIT_13 => X"E4E4E4E6E6E7E7E8E8EAECEFEFF2EFEFEFE6DF4B1D1A195DE5F2F0F0EFEFEEEE",
      INIT_14 => X"DFE0E1E0DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFE0E0E0E1E1E2E2E2E2E2E3E3",
      INIT_15 => X"F0F0F0EFEEEBF3F0E56E1E171229ACF4ECF2EEECECEDEAE7E2DEDEDFDEDEDEDE",
      INIT_16 => X"E7E9E9E9EAEBEDF0F0F2EEEEEFE8E2501F1B1859E1F1F0F3F0EFEFEEEEEFF0F1",
      INIT_17 => X"E0DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFE0E0E1E1E2E2E2E3E2E3E3E3E4E4E5E6",
      INIT_18 => X"EBEBF4F1E47020171328ABF4EDF2EDEDEDEDEAE7E2DFDFDFDEDEDEDFE0E0E1E1",
      INIT_19 => X"E9EBEEF0F0F2EEEEEFE8E3511E1B1756DEF1F1F1EFEFEEEEEEEFF0F0F0F0F0EF",
      INIT_1A => X"DFDFDFDFDFDFDFDFDFDFDFDFE1E1E1E2E2E3E3E3E3E3E3E4E4E5E5E6E8E8E8EA",
      INIT_1B => X"E67221161325A7F3EEF2EDEDECEDEAE7E2DEDEDFDEDEDEDEDFE0E1E0DFDFDFDF",
      INIT_1C => X"F0F2EEEEEFE8E2511F1D1856DEF2F2F2F0EFEFEEEEEFF0F1F0F0F0EFEBECF5F1",
      INIT_1D => X"DFDFDFDFDFDFDFDFE1E1E2E2E2E3E3E3E3E3E4E4E5E5E5E7E8E9E9EAEAEBEDF0",
      INIT_1E => X"1424A6F3EFF2ECEEEDEDEAE7E2DFDFDFDEDEDEDFE0E0E1E1E0DFDFDFDFDFDFDF",
      INIT_1F => X"F0E7E04D1D1D1A56DEF3F3F0EFEFEEEEEEEFF0F0F0F0F0EFECEDF5F0E8782514",
      INIT_20 => X"DFDFDFDFE1E1E2E2E3E3E4E4E4E4E4E5E5E5E6E7E7E8E8E9E8EBEDEFEFF2EFEF",
      INIT_21 => X"F0F2ECEDECEDEAE7E2DEDEDFDEDEDEDEDFE0E1E0DFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_22 => X"1C1E1A57DFF4F4EFEFEFEFEEEEEFF0F1F0F0F0EFEFEEF4F0EB7D27131422A3F3",
      INIT_23 => X"E1E2E2E2E3E3E4E4E4E4E4E6E6E7E7E8E7E7E8E9E9EBEDEFF0F3F0F1F1E8E04C",
      INIT_24 => X"EDEDEBE7E2DFDFDFDEDEDEDEDFE0E0E0DFDFDFDFDFE0E0E0E0DFDFDFDFDFDFDF",
      INIT_25 => X"F0E8F6EFEFEEEEEEEFEFF0F0F0F0F0EFF0EEF3EDEC812B141722A1F2EEF2EDF0",
      INIT_26 => X"E2E2E3E4E3E3E4E6E6E7E8E8E7E8EAEBEDEDEEF0F2EBF7F4EFEEDD491E181B63",
      INIT_27 => X"E4E0DEDCDDDDDEDEDEDFDFDFDFDEDFDFDFDFDFDFE1E1E2E1E1E0E1E1E2E1E1E2",
      INIT_28 => X"EFEFEFEEEFF0F1F1F0F0F0EFECF1EDECEC96271D172292F2E4F5ECF6EEEDEBE7",
      INIT_29 => X"E3E3E4E6E6E8E8E8E7E9EAECEDEDEFF0F3EDF7F3F0EDDC471E171B69EFE9F7EF",
      INIT_2A => X"DEDEDFDFDFDFE0DFDFDFDFE0E0E0E0E0E1E1E2E1E0E0E0E0E1E2E1E2E2E2E3E4",
      INIT_2B => X"EFEFF0F0F0F0F0F0EDF1EDECEC9A2C1D18228CEFE4F5EFF7EFECEBE7E5E1DFDD",
      INIT_2C => X"E7E7E8E9E8EAEBEDEDEDEEF0F4EFF5F0F0ECD9471F161B75EEECF6F0EFEEEEEE",
      INIT_2D => X"DFDFE0DFDEDEDEDEDEDFDFDFE1E1E1E0E0E0E0E0E2E2E1E2E2E3E4E4E3E4E6E6",
      INIT_2E => X"F0F0F0EFEDF1ECEBEDA1311B182081EBE8F6EEF6EFECEBE8E5E1DFDEDEDEDFDF",
      INIT_2F => X"E9EAEBEDEDEDEEF0F3F1F4EFF3F1DA4A1E171F87EFF0F6F1EFEFEFEEEFEFF0F1",
      INIT_30 => X"DEDDDEDEDEDEDFDFE0E0E0E0E0E0E0E0E2E3E3E4E4E4E4E5E5E5E6E7E7E7E8E9",
      INIT_31 => X"EFF1EEEBEFAA3B19191F72E5ECF5F0F4EFEDECE8E6E3E0E0DFDEDFDFDFDFE0DF",
      INIT_32 => X"EDEDEEEFF2F1F3EEF7F3D94B1D18269DEEF1F3F1EFEEEEEEEEEFF0F0F0F0F0F0",
      INIT_33 => X"DEDEDFDFDFDFE0E0E0E0E0E1E3E4E4E5E5E5E5E6E6E6E7E7E7E8E7E8EAEBECEE",
      INIT_34 => X"F2B646191A1C60DBEDF2F0F2EFECEBE8E6E4E1E1E0E0E0E0E0E0E1E0DFDEDEDE",
      INIT_35 => X"F1F4F3EDF9F2D2451B1B31B6F0F3F1F3F0EFEFEEEEEFF0F0F0F0F0EFEFF0EDEB",
      INIT_36 => X"E0E0E0E0E1E1E1E2E4E5E4E5E5E6E7E7E7E7E7E7E8E8E8E9EBECEDEEEEEDEEEF",
      INIT_37 => X"1C1B50D1EDEFF2F2EEEDECE9E7E4E2E2E0E0E0E0E0E1E1E1DFDEDEDEDEDFDFDF",
      INIT_38 => X"F8EBC6371A1F39C9F0F3EEF3F0EFEFEEEEEFF0F0F0F0F0F0F0F1EEECF6C2531A",
      INIT_39 => X"E2E2E3E3E4E5E4E6E6E6E7E7E8E8E7E8E8E9E7E9ECEDEDEEEEEDEEEFF1F5F3EB",
      INIT_3A => X"ECECF1F2EEEDECEAE7E5E3E2E0E0E0E0E1E1E1E2E1E0E0E0E0DFDFDFE0E0E0E1",
      INIT_3B => X"192240D6F2F3EEF4F0EFEFEEEEEFF0F0F0F0F0EFEFEFEEECF9CD5C1C1D1942C7",
      INIT_3C => X"E5E5E4E6E6E7E7E7E8E8E8E8E8E9E7E8EDEDEEEFEEEDEEEFF2F7F4EAF6E6BD2D",
      INIT_3D => X"EEEEECEBE7E6E4E3E2E1E1E2E2E3E3E4E3E3E3E2E1E2E1E1E0E1E1E2E3E4E4E4",
      INIT_3E => X"FAE7F5F1F0EFEFEEEEEEEFF0F0F0F0F0EFEFF0EEFAD3631E1E193AC2EBEBF1F2",
      INIT_3F => X"E4E8E8E9E9E8E9E8E8E8E7E8EDEEEDEDEDEDEFF0EFEFFDE9F2F58D2619226DDD",
      INIT_40 => X"E9E7E5E4E2E2E1E1E0E1E1E1EAE1E3E3DEE6E5D4E0E1E4E8E9EAE9E9E3E8EAE7",
      INIT_41 => X"F0EFEFEEEEEEEFF0EEEFF0F0EDF0F3EAF4DC75221B122AA0F1E9F1F4F0EFEDEC",
      INIT_42 => X"E9E9E9E8E9E8E7E9EDEFEDEDEDEDEFF0F2F1F8E8F4E87B221C2381E4F6EDF2F0",
      INIT_43 => X"E2E2E1E1E1E1E2E3E8E4EAE9DFE1E8E4E2E3E3E4E4E3E0DEE3E0DDE3ECF1EEE8",
      INIT_44 => X"EEEEEFEFEEEFF0F1EFEFF3EEF3E589261C16238EEAECEEF6F0F0EEECEAE7E5E4",
      INIT_45 => X"E9E8E8E9EDEFEDEDEDEDEFF0F3F4F0E9F6D0601D1E269DEBEEF4EFF0F0F0EFEE",
      INIT_46 => X"E2E1E2E3E7E4EBEEE8E3E4E1E4E4E5E6E7EAEBEAE5DFDFE4E9E8E6E5E9EAE9E8",
      INIT_47 => X"EFEFF0F0F2EDF2F1F0EEA22C1E1A1973DFF1EBF6F0F0EEEDEAE8E6E4E2E2E3E2",
      INIT_48 => X"EDEFEEEDEDEDEFF0F1F4ECF0F9B4481A1D2FB8F1E7FAEEF1F1F0EFEEEEEEEFEF",
      INIT_49 => X"E9E4E6EBE3CFBAAB9C9C9DA1A9B3BBC0CFD8E5EBE6DFE2EBE9EAE9EAE9EAE8E9",
      INIT_4A => X"F6EEF1F3EDF4BB361E1F155AD2F6E9F6F2F0EFEDEBE8E7E6E3E2E3E3E2E3E2E3",
      INIT_4B => X"EDEDEFEFEBF3EAF6EF93341A1A44CBF1E3FBEEF3F1F0EFEEEEEEEFEFEFEFF0F0",
      INIT_4C => X"B18762503A383739404C585E8198B8D4E3E8ECF0E9E9EAE9EAE9E8EAEDEFEEED",
      INIT_4D => X"E9F2CB481F211647BEF8EAF3F2F1F0EDECE9E7E6E3E3E4E3E4E3E3E4E4E9E4D1",
      INIT_4E => X"EBF3EBF9D76E281A1D68DAF0E7F8F2F4F1F0EFEEEEEEEFEFF0F0EFEFF7F0EEF3",
      INIT_4F => X"14120F0D0E13181B24385885BCE6EFE5EAEAEAEBEAEBE9EAEDEFEEEDEDEDEFEF",
      INIT_50 => X"22211935A3F3EEF3F3F2F1EEECEAE9E7E4E3E4E3E4E4E4E4DEEBD79E60311812",
      INIT_51 => X"B6491E1A258EE4EFEDF3F4F4F1F0EFEEEEEEEFEFF1F0EFEFF5F6ECF3EAEFD965",
      INIT_52 => X"292724231B1F223A7AC4E5E0EAEAEAEAEAEBE9EBEDEFEEEDEDEDEEEFEFF4EDF4",
      INIT_53 => X"84E7F1F2F3F1F0EEEDE9E8E7E4E4E4E4E4E4E4E3E0E2B15E2513151D2728292A",
      INIT_54 => X"2EACEAF1F2EFF4F2F0F0EFEEEEEEEFEFF1F0EFEEEFF8E8F3EFECE385271D1A26",
      INIT_55 => X"534A2C1D4DA5E1EDEAEAEBEBECEBEBECECEDEDEDEEEFF0F0F5F5ECEC9D2F1A1A",
      INIT_56 => X"F2F2EFEDECE9E8E7E5E4E4E5E4E4E5E3E7D6882E11253B465459616869645E59",
      INIT_57 => X"F7ECF8E8F0EDECEFF2F2F2F2F1F0EFEEEBFBE6F5F5EFEC9D2A1B19196EDEF4F3",
      INIT_58 => X"1964C7EFE9EAECECEDECECECEAEAEDEFF0F2F2F0E5F3EBCF6A1A25185BDCEEEC",
      INIT_59 => X"EAE8E7E8E5E5E5E5E5E5E5E5E5D57A231A27447583878783807F78746F655229",
      INIT_5A => X"F0EEEDEEEFEFEFF0EDEFF0EFEFEAEDEEF2F6E6C93E2314213FD0F0F0EFEEEDEC",
      INIT_5B => X"E9EBEBECEDEDEDECEAEAEDEFF2F3F3F2EDF4E7AA4415241E80EAF0ECF5EBF7EB",
      INIT_5C => X"E6E6E6E6E6E6E7E5E5D98D341315325D717474706E6E6A676F60461F135FC3EB",
      INIT_5D => X"ECECEDEFEDEFF0EFECEAEEF0F5FAEED65021181632B8F5EFEEEDECEAEAE8E7E7",
      INIT_5E => X"EDEEEDEBEAEAEDEFF2F3F3F0EEEED97B24142034B1F7F0ECF3E9F4EFF0F0EFEE",
      INIT_5F => X"E8E7E7E7E8E1B265260E192C474D53575A5C5853513A2415277BCDE9EAEBEBED",
      INIT_60 => X"EDEFF0EFEBEAF0F3F5FBF5E57624200E238CF1EFEFEEEDECECEAE9E9E8E8E8E7",
      INIT_61 => X"EBECEEF0F2F3F2F0EEE5BA511C181C5FD8FCEFEDF3EAF1F0EEF1F1EEECEDF0F0",
      INIT_62 => X"EAE9DBA861331C091119232D32332F2C200E0E2A64B5E8E6EAECEDEDEEEEEDED",
      INIT_63 => X"EBECF3F4F3F7F7EDA82F23101D59DDF2EFEFEEEEECECECEBE9E9E8E8E9E8E8E8",
      INIT_64 => X"F3F3F2F0F6D98C2D20182398EBF6EEF0F3ECEFEFECF1F2EFEEF2F3F0EEEFF0EF",
      INIT_65 => X"AC80582D1E1B1A191A1A1C1D171E3F74AFE5F6E8EBEDEDEDEDEDEDEDECECEFF1",
      INIT_66 => X"EFF2F4EECC4320192134BDFBF0F0EFEFEFEEEDEDEAE9EAE9E8E7E7E8ECECF0DD",
      INIT_67 => X"F9BE5A181F1F4BCBEFEDEFF2F1EFEEEEECF1F2EFF1F5F2E9EDF0F0EEEDEDF3F4",
      INIT_68 => X"5D4D3A2C24242C335471A0C8E1EFF1EAEDEDEDEEEDEEEDEDEDEEEFF1F3F2F1EF",
      INIT_69 => X"DE681E1F242495F5EFF0F0F0F0F0F0EFEBEAEAE9E8E7E7E8ECE9EFEFDFCCAD8A",
      INIT_6A => X"1E308AE4EFE8F2F3ECF0EFEEEEF1F1EEF1F5ECDDEDEFF0EEEEECF2F4EEEEF1EE",
      INIT_6B => X"97959DA6AFC3DEEEEDE9EBEEEDEDEEEEEEEDEDEEEEEFF1F2F2F2F0EDE08B2E19",
      INIT_6C => X"1F2069D7EFF1F1F0F1F1F2F1ECEBE9E8E7E7E5E6E9EAE6E8EDE9DED4CBBBAA9E",
      INIT_6D => X"F0E7F6F3E8F0F0EFF0F2F0ECF0F3E6D1EEEFF0EEEEEBF0F4F0F0F2EFE79C2921",
      INIT_6E => X"EAE8E8E7E7E8ECF1EDEEEEEDEDEDEEEEEEF0F1F2F2F1EFECBC5D14232147BCEA",
      INIT_6F => X"EEF0F0F2F2F2F3F2ECEBEAE8E7E6E5E6E6ECE5E0E6E6E4EAE9E2DEE1E1DEE2E8",
      INIT_70 => X"EFEFEFEFF4EEF1EDE9F5E9BBEEEFF0EDEDE9EFF4F2F2F5F2EEC63621181D49B7",
      INIT_71 => X"ECEDEDEEEFEFEEEEEDEDEDEDF5EFEDF2F5EFE7E380371E1B278AE9E6EDEFEFEF",
      INIT_72 => X"EEF3F9EAEEECEBEAE8E7E5E6E7E7E7E6E6E5E5E6E4E7E8EBEBEBEBEAE9E9EAEA",
      INIT_73 => X"F3EEF1EEE9F5ECC4EEF1F2EFEEEEEFF0F1F1F0EEE6EC702222113674EDE7F1F8",
      INIT_74 => X"EFEFEEEEEDEDEDEEF2EEF6F7F1FAE7B34F27112059B6EFEBEEEFEFEFEFEFEFEF",
      INIT_75 => X"EFEEECEAE9E8E7E5E5E6E6E5E5E5E5E5E5E6E8EAECECEBEAEAEBEBECEDEDEEEE",
      INIT_76 => X"EAF5F1D4EEEFF1EFEEEEEFEFF0F0F0EFECEA9C361919204DCDEEF4ECF2F7F2F3",
      INIT_77 => X"EEEEEEEEF2ECF7F2E9FBD775291D0E3598E3F3F0EEEFEFEFEFEFEFEFF1EEF2EE",
      INIT_78 => X"E9E8E6E6E6E5E5E5E5E5E6E6E6E6E8E9EBEBEAEAEBEBEBEDEDEEEEEEEEEEEEEE",
      INIT_79 => X"EDEFF0EFEFEFF0F0F0F0EFEFEEE8D05F191D122992E8F7E1F2F5E9F8EEEDEDEB",
      INIT_7A => X"F3EEF0EAE8E9AB44241E2060C6F4F0F3EFEFEFEFEFEFEFEFEFEFF2EFECF4F4E2",
      INIT_7B => X"E6E6E6E6E6E6E7E7E7E8E8E9EBEBEAEAECECEDEDEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_7C => X"EFEFF0F0EFEFEFEFEEECEB932E17181E54C5F3E5EEF1E7F5EFEFEEECEAE9E8E7",
      INIT_7D => X"F0C56E29201C459CE1F1EEF3EFEFEFEFEFEFEFEFEFEFF1EFEEF3F4ECEEEFEEEF",
      INIT_7E => X"E7E7E8E8E9E9E9E9E9EAEBEBECEDEDEDEDEDEEEDEDEDEEEEEEEEEEEEEFF3EDEE",
      INIT_7F => X"EFEFEFEFEFF1E9C1540D1D1C2992E3F2EDEFF0F0F0EFEDEDECEAE8E9E7E6E6E7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"142877D0F0EDF0F3F0EFEFEFEFEFEFEFEFF0EFEEF0F1F2EFEFEFEDEEEFF0EFEF",
      INIT_01 => X"EBEAE9E9E9EAEAECEDEDEDEEEDEEEDEDEDEDEEEEEEEEEEEFEAF4F1F5E6943A1C",
      INIT_02 => X"F1F6E2DB841D19171B5CBAEFEEEFF7F0F0F1EFEEECEBEAE9E9E9E9E9EAEAEAEA",
      INIT_03 => X"F0EDF3F4F0EFEFEFEFEFEFEFF0F0ECEDF2F0EDEFEFEEEDEEF0F0EFEFEFEFF0F0",
      INIT_04 => X"E9EAEBECECECEDEDEDEDEDEEEDEDEEEEEEEEEFEFEBEEF1E9B3591F1C1D5BB2EA",
      INIT_05 => X"B75113141B2F7CD2EDEDF1F3F0F1F0EEEDEBEAEBEAEBEBEBEBEBEBEBECEBE9E9",
      INIT_06 => X"F1EFEFEFEFEEEEEEF0F0EBEEF4F0EBEEF0EEECEDEFF0EFEFEFEFEFF0F2EFE5E4",
      INIT_07 => X"EBECECECEDEDEEEEEDEEEEEEEEEEEFEEF2E7EBD27C2D17213993DFEFEBEEF3F5",
      INIT_08 => X"1D144AB0E9E8E6F5F3F2F1F0EEECEBEBEAEBEBEBECECECECEDECEAE9EAEBECED",
      INIT_09 => X"EEEEEEEEECEDEEEFF1F2F4F1F0EEECEDEFEFEFEFEFEFF0F0F1E8EFE6DB88161A",
      INIT_0A => X"ECEDEEEFE8EEF1EEEBECEFF0E8E7E7A133192E1E7CC4EBE6EBF1F1F4F1F0EFEF",
      INIT_0B => X"BFF0EBF7EFF2F4F0EBEAECEFEDEEEEEEEEEEEEEEEEEEEDEDEDEDEDECEAEAEAEB",
      INIT_0C => X"ECEEEEF0F2F3F5F2EAEFF0EFEDEDEEEEEFF0F1F1F1EFEBE6E2C46D1017262555",
      INIT_0D => X"F9F1EDEEEDE8E9EFEFE9A7532B1F2D53ACDDF0E7EEF3F0F3F1F0EFEFEFEEEDED",
      INIT_0E => X"F1F5F7F5F2F0EDECEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDECEBEAEBECEDEEEFEF",
      INIT_0F => X"F2F3F5F1E9EEF0EFECECEDEEEFF0F1F1F2F0ECE9E7D39044171B1B307ACFF4F1",
      INIT_10 => X"F2E6E3EAE4BB5B1F222248A0DBEEEEE6EFF4F0F3F0F0EFEFEEEEEDEDECEEEEF0",
      INIT_11 => X"F0F2EEEAEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDECEBEBECEDEDEEEFEFF1ECEEF5",
      INIT_12 => X"E6EDEFEFEDECEDEEEFF0F1F1F2F1EEE9E8E2BC882C1216213A8EE1F0EDF1F2F0",
      INIT_13 => X"B2632B23213787DCE9ECE6E6EFF2EFF3F0F0EFEFEFEEEEEEECEEEEEFF2F2F4F1",
      INIT_14 => X"ECECECECECECECECECECECECECECECECEDEEEEEEEFF0F0F0E7EBEEEDECE9E5E3",
      INIT_15 => X"EDEDEEEEEFF0F1F1F0F1EFE9E6E8DABB5E1E162A2448A2E6E9EDEDEAEAEFEFEA",
      INIT_16 => X"3576CAECE6E7E7EDF1EEECF1F0F0EFEFEFEEEEEEECEEEEEFF1F2F3F1E4E9EDEF",
      INIT_17 => X"EAEAEAEAEAEAEAEAEAEAEAECEDEEEEEEEFEFEFEEF0F1E9DFE7EED8B562261726",
      INIT_18 => X"EFF0F1F1EDEEF0EAE3E5E1D19C4A1C231F1E5BADE1ECF1ECEAEEF2EEECEAEAEA",
      INIT_19 => X"E8EAF0F5F3EDEBEDEFF0EFEFEFEFEEEEEDEEEEEEF0F1F3F0E0E5EAEDECECEDEE",
      INIT_1A => X"EBEBEBEBEBEBEBECEDEEEEEEEEEEEDEDECEDEAE9EFDD9B5522201B286AC3ECE4",
      INIT_1B => X"EEEDEFEBE2E1E0D5CA883915181A2F5ABBD8F0F3EFF1F4F1ECEBEBEBEBEBEBEB",
      INIT_1C => X"EFEEEEECEFEFEFEFEFEFEFEFEDEEEEEEEFF0F1EFDDE1E9EDEDEDEEEEEFF0F1F0",
      INIT_1D => X"E9E9E9EBECEDEDEDEDECECEBE4E4E7E5CA914C1A15243360B1E7EAE5EEEFF4F4",
      INIT_1E => X"E5E2E2DAD8BB78371F1C1E26689ED6ECEEF0F2F1ECE9E9E9E9E9E9E9E9E9E9E9",
      INIT_1F => X"EFEFEFEFEFEFEFEFEDEEEEEEEFEFF0EEDADFE8EDEDEDEEEFEFEFF0F0F1EEEFEE",
      INIT_20 => X"ECECECECEBEBEAE9ECE4DBC17F371C24251E4FAEE6E3DFEFF0EFF0EDE9EFF3EC",
      INIT_21 => X"D6D5B36E3018191C1863B4DDE7ECEEECECEBEBEBEBEBEBEBEBEBEBEBEBEBEBEC",
      INIT_22 => X"EFEFEFEFF1FAF1E7F1F5EDEAD9DEE6EDEEEEEEEFEFEFF0F0F5EFF0EFE9E6E5DE",
      INIT_23 => X"E6E7E6E2D7DBB4642A22241B2265B1D6E2E9F0F2F0F2F1F1EFEEEEEEEEEFEFEF",
      INIT_24 => X"6E2C141C1C214D9BD7E8E9EAEDEDEDECEBEBEAE9E8EBEBE8E9EBECEAE9EFF0EA",
      INIT_25 => X"F1F1EFEFF0EFEFF0DEDFE0E8EBECEEF0F0EFEFEEEDEDEEEFEDE9E6E2D9D7CFB0",
      INIT_26 => X"CC8E4C2B211E27356A9ACCDEE1E7EEF0F1F1F1F1EFEEEDEEEEEFEFEFEFEFEFEF",
      INIT_27 => X"1E1A224A8DCBE6E6EBEEF2F3F1EDEBEAEEF0EEEBEAECEBE9E3E8ECEBEBECE6DE",
      INIT_28 => X"EBEBEFE5E4DFDFEBEAECEEEFF0EFEFEEEDEDEFF0EEEBE8E4E1D6CFC3A0673215",
      INIT_29 => X"1A1E467CB9D0E2E2DFE5EBEEF0F0F0F0EEEEEDEDEEEEEFEFEFEFF0EFF2E8EFF5",
      INIT_2A => X"3771B0D9EAEEEEEBE5E4E8EDE8EAE8E5E4E6E6E3E8E6E2DFDCD4C5B674401B1A",
      INIT_2B => X"E3DEDEEBEAECEEEFF0EFEEEDEDEEF0F0EFECEAE7E3D9D3D5CCA668361619171B",
      INIT_2C => X"DBE2E4DEDEE8EEEEEFF0EFEEEEEDEDEDEDEEEFEFEFEFF0F0F2E7F1F2E6EEEBC7",
      INIT_2D => X"C2D1E0E7E7E5E7EADFE2E2DFDFE2E2DFDFE0E2E0CEA8775421212224305592C5",
      INIT_2E => X"E9EBEDEFEFEFEEEDEEEFF0F0F0EEECEADDDFDDD9D4C39D7B39291F1A15225793",
      INIT_2F => X"E1ECEFECEDEDEEEDEEEEEDEDEDEEEFEFEFEFF0F0EEECF3EDE9F9E2A0DBDCDEE5",
      INIT_30 => X"E2E5E3E2E4E6E6E3E1E1DED9DFCEB69B7F5A3720171C233A70B0D7DEDBDEDDDC",
      INIT_31 => X"EFEFEEEEEFEFF0F0F0EFEEECE3E7E3D7D0CDBEAC8453261B19151C2F6786B0D2",
      INIT_32 => X"ECECECEDEDEEEDEDEDEEEFEFEFF0F0F0EAEFF3ECEFF3C474D6E1E6E1E9EBECEE",
      INIT_33 => X"CFD2D2CDC8C3BCB5A589633F2517141620305284B6D4DAD6D9DDDFE0E7EDEDE9",
      INIT_34 => X"EEEFEFEFEFF0EFEEEEECE3DBD7D5C9B9AA8C5C331F1C16101B34577995AABBC5",
      INIT_35 => X"EDEDEEEDEDEDEEEFEFF0F0F0ECEFEDEDEDCF8843DBE6EAE3E8EBECEEEFEFEEEE",
      INIT_36 => X"7A736A6136302B271E171A214870A5C8D0CCCCD3DCE2E4E5E7E9E9E8EAEBEBEC",
      INIT_37 => X"EFEFEEEEF2EDE6E3E1DCD0C4B3B19D744A31282711161B25364D65747A7F817F",
      INIT_38 => X"00000000000000000000000000000000E2E3E4E5E7EAEBEDEFEFEEEEEEEEEEEE",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[7]_0\(7 downto 0) => ram_douta(7 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_douta(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena_array(0) => ena_array(4),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     2.319445 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Picture_G_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Picture_G_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Picture_G_Rom,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.319445 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "Picture_G_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "Picture_G_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
