INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/new/counter_16_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter_16_bit
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/Simple_VHDL_modules_RTL_Schematic_examples/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_pwm
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sim_1/new/main_pwm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_pwm_tb
