Info (10281): Verilog HDL Declaration information at top.sv(37): object "Reg1" differs only in case from object "REG1" in the same scope File: C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/top.sv Line: 37
Info (10281): Verilog HDL Declaration information at top.sv(37): object "Reg2" differs only in case from object "REG2" in the same scope File: C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/top.sv Line: 37
Warning (10268): Verilog HDL information at debugMode.sv(60): always construct contains both blocking and non-blocking assignments File: C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/debugMode.sv Line: 60
Info (10281): Verilog HDL Declaration information at debugMode.sv(19): object "debug" differs only in case from object "DEBUG" in the same scope File: C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/debugMode.sv Line: 19
Warning (10268): Verilog HDL information at interconexLogic.sv(29): always construct contains both blocking and non-blocking assignments File: C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/interconexLogic.sv Line: 29
Info (10281): Verilog HDL Declaration information at interconexLogic.sv(22): object "readExt" differs only in case from object "READEXT" in the same scope File: C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/interconexLogic.sv Line: 22
Info (10281): Verilog HDL Declaration information at interconexLogic.sv(22): object "readInstr" differs only in case from object "READINSTR" in the same scope File: C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/interconexLogic.sv Line: 22
