

================================================================
== Vivado HLS Report for 'mat_vec_multiply'
================================================================
* Date:           Tue Apr 25 20:59:54 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        mat_vec_mul_hls
* Solution:       solution1_default
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.035 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|       98| 0.980 us | 0.980 us |   98|   98|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dot_prod_row           |       56|       56|        14|          -|          -|     4|    no    |
        | + dot_prod_column       |       12|       12|         3|          -|          -|     4|    no    |
        |- diagonal_vec_loop      |       40|       40|        10|          -|          -|     4|    no    |
        | + element_process_loop  |        8|        8|         2|          -|          -|     4|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 6 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %mat_in) nounwind, !map !7"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %vec_in) nounwind, !map !13"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %accumulator) nounwind, !map !18"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @mat_vec_multiply_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.42ns)   --->   "%dot_prod = alloca [16 x i32], align 4" [mat_vec_mul.cpp:6]   --->   Operation 13 'alloca' 'dot_prod' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 14 [1/1] (1.18ns)   --->   "br label %1" [mat_vec_mul.cpp:11]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %dot_prod_row_end ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.86ns)   --->   "%icmp_ln11 = icmp eq i3 %i_0, -4" [mat_vec_mul.cpp:11]   --->   Operation 16 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.18ns)   --->   "%i = add i3 %i_0, 1" [mat_vec_mul.cpp:11]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %.preheader.preheader, label %dot_prod_row_begin" [mat_vec_mul.cpp:11]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str) nounwind" [mat_vec_mul.cpp:11]   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str) nounwind" [mat_vec_mul.cpp:11]   --->   Operation 21 'specregionbegin' 'tmp' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [mat_vec_mul.cpp:13]   --->   Operation 22 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i5 %tmp_2 to i6" [mat_vec_mul.cpp:12]   --->   Operation 23 'zext' 'zext_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.18ns)   --->   "br label %2" [mat_vec_mul.cpp:12]   --->   Operation 24 'br' <Predicate = (!icmp_ln11)> <Delay = 1.18>
ST_2 : Operation 25 [1/1] (1.18ns)   --->   "br label %.preheader" [mat_vec_mul.cpp:18]   --->   Operation 25 'br' <Predicate = (icmp_ln11)> <Delay = 1.18>

State 3 <SV = 2> <Delay = 2.79>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %dot_prod_row_begin ], [ %j, %3 ]"   --->   Operation 26 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.86ns)   --->   "%icmp_ln12 = icmp eq i3 %j_0, -4" [mat_vec_mul.cpp:12]   --->   Operation 27 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 28 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.18ns)   --->   "%j = add i3 %j_0, 1" [mat_vec_mul.cpp:12]   --->   Operation 29 'add' 'j' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %dot_prod_row_end, label %3" [mat_vec_mul.cpp:12]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i3 %j_0 to i64" [mat_vec_mul.cpp:13]   --->   Operation 31 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i3 %j_0 to i6" [mat_vec_mul.cpp:13]   --->   Operation 32 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.36ns)   --->   "%add_ln13 = add i6 %zext_ln12, %zext_ln13_1" [mat_vec_mul.cpp:13]   --->   Operation 33 'add' 'add_ln13' <Predicate = (!icmp_ln12)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i6 %add_ln13 to i64" [mat_vec_mul.cpp:13]   --->   Operation 34 'zext' 'zext_ln13_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%mat_in_addr = getelementptr [16 x i32]* %mat_in, i64 0, i64 %zext_ln13_2" [mat_vec_mul.cpp:13]   --->   Operation 35 'getelementptr' 'mat_in_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (1.42ns)   --->   "%mat_in_load = load i32* %mat_in_addr, align 4" [mat_vec_mul.cpp:13]   --->   Operation 36 'load' 'mat_in_load' <Predicate = (!icmp_ln12)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%vec_in_addr = getelementptr [4 x i32]* %vec_in, i64 0, i64 %zext_ln13" [mat_vec_mul.cpp:13]   --->   Operation 37 'getelementptr' 'vec_in_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.42ns)   --->   "%vec_in_load = load i32* %vec_in_addr, align 4" [mat_vec_mul.cpp:13]   --->   Operation 38 'load' 'vec_in_load' <Predicate = (!icmp_ln12)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str, i32 %tmp) nounwind" [mat_vec_mul.cpp:15]   --->   Operation 39 'specregionend' 'empty_4' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [mat_vec_mul.cpp:11]   --->   Operation 40 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.03>
ST_4 : Operation 41 [1/2] (1.42ns)   --->   "%mat_in_load = load i32* %mat_in_addr, align 4" [mat_vec_mul.cpp:13]   --->   Operation 41 'load' 'mat_in_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 42 [1/2] (1.42ns)   --->   "%vec_in_load = load i32* %vec_in_addr, align 4" [mat_vec_mul.cpp:13]   --->   Operation 42 'load' 'vec_in_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 43 [1/1] (6.61ns)   --->   "%mul_ln13 = mul nsw i32 %vec_in_load, %mat_in_load" [mat_vec_mul.cpp:13]   --->   Operation 43 'mul' 'mul_ln13' <Predicate = true> <Delay = 6.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str1) nounwind" [mat_vec_mul.cpp:12]   --->   Operation 44 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%dot_prod_addr = getelementptr [16 x i32]* %dot_prod, i64 0, i64 %zext_ln13_2" [mat_vec_mul.cpp:13]   --->   Operation 45 'getelementptr' 'dot_prod_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.42ns)   --->   "store i32 %mul_ln13, i32* %dot_prod_addr, align 4" [mat_vec_mul.cpp:13]   --->   Operation 46 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br label %2" [mat_vec_mul.cpp:12]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.18>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%i1_0 = phi i3 [ %i_1, %diagonal_vec_loop_end ], [ 0, %.preheader.preheader ]"   --->   Operation 48 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.86ns)   --->   "%icmp_ln18 = icmp eq i3 %i1_0, -4" [mat_vec_mul.cpp:18]   --->   Operation 49 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 50 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (1.18ns)   --->   "%i_1 = add i3 %i1_0, 1" [mat_vec_mul.cpp:18]   --->   Operation 51 'add' 'i_1' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %6, label %diagonal_vec_loop_begin" [mat_vec_mul.cpp:18]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str2) nounwind" [mat_vec_mul.cpp:18]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str2) nounwind" [mat_vec_mul.cpp:18]   --->   Operation 54 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.66ns)   --->   "%xor_ln20 = xor i3 %i1_0, -4" [mat_vec_mul.cpp:20]   --->   Operation 55 'xor' 'xor_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (1.18ns)   --->   "br label %4" [mat_vec_mul.cpp:19]   --->   Operation 56 'br' <Predicate = (!icmp_ln18)> <Delay = 1.18>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [mat_vec_mul.cpp:24]   --->   Operation 57 'ret' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 5.16>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%j2_0 = phi i3 [ 0, %diagonal_vec_loop_begin ], [ %j_1, %5 ]"   --->   Operation 58 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i3 %j2_0 to i4" [mat_vec_mul.cpp:19]   --->   Operation 59 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.86ns)   --->   "%icmp_ln19 = icmp eq i3 %j2_0, -4" [mat_vec_mul.cpp:19]   --->   Operation 60 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 61 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (1.18ns)   --->   "%j_1 = add i3 %j2_0, 1" [mat_vec_mul.cpp:19]   --->   Operation 62 'add' 'j_1' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %diagonal_vec_loop_end, label %5" [mat_vec_mul.cpp:19]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.18ns)   --->   "%add_ln20 = add i3 %i1_0, %j2_0" [mat_vec_mul.cpp:20]   --->   Operation 64 'add' 'add_ln20' <Predicate = (!icmp_ln19)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln20_1)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %add_ln20, i32 2)" [mat_vec_mul.cpp:20]   --->   Operation 65 'bitselect' 'tmp_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln20_1)   --->   "%select_ln20 = select i1 %tmp_4, i3 %xor_ln20, i3 %i1_0" [mat_vec_mul.cpp:20]   --->   Operation 66 'select' 'select_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln20_1)   --->   "%sext_ln20 = sext i3 %select_ln20 to i4" [mat_vec_mul.cpp:20]   --->   Operation 67 'sext' 'sext_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.18ns) (out node of the LUT)   --->   "%add_ln20_1 = add i4 %zext_ln19, %sext_ln20" [mat_vec_mul.cpp:20]   --->   Operation 68 'add' 'add_ln20_1' <Predicate = (!icmp_ln19)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln20_1 = sext i4 %add_ln20_1 to i6" [mat_vec_mul.cpp:20]   --->   Operation 69 'sext' 'sext_ln20_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i3 %j2_0 to i64" [mat_vec_mul.cpp:20]   --->   Operation 70 'zext' 'zext_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j2_0, i2 0)" [mat_vec_mul.cpp:20]   --->   Operation 71 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i5 %tmp_3 to i6" [mat_vec_mul.cpp:20]   --->   Operation 72 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.36ns)   --->   "%add_ln20_3 = add i6 %sext_ln20_1, %zext_ln20_1" [mat_vec_mul.cpp:20]   --->   Operation 73 'add' 'add_ln20_3' <Predicate = (!icmp_ln19)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln20_2 = sext i6 %add_ln20_3 to i64" [mat_vec_mul.cpp:20]   --->   Operation 74 'sext' 'sext_ln20_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%dot_prod_addr_1 = getelementptr [16 x i32]* %dot_prod, i64 0, i64 %sext_ln20_2" [mat_vec_mul.cpp:20]   --->   Operation 75 'getelementptr' 'dot_prod_addr_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 76 [2/2] (1.42ns)   --->   "%dot_prod_load = load i32* %dot_prod_addr_1, align 4" [mat_vec_mul.cpp:20]   --->   Operation 76 'load' 'dot_prod_load' <Predicate = (!icmp_ln19)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%accumulator_addr = getelementptr [4 x i32]* %accumulator, i64 0, i64 %zext_ln20" [mat_vec_mul.cpp:20]   --->   Operation 77 'getelementptr' 'accumulator_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (1.42ns)   --->   "%accumulator_load = load i32* %accumulator_addr, align 4" [mat_vec_mul.cpp:20]   --->   Operation 78 'load' 'accumulator_load' <Predicate = (!icmp_ln19)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str2, i32 %tmp_1) nounwind" [mat_vec_mul.cpp:22]   --->   Operation 79 'specregionend' 'empty_7' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader" [mat_vec_mul.cpp:18]   --->   Operation 80 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 4.48>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str3) nounwind" [mat_vec_mul.cpp:19]   --->   Operation 81 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/2] (1.42ns)   --->   "%dot_prod_load = load i32* %dot_prod_addr_1, align 4" [mat_vec_mul.cpp:20]   --->   Operation 82 'load' 'dot_prod_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 83 [1/2] (1.42ns)   --->   "%accumulator_load = load i32* %accumulator_addr, align 4" [mat_vec_mul.cpp:20]   --->   Operation 83 'load' 'accumulator_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 84 [1/1] (1.63ns)   --->   "%add_ln20_2 = add nsw i32 %dot_prod_load, %accumulator_load" [mat_vec_mul.cpp:20]   --->   Operation 84 'add' 'add_ln20_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (1.42ns)   --->   "store i32 %add_ln20_2, i32* %accumulator_addr, align 4" [mat_vec_mul.cpp:20]   --->   Operation 85 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "br label %4" [mat_vec_mul.cpp:19]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mat_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ vec_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ accumulator]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000]
dot_prod          (alloca           ) [ 001111111]
br_ln11           (br               ) [ 011111000]
i_0               (phi              ) [ 001000000]
icmp_ln11         (icmp             ) [ 001111000]
empty             (speclooptripcount) [ 000000000]
i                 (add              ) [ 011111000]
br_ln11           (br               ) [ 000000000]
specloopname_ln11 (specloopname     ) [ 000000000]
tmp               (specregionbegin  ) [ 000111000]
tmp_2             (bitconcatenate   ) [ 000000000]
zext_ln12         (zext             ) [ 000111000]
br_ln12           (br               ) [ 001111000]
br_ln18           (br               ) [ 001111111]
j_0               (phi              ) [ 000100000]
icmp_ln12         (icmp             ) [ 001111000]
empty_3           (speclooptripcount) [ 000000000]
j                 (add              ) [ 001111000]
br_ln12           (br               ) [ 000000000]
zext_ln13         (zext             ) [ 000000000]
zext_ln13_1       (zext             ) [ 000000000]
add_ln13          (add              ) [ 000000000]
zext_ln13_2       (zext             ) [ 000011000]
mat_in_addr       (getelementptr    ) [ 000010000]
vec_in_addr       (getelementptr    ) [ 000010000]
empty_4           (specregionend    ) [ 000000000]
br_ln11           (br               ) [ 011111000]
mat_in_load       (load             ) [ 000000000]
vec_in_load       (load             ) [ 000000000]
mul_ln13          (mul              ) [ 000001000]
specloopname_ln12 (specloopname     ) [ 000000000]
dot_prod_addr     (getelementptr    ) [ 000000000]
store_ln13        (store            ) [ 000000000]
br_ln12           (br               ) [ 001111000]
i1_0              (phi              ) [ 000000111]
icmp_ln18         (icmp             ) [ 000000111]
empty_5           (speclooptripcount) [ 000000000]
i_1               (add              ) [ 001000111]
br_ln18           (br               ) [ 000000000]
specloopname_ln18 (specloopname     ) [ 000000000]
tmp_1             (specregionbegin  ) [ 000000011]
xor_ln20          (xor              ) [ 000000011]
br_ln19           (br               ) [ 000000111]
ret_ln24          (ret              ) [ 000000000]
j2_0              (phi              ) [ 000000010]
zext_ln19         (zext             ) [ 000000000]
icmp_ln19         (icmp             ) [ 000000111]
empty_6           (speclooptripcount) [ 000000000]
j_1               (add              ) [ 000000111]
br_ln19           (br               ) [ 000000000]
add_ln20          (add              ) [ 000000000]
tmp_4             (bitselect        ) [ 000000000]
select_ln20       (select           ) [ 000000000]
sext_ln20         (sext             ) [ 000000000]
add_ln20_1        (add              ) [ 000000000]
sext_ln20_1       (sext             ) [ 000000000]
zext_ln20         (zext             ) [ 000000000]
tmp_3             (bitconcatenate   ) [ 000000000]
zext_ln20_1       (zext             ) [ 000000000]
add_ln20_3        (add              ) [ 000000000]
sext_ln20_2       (sext             ) [ 000000000]
dot_prod_addr_1   (getelementptr    ) [ 000000001]
accumulator_addr  (getelementptr    ) [ 000000001]
empty_7           (specregionend    ) [ 000000000]
br_ln18           (br               ) [ 001000111]
specloopname_ln19 (specloopname     ) [ 000000000]
dot_prod_load     (load             ) [ 000000000]
accumulator_load  (load             ) [ 000000000]
add_ln20_2        (add              ) [ 000000000]
store_ln20        (store            ) [ 000000000]
br_ln19           (br               ) [ 000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mat_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vec_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="accumulator">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumulator"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_vec_multiply_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="dot_prod_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dot_prod/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="mat_in_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="6" slack="0"/>
<pin id="56" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_in_addr/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="4" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mat_in_load/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="vec_in_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="3" slack="0"/>
<pin id="69" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_in_addr/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_in_load/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="dot_prod_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="6" slack="2"/>
<pin id="82" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dot_prod_addr/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="1"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln13/5 dot_prod_load/7 "/>
</bind>
</comp>

<comp id="90" class="1004" name="dot_prod_addr_1_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="6" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dot_prod_addr_1/7 "/>
</bind>
</comp>

<comp id="97" class="1004" name="accumulator_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="3" slack="0"/>
<pin id="101" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accumulator_addr/7 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="accumulator_load/7 store_ln20/8 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_0_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="1"/>
<pin id="112" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_0_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="j_0_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="1"/>
<pin id="123" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="j_0_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="i1_0_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="1"/>
<pin id="134" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="i1_0_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/6 "/>
</bind>
</comp>

<comp id="144" class="1005" name="j2_0_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="1"/>
<pin id="146" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j2_0 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="j2_0_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln11_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="0"/>
<pin id="169" dir="0" index="1" bw="3" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln12_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln12_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="j_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln13_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln13_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln13_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="1"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln13_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_2/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="mul_ln13_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln18_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="i_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="xor_ln20_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="3" slack="0"/>
<pin id="231" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln20/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln19_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln19_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="j_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln20_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="1"/>
<pin id="252" dir="0" index="1" bw="3" slack="0"/>
<pin id="253" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_4_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="3" slack="0"/>
<pin id="259" dir="0" index="2" bw="3" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln20_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="1"/>
<pin id="267" dir="0" index="2" bw="3" slack="1"/>
<pin id="268" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sext_ln20_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln20_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="0"/>
<pin id="277" dir="0" index="1" bw="3" slack="0"/>
<pin id="278" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sext_ln20_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20_1/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln20_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="3" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln20_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln20_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_3/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sext_ln20_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20_2/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln20_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_2/8 "/>
</bind>
</comp>

<comp id="323" class="1005" name="i_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="328" class="1005" name="zext_ln12_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="1"/>
<pin id="330" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="336" class="1005" name="j_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="341" class="1005" name="zext_ln13_2_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="2"/>
<pin id="343" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln13_2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="mat_in_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="1"/>
<pin id="348" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mat_in_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="vec_in_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="1"/>
<pin id="353" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="vec_in_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="mul_ln13_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13 "/>
</bind>
</comp>

<comp id="364" class="1005" name="i_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="xor_ln20_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="1"/>
<pin id="371" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln20 "/>
</bind>
</comp>

<comp id="377" class="1005" name="j_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="3" slack="0"/>
<pin id="379" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="dot_prod_addr_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="1"/>
<pin id="384" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dot_prod_addr_1 "/>
</bind>
</comp>

<comp id="387" class="1005" name="accumulator_addr_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="1"/>
<pin id="389" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="accumulator_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="34" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="34" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="34" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="78" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="96"><net_src comp="90" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="143"><net_src comp="136" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="114" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="114" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="114" pin="4"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="125" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="125" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="125" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="199"><net_src comp="125" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="200" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="214"><net_src comp="72" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="59" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="136" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="136" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="136" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="148" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="148" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="148" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="132" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="148" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="250" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="256" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="132" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="274"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="234" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="148" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="148" pin="4"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="32" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="281" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="317"><net_src comp="84" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="104" pin="3"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="313" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="326"><net_src comp="161" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="331"><net_src comp="175" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="339"><net_src comp="185" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="344"><net_src comp="205" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="349"><net_src comp="52" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="354"><net_src comp="65" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="359"><net_src comp="210" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="367"><net_src comp="222" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="372"><net_src comp="228" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="380"><net_src comp="244" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="385"><net_src comp="90" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="390"><net_src comp="97" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="104" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: accumulator | {8 }
 - Input state : 
	Port: mat_vec_multiply : mat_in | {3 4 }
	Port: mat_vec_multiply : vec_in | {3 4 }
	Port: mat_vec_multiply : accumulator | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln11 : 1
		i : 1
		br_ln11 : 2
		tmp_2 : 1
		zext_ln12 : 2
	State 3
		icmp_ln12 : 1
		j : 1
		br_ln12 : 2
		zext_ln13 : 1
		zext_ln13_1 : 1
		add_ln13 : 2
		zext_ln13_2 : 3
		mat_in_addr : 4
		mat_in_load : 5
		vec_in_addr : 2
		vec_in_load : 3
	State 4
		mul_ln13 : 1
	State 5
		store_ln13 : 1
	State 6
		icmp_ln18 : 1
		i_1 : 1
		br_ln18 : 2
		xor_ln20 : 1
	State 7
		zext_ln19 : 1
		icmp_ln19 : 1
		j_1 : 1
		br_ln19 : 2
		add_ln20 : 1
		tmp_4 : 2
		select_ln20 : 3
		sext_ln20 : 4
		add_ln20_1 : 5
		sext_ln20_1 : 6
		zext_ln20 : 1
		tmp_3 : 1
		zext_ln20_1 : 2
		add_ln20_3 : 7
		sext_ln20_2 : 8
		dot_prod_addr_1 : 9
		dot_prod_load : 10
		accumulator_addr : 2
		accumulator_load : 3
	State 8
		add_ln20_2 : 1
		store_ln20 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |      i_fu_161      |    0    |    0    |    12   |
|          |      j_fu_185      |    0    |    0    |    12   |
|          |   add_ln13_fu_200  |    0    |    0    |    15   |
|          |     i_1_fu_222     |    0    |    0    |    12   |
|    add   |     j_1_fu_244     |    0    |    0    |    12   |
|          |   add_ln20_fu_250  |    0    |    0    |    12   |
|          |  add_ln20_1_fu_275 |    0    |    0    |    12   |
|          |  add_ln20_3_fu_302 |    0    |    0    |    15   |
|          |  add_ln20_2_fu_313 |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln11_fu_155  |    0    |    0    |    9    |
|   icmp   |  icmp_ln12_fu_179  |    0    |    0    |    9    |
|          |  icmp_ln18_fu_216  |    0    |    0    |    9    |
|          |  icmp_ln19_fu_238  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln13_fu_210  |    3    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|    xor   |   xor_ln20_fu_228  |    0    |    0    |    3    |
|----------|--------------------|---------|---------|---------|
|  select  | select_ln20_fu_264 |    0    |    0    |    3    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_2_fu_167    |    0    |    0    |    0    |
|          |    tmp_3_fu_290    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln12_fu_175  |    0    |    0    |    0    |
|          |  zext_ln13_fu_191  |    0    |    0    |    0    |
|          | zext_ln13_1_fu_196 |    0    |    0    |    0    |
|   zext   | zext_ln13_2_fu_205 |    0    |    0    |    0    |
|          |  zext_ln19_fu_234  |    0    |    0    |    0    |
|          |  zext_ln20_fu_285  |    0    |    0    |    0    |
|          | zext_ln20_1_fu_298 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|    tmp_4_fu_256    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln20_fu_271  |    0    |    0    |    0    |
|   sext   | sext_ln20_1_fu_281 |    0    |    0    |    0    |
|          | sext_ln20_2_fu_308 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |    0    |   203   |
|----------|--------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|dot_prod|    0   |   64   |    8   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    0   |   64   |    8   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|accumulator_addr_reg_387|    2   |
| dot_prod_addr_1_reg_382|    4   |
|      i1_0_reg_132      |    3   |
|       i_0_reg_110      |    3   |
|       i_1_reg_364      |    3   |
|        i_reg_323       |    3   |
|      j2_0_reg_144      |    3   |
|       j_0_reg_121      |    3   |
|       j_1_reg_377      |    3   |
|        j_reg_336       |    3   |
|   mat_in_addr_reg_346  |    4   |
|    mul_ln13_reg_356    |   32   |
|   vec_in_addr_reg_351  |    2   |
|    xor_ln20_reg_369    |    3   |
|    zext_ln12_reg_328   |    6   |
|   zext_ln13_2_reg_341  |   64   |
+------------------------+--------+
|          Total         |   141  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_59 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_72 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_84 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_104 |  p0  |   2  |   2  |    4   ||    9    |
|    i1_0_reg_132   |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   34   ||  5.9715 ||    51   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |   203  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    8   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   51   |    -   |
|  Register |    -   |    -   |    -   |   141  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |    5   |   205  |   262  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
