Fitter report for syncIQdemod
Sun Oct  1 13:23:40 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Fitter DSP Block Usage Summary
 27. Routing Usage Summary
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Estimated Delay Added for Hold Timing Summary
 34. Estimated Delay Added for Hold Timing Details
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+---------------------------------+--------------------------------------------+
; Fitter Status                   ; Successful - Sun Oct  1 13:23:40 2017      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; syncIQdemod                                ;
; Top-level Entity Name           ; syncIQdemod                                ;
; Family                          ; Cyclone V                                  ;
; Device                          ; 5CSEMA5F31C6                               ;
; Timing Models                   ; Preliminary                                ;
; Logic utilization (in ALMs)     ; 2,123 / 32,070 ( 7 % )                     ;
; Total registers                 ; 4941                                       ;
; Total pins                      ; 150 / 457 ( 33 % )                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 2,282,496 / 4,065,280 ( 56 % )             ;
; Total DSP Blocks                ; 87 / 87 ( 100 % )                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 0 / 6 ( 0 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                              ;
+---------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.74        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  24.7%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+--------------+--------------------------------------+
; Pin Name     ; Reason                               ;
+--------------+--------------------------------------+
; ADC_DIN      ; Missing drive strength and slew rate ;
; ADC_SCLK     ; Missing drive strength and slew rate ;
; AUD_DACDAT   ; Missing drive strength and slew rate ;
; AUD_XCK      ; Missing drive strength and slew rate ;
; HEX0[0]      ; Missing drive strength and slew rate ;
; HEX0[1]      ; Missing drive strength and slew rate ;
; HEX0[2]      ; Missing drive strength and slew rate ;
; HEX0[3]      ; Missing drive strength and slew rate ;
; HEX0[4]      ; Missing drive strength and slew rate ;
; HEX0[5]      ; Missing drive strength and slew rate ;
; HEX0[6]      ; Missing drive strength and slew rate ;
; HEX1[0]      ; Missing drive strength and slew rate ;
; HEX1[1]      ; Missing drive strength and slew rate ;
; HEX1[2]      ; Missing drive strength and slew rate ;
; HEX1[3]      ; Missing drive strength and slew rate ;
; HEX1[4]      ; Missing drive strength and slew rate ;
; HEX1[5]      ; Missing drive strength and slew rate ;
; HEX1[6]      ; Missing drive strength and slew rate ;
; HEX2[0]      ; Missing drive strength and slew rate ;
; HEX2[1]      ; Missing drive strength and slew rate ;
; HEX2[2]      ; Missing drive strength and slew rate ;
; HEX2[3]      ; Missing drive strength and slew rate ;
; HEX2[4]      ; Missing drive strength and slew rate ;
; HEX2[5]      ; Missing drive strength and slew rate ;
; HEX2[6]      ; Missing drive strength and slew rate ;
; HEX3[0]      ; Missing drive strength and slew rate ;
; HEX3[1]      ; Missing drive strength and slew rate ;
; HEX3[2]      ; Missing drive strength and slew rate ;
; HEX3[3]      ; Missing drive strength and slew rate ;
; HEX3[4]      ; Missing drive strength and slew rate ;
; HEX3[5]      ; Missing drive strength and slew rate ;
; HEX3[6]      ; Missing drive strength and slew rate ;
; HEX4[0]      ; Missing drive strength and slew rate ;
; HEX4[1]      ; Missing drive strength and slew rate ;
; HEX4[2]      ; Missing drive strength and slew rate ;
; HEX4[3]      ; Missing drive strength and slew rate ;
; HEX4[4]      ; Missing drive strength and slew rate ;
; HEX4[5]      ; Missing drive strength and slew rate ;
; HEX4[6]      ; Missing drive strength and slew rate ;
; HEX5[0]      ; Missing drive strength and slew rate ;
; HEX5[1]      ; Missing drive strength and slew rate ;
; HEX5[2]      ; Missing drive strength and slew rate ;
; HEX5[3]      ; Missing drive strength and slew rate ;
; HEX5[4]      ; Missing drive strength and slew rate ;
; HEX5[5]      ; Missing drive strength and slew rate ;
; HEX5[6]      ; Missing drive strength and slew rate ;
; LEDR[0]      ; Missing drive strength and slew rate ;
; LEDR[1]      ; Missing drive strength and slew rate ;
; LEDR[2]      ; Missing drive strength and slew rate ;
; LEDR[3]      ; Missing drive strength and slew rate ;
; LEDR[4]      ; Missing drive strength and slew rate ;
; LEDR[5]      ; Missing drive strength and slew rate ;
; LEDR[6]      ; Missing drive strength and slew rate ;
; LEDR[7]      ; Missing drive strength and slew rate ;
; LEDR[8]      ; Missing drive strength and slew rate ;
; LEDR[9]      ; Missing drive strength and slew rate ;
; ADC_CLK_A    ; Missing drive strength and slew rate ;
; ADC_CLK_B    ; Missing drive strength and slew rate ;
; ADC_OEB_A    ; Missing drive strength and slew rate ;
; ADC_OEB_B    ; Missing drive strength and slew rate ;
; DAC_CLK_A    ; Missing drive strength and slew rate ;
; DAC_CLK_B    ; Missing drive strength and slew rate ;
; DAC_DA[0]    ; Missing drive strength and slew rate ;
; DAC_DA[1]    ; Missing drive strength and slew rate ;
; DAC_DA[2]    ; Missing drive strength and slew rate ;
; DAC_DA[3]    ; Missing drive strength and slew rate ;
; DAC_DA[4]    ; Missing drive strength and slew rate ;
; DAC_DA[5]    ; Missing drive strength and slew rate ;
; DAC_DA[6]    ; Missing drive strength and slew rate ;
; DAC_DA[7]    ; Missing drive strength and slew rate ;
; DAC_DA[8]    ; Missing drive strength and slew rate ;
; DAC_DA[9]    ; Missing drive strength and slew rate ;
; DAC_DA[10]   ; Missing drive strength and slew rate ;
; DAC_DA[11]   ; Missing drive strength and slew rate ;
; DAC_DA[12]   ; Missing drive strength and slew rate ;
; DAC_DA[13]   ; Missing drive strength and slew rate ;
; DAC_DB[0]    ; Missing drive strength and slew rate ;
; DAC_DB[1]    ; Missing drive strength and slew rate ;
; DAC_DB[2]    ; Missing drive strength and slew rate ;
; DAC_DB[3]    ; Missing drive strength and slew rate ;
; DAC_DB[4]    ; Missing drive strength and slew rate ;
; DAC_DB[5]    ; Missing drive strength and slew rate ;
; DAC_DB[6]    ; Missing drive strength and slew rate ;
; DAC_DB[7]    ; Missing drive strength and slew rate ;
; DAC_DB[8]    ; Missing drive strength and slew rate ;
; DAC_DB[9]    ; Missing drive strength and slew rate ;
; DAC_DB[10]   ; Missing drive strength and slew rate ;
; DAC_DB[11]   ; Missing drive strength and slew rate ;
; DAC_DB[12]   ; Missing drive strength and slew rate ;
; DAC_DB[13]   ; Missing drive strength and slew rate ;
; DAC_MODE     ; Missing drive strength and slew rate ;
; DAC_WRT_A    ; Missing drive strength and slew rate ;
; DAC_WRT_B    ; Missing drive strength and slew rate ;
; POWER_ON     ; Missing drive strength and slew rate ;
; OSC_SMA_ADC4 ; Missing drive strength and slew rate ;
; SMA_DAC4     ; Missing drive strength and slew rate ;
; ADC_CS_N     ; Missing drive strength and slew rate ;
; AUD_BCLK     ; Missing drive strength and slew rate ;
; AUD_DACLRCK  ; Missing drive strength and slew rate ;
+--------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                               ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; KEY[0]~inputCLKENA0                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; altera_internal_jtag~TCKUTAPCLKENA0                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~CLKENA0                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Location assignment        ;           ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ;                  ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][13]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][14]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][15]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][16]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][17]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][18]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][19]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][20]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][21]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][22]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][23]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][24]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][25]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][26]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][27]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][13]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][14]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][15]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][16]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][17]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][18]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][19]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][20]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][21]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][22]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][23]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][24]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][25]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][26]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][27]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[13]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[13]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[13]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[0]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[0]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[0]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[1]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[1]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[1]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[2]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[2]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[2]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[3]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[3]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[3]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[4]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[4]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[4]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[5]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[5]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[5]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[6]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[6]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[6]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[7]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[7]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[7]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[8]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[8]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[8]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[9]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[9]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[9]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[10]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[10]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[10]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[11]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[11]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[11]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[12]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[12]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[12]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[13]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[13]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[13]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][13]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][14]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][15]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][16]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][17]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][18]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][19]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][20]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][21]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][22]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][23]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][24]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][25]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][26]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][27]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][13]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][14]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][15]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][16]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][17]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][18]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][19]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][20]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][21]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][22]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][23]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][24]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][25]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][26]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][27]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; RESULTA          ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[13]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[13]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[13]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[0]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[0]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[0]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[1]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[1]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[1]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[2]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[2]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[2]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[3]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[3]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[3]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[4]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[4]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[4]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[5]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[5]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[5]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[6]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[6]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[6]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[7]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[7]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[7]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[8]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[8]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[8]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[9]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[9]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[9]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[10]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[10]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[10]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[11]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[11]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[11]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[12]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[12]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[12]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[13]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[13]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[13]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]~_Duplicate_1  ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; AX               ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13]~_Duplicate_1 ; Q                ;                       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                                            ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[0]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[1]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[2]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[3]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[4]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[5]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[6]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[7]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[8]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[9]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[10]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[11]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[12]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[13]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[14]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[15]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[15]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[16]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[16]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[17]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[17]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[18]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[18]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[19]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[19]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[20]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[20]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[21]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[21]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[22]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[22]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[23]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[23]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[24]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[24]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[25]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[25]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[26]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[26]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[27]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[27]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[6][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[6][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[6][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[7][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[7][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[7][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[8][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[8][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[8][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[9][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[9][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[9][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[10][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[10][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[10][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[11][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[11][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[11][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[12][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[12][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[12][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[13][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[13][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[13][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[14][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[14][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[14][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[15][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[15][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[15][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[16][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[16][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[16][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[17][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[17][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[17][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[18][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[18][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[18][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[19][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[19][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[19][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[20][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[20][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[20][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[21][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[21][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[21][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[22][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[22][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[22][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[23][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[23][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[23][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[24][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[24][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[24][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[25][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[25][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[25][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[26][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[26][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[26][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[27][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[27][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[27][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[28][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[28][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[28][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[29][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[29][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[29][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[30][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[30][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[30][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[31][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[31][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[31][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[0][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[0][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[0][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[1][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[1][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[1][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[2][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[2][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[2][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[3][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[3][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[3][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[4][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[4][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[4][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[5][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[5][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[5][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[6][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[6][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[6][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[7][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[7][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[7][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[8][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[8][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[8][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[9][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[9][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[9][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[10][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[10][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[10][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[11][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[11][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[11][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[12][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[12][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[12][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[13][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[13][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[13][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[14][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[14][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[14][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[15][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[15][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[15][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[16][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[16][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[16][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[17][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[17][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[17][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[18][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[18][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[18][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[19][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[19][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[19][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[20][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[20][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[20][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[21][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[21][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[21][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[22][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[22][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[22][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[23][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[23][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[23][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[24][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[24][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[24][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[25][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[25][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[25][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[26][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[26][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[26][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[27][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[27][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[27][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[28][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[28][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[28][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[29][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[29][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[29][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[30][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[30][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[30][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[31][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[31][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[31][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[0][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[0][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[0][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[1][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[1][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[1][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[2][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[2][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[2][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[3][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[3][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[3][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[4][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[4][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[4][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[5][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[5][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[5][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[6][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[6][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[6][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[7][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[7][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[7][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[8][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[8][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[8][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[9][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[9][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[9][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[10][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[10][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[10][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[11][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[11][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[11][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[12][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[12][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[12][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[13][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[13][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[13][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[14][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[14][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[14][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[15][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[15][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[15][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[0]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[1]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[2]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[3]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[4]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[5]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[6]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[7]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[8]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[9]                                                                                                         ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[10]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[11]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[12]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[13]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[14]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[15]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[15]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[16]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[16]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[17]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[17]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[18]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[18]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[19]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[19]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[20]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[20]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[21]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[21]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[22]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[22]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[23]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[23]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[24]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[24]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[25]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[25]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[26]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[26]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[27]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_wire[27]                                                                                                        ; PORTBDATAOUT     ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[6][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[6][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[6][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[7][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[7][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[7][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[8][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[8][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[8][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[9][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[9][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[9][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[10][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[10][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[10][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[11][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[11][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[11][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[12][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[12][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[12][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[13][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[13][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[13][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[14][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[14][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[14][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[15][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[15][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[15][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[16][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[16][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[16][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[17][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[17][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[17][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[18][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[18][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[18][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[19][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[19][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[19][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[20][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[20][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[20][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[21][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[21][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[21][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[22][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[22][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[22][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[23][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[23][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[23][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[24][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[24][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[24][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[25][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[25][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[25][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[26][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[26][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[26][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[27][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[27][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[27][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[28][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[28][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[28][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[29][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[29][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[29][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[30][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[30][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[30][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[31][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[31][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[31][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[8][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[9][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[10][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[11][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[12][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[13][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[14][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[15][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[16][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[17][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[18][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[19][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[20][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[21][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[22][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[23][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[24][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[25][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[26][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[27][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[28][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[29][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[30][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[31][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[0][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[0][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[0][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[1][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[1][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[1][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[2][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[2][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[2][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[3][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[3][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[3][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[4][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[4][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[4][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[5][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[5][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[5][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[6][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[6][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[6][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[7][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[7][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[7][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[8][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[8][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[8][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[9][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[9][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[9][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[10][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[10][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[10][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[11][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[11][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[11][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[12][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[12][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[12][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[13][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[13][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[13][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[14][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[14][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[14][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[15][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[15][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[15][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[16][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[16][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[16][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[17][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[17][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[17][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[18][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[18][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[18][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[19][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[19][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[19][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[20][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[20][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[20][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[21][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[21][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[21][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[22][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[22][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[22][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[23][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[23][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[23][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[24][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[24][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[24][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[25][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[25][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[25][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[26][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[26][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[26][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[27][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[27][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[27][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[28][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[28][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[28][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[29][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[29][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[29][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[30][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[30][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[30][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[31][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[31][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[31][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[0][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[1][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[2][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[3][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[4][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[5][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[6][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[7][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[8][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[9][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[10][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[11][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[12][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[13][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[14][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; BY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][3]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][4]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][5]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][6]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][7]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][8]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][9]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][10]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][11]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][12]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_a0[15][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; AY               ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[0][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[0][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[0][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[1][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[1][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[1][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[2][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[2][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[2][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[3][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[3][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[3][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[2][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[4][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[4][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[4][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[5][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[5][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[5][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[4][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[6][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[6][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[6][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[7][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[7][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[7][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[6][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[8][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[8][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[8][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[9][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[9][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[9][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[8][0]                                                                                                                                                                                    ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[10][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[10][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[10][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[11][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[11][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[11][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[10][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[12][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[12][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[12][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[13][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[13][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[13][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[12][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[14][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[14][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[14][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; COEFSELB         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[15][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[15][1]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_c0[15][2]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[14][0]                                                                                                                                                                                   ; COEFSELA         ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[0]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[0]                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[0]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[0]~_Duplicate_1                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[1]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[1]                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[1]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[1]~SCLR_LUT                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[1]~_Duplicate_1                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[2]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[2]                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[2]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[2]~SCLR_LUT                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[2]~_Duplicate_1                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[3]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[3]                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[3]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[3]~SCLR_LUT                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[3]~_Duplicate_1                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[4]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[4]                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[4]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[4]~SCLR_LUT                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[4]~_Duplicate_1                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[5]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[5]                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[5]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[5]~SCLR_LUT                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[5]~_Duplicate_1                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[6]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[6]                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[6]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[6]~SCLR_LUT                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[6]~_Duplicate_1                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[7]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[7]                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[7]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[7]~SCLR_LUT                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[7]~_Duplicate_1                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[8]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[8]                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[8]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[8]~SCLR_LUT                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[8]~_Duplicate_1                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[9]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[9]                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[9]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[9]~SCLR_LUT                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[9]~_Duplicate_1                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[10]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[10]                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[10]~_Duplicate_1                                                                                                                                                                                                                             ; Q                ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[10]~SCLR_LUT                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[10]~_Duplicate_1                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[11]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[11]                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[11]~_Duplicate_1                                                                                                                                                                                                                             ; Q                ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[11]~SCLR_LUT                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[11]~_Duplicate_1                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[12]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[12]                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[12]~_Duplicate_1                                                                                                                                                                                                                             ; Q                ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[12]~SCLR_LUT                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[12]~_Duplicate_1                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[13]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[13]                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[13]~_Duplicate_1                                                                                                                                                                                                                             ; Q                ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[13]~0                                                                                                                                                                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[13]~_Duplicate_1                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; AY               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[0]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[1]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[2]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[3]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[4]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[5]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[6]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[7]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[8]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[9]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[10]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[11]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[12]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[13]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[1]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[2]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[3]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[4]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[5]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[6]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[7]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[8]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[9]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[10]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[11]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[12]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[13]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[14]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[15]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[16]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[17]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[18]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[19]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[20]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[21]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[22]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[23]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[24]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[25]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[26]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[27]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[0]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[1]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[2]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[3]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[4]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[5]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[6]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[7]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[8]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[9]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[10]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[11]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[12]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|datab_input_reg[13]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; AX               ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_wire[0]                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[1]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[2]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[3]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[4]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[5]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[6]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[7]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[8]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[9]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[10]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[11]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[12]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[13]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[14]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[15]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[16]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[17]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[18]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[19]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[20]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[21]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[22]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[23]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[24]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[25]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[26]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[27]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_extra0_reg[0]                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[15]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block|data_out_wire[20]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block|data_out_wire[20]~DUPLICATE                                                     ;                  ;                       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][12]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][12]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]~DUPLICATE                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]~DUPLICATE                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]~DUPLICATE                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]~DUPLICATE                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]~DUPLICATE                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]~DUPLICATE                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[393]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[393]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[480]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[480]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[498]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[498]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[588]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[588]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[594]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[594]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[659]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[659]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[669]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[669]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[696]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[696]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[748]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[748]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[749]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[749]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[762]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[762]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[768]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[768]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[804]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[804]~DUPLICATE                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uai:auto_generated|counter_reg_bit[0]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uai:auto_generated|counter_reg_bit[0]~DUPLICATE                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated|counter_reg_bit[3]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated|counter_reg_bit[3]~DUPLICATE                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]~DUPLICATE                                          ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                    ;
+--------------+----------------+--------------+----------------------+---------------------------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To           ; Ignored Value                   ; Ignored Source ;
+--------------+----------------+--------------+----------------------+---------------------------------+----------------+
; Location     ;                ;              ; DRAM_ADDR[0]         ; PIN_AK14                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[10]        ; PIN_AG12                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[11]        ; PIN_AH13                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[12]        ; PIN_AJ14                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[1]         ; PIN_AH14                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[2]         ; PIN_AG15                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[3]         ; PIN_AE14                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[4]         ; PIN_AB15                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[5]         ; PIN_AC14                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[6]         ; PIN_AD14                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[7]         ; PIN_AF15                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[8]         ; PIN_AH15                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[9]         ; PIN_AG13                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA[0]           ; PIN_AF13                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA[1]           ; PIN_AJ12                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CAS_N           ; PIN_AF11                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CKE             ; PIN_AK13                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CLK             ; PIN_AH12                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CS_N            ; PIN_AG11                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[0]           ; PIN_AK6                         ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[10]          ; PIN_AJ9                         ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[11]          ; PIN_AH9                         ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[12]          ; PIN_AH8                         ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[13]          ; PIN_AH7                         ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[14]          ; PIN_AJ6                         ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[15]          ; PIN_AJ5                         ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[1]           ; PIN_AJ7                         ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[2]           ; PIN_AK7                         ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[3]           ; PIN_AK8                         ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[4]           ; PIN_AK9                         ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[5]           ; PIN_AG10                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[6]           ; PIN_AK11                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[7]           ; PIN_AJ11                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[8]           ; PIN_AH10                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[9]           ; PIN_AJ10                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_LDQM            ; PIN_AB13                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_RAS_N           ; PIN_AE13                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_UDQM            ; PIN_AK12                        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_WE_N            ; PIN_AA13                        ; QSF Assignment ;
; Location     ;                ;              ; FAN_CTRL             ; PIN_AA12                        ; QSF Assignment ;
; Location     ;                ;              ; FPGA_I2C_SCLK        ; PIN_J12                         ; QSF Assignment ;
; Location     ;                ;              ; FPGA_I2C_SDAT        ; PIN_K12                         ; QSF Assignment ;
; Location     ;                ;              ; IRDA_RXD             ; PIN_AA30                        ; QSF Assignment ;
; Location     ;                ;              ; IRDA_TXD             ; PIN_AB30                        ; QSF Assignment ;
; Location     ;                ;              ; PS2_CLK              ; PIN_AD7                         ; QSF Assignment ;
; Location     ;                ;              ; PS2_CLK2             ; PIN_AD9                         ; QSF Assignment ;
; Location     ;                ;              ; PS2_DAT              ; PIN_AE7                         ; QSF Assignment ;
; Location     ;                ;              ; PS2_DAT2             ; PIN_AE9                         ; QSF Assignment ;
; Location     ;                ;              ; TD_CLK27             ; PIN_H15                         ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[0]           ; PIN_D2                          ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[1]           ; PIN_B1                          ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[2]           ; PIN_E2                          ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[3]           ; PIN_B2                          ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[4]           ; PIN_D1                          ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[5]           ; PIN_E1                          ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[6]           ; PIN_C2                          ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[7]           ; PIN_B3                          ; QSF Assignment ;
; Location     ;                ;              ; TD_HS                ; PIN_A5                          ; QSF Assignment ;
; Location     ;                ;              ; TD_RESET_N           ; PIN_F6                          ; QSF Assignment ;
; Location     ;                ;              ; TD_VS                ; PIN_A3                          ; QSF Assignment ;
; Location     ;                ;              ; USB_B2_CLK           ; PIN_AF4                         ; QSF Assignment ;
; Location     ;                ;              ; USB_B2_DATA[0]       ; PIN_AH4                         ; QSF Assignment ;
; Location     ;                ;              ; USB_B2_DATA[1]       ; PIN_AH3                         ; QSF Assignment ;
; Location     ;                ;              ; USB_B2_DATA[2]       ; PIN_AJ2                         ; QSF Assignment ;
; Location     ;                ;              ; USB_B2_DATA[3]       ; PIN_AJ1                         ; QSF Assignment ;
; Location     ;                ;              ; USB_B2_DATA[4]       ; PIN_AH2                         ; QSF Assignment ;
; Location     ;                ;              ; USB_B2_DATA[5]       ; PIN_AG3                         ; QSF Assignment ;
; Location     ;                ;              ; USB_B2_DATA[6]       ; PIN_AG2                         ; QSF Assignment ;
; Location     ;                ;              ; USB_B2_DATA[7]       ; PIN_AG1                         ; QSF Assignment ;
; Location     ;                ;              ; USB_EMPTY            ; PIN_AF5                         ; QSF Assignment ;
; Location     ;                ;              ; USB_FULL             ; PIN_AG5                         ; QSF Assignment ;
; Location     ;                ;              ; USB_OE_N             ; PIN_AF6                         ; QSF Assignment ;
; Location     ;                ;              ; USB_RD_N             ; PIN_AG6                         ; QSF Assignment ;
; Location     ;                ;              ; USB_RESET_N          ; PIN_AG7                         ; QSF Assignment ;
; Location     ;                ;              ; USB_SCL              ; PIN_AG8                         ; QSF Assignment ;
; Location     ;                ;              ; USB_SDA              ; PIN_AF8                         ; QSF Assignment ;
; Location     ;                ;              ; USB_WR_N             ; PIN_AH5                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_BLANK_N          ; PIN_F10                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[0]             ; PIN_B13                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[1]             ; PIN_G13                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[2]             ; PIN_H13                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[3]             ; PIN_F14                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[4]             ; PIN_H14                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[5]             ; PIN_F15                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[6]             ; PIN_G15                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[7]             ; PIN_J14                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_CLK              ; PIN_A11                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[0]             ; PIN_J9                          ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[1]             ; PIN_J10                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[2]             ; PIN_H12                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[3]             ; PIN_G10                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[4]             ; PIN_G11                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[5]             ; PIN_G12                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[6]             ; PIN_F11                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[7]             ; PIN_E11                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_HS               ; PIN_B11                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[0]             ; PIN_A13                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[1]             ; PIN_C13                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[2]             ; PIN_E13                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[3]             ; PIN_B12                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[4]             ; PIN_C12                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[5]             ; PIN_D12                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[6]             ; PIN_E12                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[7]             ; PIN_F13                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_SYNC_N           ; PIN_C10                         ; QSF Assignment ;
; Location     ;                ;              ; VGA_VS               ; PIN_D11                         ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_ADDR[0]         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_ADDR[10]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_ADDR[11]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_ADDR[12]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_ADDR[1]         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_ADDR[2]         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_ADDR[3]         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_ADDR[4]         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_ADDR[5]         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_ADDR[6]         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_ADDR[7]         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_ADDR[8]         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_ADDR[9]         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_BA[0]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_BA[1]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_CAS_N           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_CKE             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_CLK             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_CS_N            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_DQ[0]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_DQ[10]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_DQ[11]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_DQ[12]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_DQ[13]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_DQ[14]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_DQ[15]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_DQ[1]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_DQ[2]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_DQ[3]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_DQ[4]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_DQ[5]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_DQ[6]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_DQ[7]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_DQ[8]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_DQ[9]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_LDQM            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_RAS_N           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_UDQM            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; DRAM_WE_N            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; FAN_CTRL             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; FPGA_I2C_SCLK        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; FPGA_I2C_SDAT        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_CONV_USB_N       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_ADDR[0]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_ADDR[10]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_ADDR[11]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_ADDR[12]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_ADDR[13]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_ADDR[14]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_ADDR[1]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_ADDR[2]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_ADDR[3]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_ADDR[4]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_ADDR[5]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_ADDR[6]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_ADDR[7]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_ADDR[8]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_ADDR[9]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_BA[0]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_BA[1]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_BA[2]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_CAS_N       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_CKE         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_CK_N        ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_CK_N(n)     ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_CK_P        ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_CK_P(n)     ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_CS_N        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DM[0]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DM[1]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DM[2]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DM[3]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQS_N[0]    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQS_N[0](n) ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQS_N[1]    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQS_N[1](n) ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQS_N[2]    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQS_N[2](n) ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQS_N[3]    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQS_N[3](n) ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQS_P[0]    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQS_P[0](n) ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQS_P[1]    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQS_P[1](n) ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQS_P[2]    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQS_P[2](n) ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQS_P[3]    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQS_P[3](n) ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[0]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[10]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[11]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[12]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[13]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[14]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[15]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[16]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[17]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[18]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[19]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[1]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[20]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[21]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[22]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[23]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[24]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[25]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[26]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[27]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[28]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[29]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[2]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[30]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[31]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[3]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[4]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[5]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[6]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[7]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[8]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_DQ[9]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_ODT         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_RAS_N       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_RESET_N     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_RZQ         ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_DDR3_WE_N        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_ENET_GTX_CLK     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_ENET_INT_N       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_ENET_MDC         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_ENET_MDIO        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_ENET_RX_CLK      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_ENET_RX_DATA[0]  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_ENET_RX_DATA[1]  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_ENET_RX_DATA[2]  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_ENET_RX_DATA[3]  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_ENET_RX_DV       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_ENET_TX_DATA[0]  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_ENET_TX_DATA[1]  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_ENET_TX_DATA[2]  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_ENET_TX_DATA[3]  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_ENET_TX_EN       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_FLASH_DATA[0]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_FLASH_DATA[1]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_FLASH_DATA[2]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_FLASH_DATA[3]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_FLASH_DCLK       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_FLASH_NCSO       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_GSENSOR_INT      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_I2C1_SCLK        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_I2C1_SDAT        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_I2C2_SCLK        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_I2C2_SDAT        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_I2C_CONTROL      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_KEY              ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_LED              ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_LTC_GPIO         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_SD_CLK           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_SD_CMD           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_SD_DATA[0]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_SD_DATA[1]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_SD_DATA[2]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_SD_DATA[3]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_SPIM_CLK         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_SPIM_MISO        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_SPIM_MOSI        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_SPIM_SS          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_UART_RX          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_UART_TX          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_USB_CLKOUT       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_USB_DATA[0]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_USB_DATA[1]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_USB_DATA[2]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_USB_DATA[3]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_USB_DATA[4]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_USB_DATA[5]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_USB_DATA[6]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_USB_DATA[7]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_USB_DIR          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_USB_NXT          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; HPS_USB_STP          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; IRDA_RXD             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; IRDA_TXD             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; PS2_CLK              ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; PS2_CLK2             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; PS2_DAT              ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; PS2_DAT2             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; TD_CLK27             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; TD_DATA[0]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; TD_DATA[1]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; TD_DATA[2]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; TD_DATA[3]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; TD_DATA[4]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; TD_DATA[5]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; TD_DATA[6]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; TD_DATA[7]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; TD_HS                ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; TD_RESET_N           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; TD_VS                ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; USB_B2_CLK           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; USB_B2_DATA[0]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; USB_B2_DATA[1]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; USB_B2_DATA[2]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; USB_B2_DATA[3]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; USB_B2_DATA[4]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; USB_B2_DATA[5]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; USB_B2_DATA[6]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; USB_B2_DATA[7]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; USB_EMPTY            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; USB_FULL             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; USB_OE_N             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; USB_RD_N             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; USB_RESET_N          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; USB_SCL              ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; USB_SDA              ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; USB_WR_N             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_BLANK_N          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_B[0]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_B[1]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_B[2]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_B[3]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_B[4]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_B[5]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_B[6]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_B[7]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_CLK              ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_G[0]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_G[1]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_G[2]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_G[3]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_G[4]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_G[5]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_G[6]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_G[7]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_HS               ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_R[0]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_R[1]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_R[2]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_R[3]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_R[4]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_R[5]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_R[6]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_R[7]             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_SYNC_N           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; syncIQdemod    ;              ; VGA_VS               ; 3.3-V LVTTL                     ; QSF Assignment ;
+--------------+----------------+--------------+----------------------+---------------------------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 10587 ) ; 0.00 % ( 0 / 10587 )       ; 0.00 % ( 0 / 10587 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 10587 ) ; 0.00 % ( 0 / 10587 )       ; 0.00 % ( 0 / 10587 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5837 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 182 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 4558 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/matt-g/Documents/syncIQDemodulator/21 IQ Demodulator Phase Locked Working/output_files/syncIQdemod.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,123 / 32,070        ; 7 %   ;
; ALMs needed [=A-B+C]                                        ; 2,123                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,892 / 32,070        ; 9 %   ;
;         [a] ALMs used for LUT logic and registers           ; 485                   ;       ;
;         [b] ALMs used for LUT logic                         ; 481                   ;       ;
;         [c] ALMs used for registers                         ; 1,886                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 775 / 32,070          ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 6 / 32,070            ; < 1 % ;
;         [a] Due to location constrained logic               ; 6                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 0                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 673 / 3,207           ; 21 %  ;
;     -- Logic LABs                                           ; 669                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,834                 ;       ;
;     -- 7 input functions                                    ; 6                     ;       ;
;     -- 6 input functions                                    ; 152                   ;       ;
;     -- 5 input functions                                    ; 450                   ;       ;
;     -- 4 input functions                                    ; 63                    ;       ;
;     -- <=3 input functions                                  ; 1,163                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,594                 ;       ;
; Memory ALUT usage                                           ; 56                    ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 56                    ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 4,941                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 4,741 / 64,140        ; 7 %   ;
;         -- Secondary logic registers                        ; 200 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 4,903                 ;       ;
;         -- Routing optimization registers                   ; 38                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 150 / 457             ; 33 %  ;
;     -- Clock pins                                           ; 7 / 8                 ; 88 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 4                     ;       ;
; M10K blocks                                                 ; 280 / 397             ; 71 %  ;
; Total MLAB memory bits                                      ; 1,736                 ;       ;
; Total block memory bits                                     ; 2,282,496 / 4,065,280 ; 56 %  ;
; Total block memory implementation bits                      ; 2,867,200 / 4,065,280 ; 71 %  ;
; Total DSP Blocks                                            ; 87 / 87               ; 100 % ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global clocks                                               ; 4 / 16                ; 25 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks and Vertical periphery clocks   ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 4% / 4% / 5%          ;       ;
; Peak interconnect usage (total/H/V)                         ; 14% / 13% / 17%       ;       ;
; Maximum fan-out                                             ; 4053                  ;       ;
; Highest non-global fan-out                                  ; 881                   ;       ;
; Total fan-out                                               ; 33759                 ;       ;
; Average fan-out                                             ; 3.34                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 803 / 32070 ( 3 % )   ; 60 / 32070 ( < 1 % ) ; 1260 / 32070 ( 4 % )           ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 803                   ; 60                   ; 1260                           ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 950 / 32070 ( 3 % )   ; 69 / 32070 ( < 1 % ) ; 1873 / 32070 ( 6 % )           ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 232                   ; 27                   ; 226                            ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 371                   ; 26                   ; 84                             ; 0                              ;
;         [c] ALMs used for registers                         ; 307                   ; 16                   ; 1563                           ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ; 0                    ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 152 / 32070 ( < 1 % ) ; 9 / 32070 ( < 1 % )  ; 614 / 32070 ( 2 % )            ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 5 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )    ; 1 / 32070 ( < 1 % )            ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 5                     ; 0                    ; 1                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 0                    ; 0                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 346 / 3207 ( 11 % )   ; 12 / 3207 ( < 1 % )  ; 398 / 3207 ( 12 % )            ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 342                   ; 12                   ; 398                            ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 1218                  ; 92                   ; 580                            ; 0                              ;
;     -- 7 input functions                                    ; 5                     ; 1                    ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 51                    ; 10                   ; 91                             ; 0                              ;
;     -- 5 input functions                                    ; 105                   ; 24                   ; 321                            ; 0                              ;
;     -- 4 input functions                                    ; 21                    ; 16                   ; 26                             ; 0                              ;
;     -- <=3 input functions                                  ; 980                   ; 41                   ; 142                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 378                   ; 24                   ; 2192                           ; 0                              ;
; Memory ALUT usage                                           ; 56                    ; 0                    ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 56                    ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;                                ;
;         -- Primary logic registers                          ; 1077 / 64140 ( 2 % )  ; 86 / 64140 ( < 1 % ) ; 3578 / 64140 ( 6 % )           ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 36 / 64140 ( < 1 % )  ; 4 / 64140 ( < 1 % )  ; 160 / 64140 ( < 1 % )          ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;                                ;
;         -- Design implementation registers                  ; 1110                  ; 90                   ; 3703                           ; 0                              ;
;         -- Routing optimization registers                   ; 3                     ; 0                    ; 35                             ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
;                                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                                    ; 150                   ; 0                    ; 0                              ; 0                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ; 0                              ;
; Total block memory bits                                     ; 21504                 ; 0                    ; 2260992                        ; 0                              ;
; Total block memory implementation bits                      ; 40960                 ; 0                    ; 2826240                        ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 4 / 397 ( 1 % )       ; 0 / 397 ( 0 % )      ; 276 / 397 ( 69 % )             ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 87 / 87 ( 100 % )     ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )                 ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 2 / 116 ( 1 % )       ; 0 / 116 ( 0 % )      ; 1 / 116 ( < 1 % )              ; 1 / 116 ( < 1 % )              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Connections                                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                                    ; 3                     ; 134                  ; 5352                           ; 1                              ;
;     -- Registered Input Connections                         ; 0                     ; 98                   ; 4014                           ; 0                              ;
;     -- Output Connections                                   ; 3209                  ; 515                  ; 1                              ; 1765                           ;
;     -- Registered Output Connections                        ; 424                   ; 514                  ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                                    ; 19340                 ; 1177                 ; 28567                          ; 1775                           ;
;     -- Registered Connections                               ; 4969                  ; 973                  ; 21051                          ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; External Connections                                        ;                       ;                      ;                                ;                                ;
;     -- Top                                                  ; 6                     ; 1                    ; 3205                           ; 0                              ;
;     -- sld_hub:auto_hub                                     ; 1                     ; 20                   ; 505                            ; 123                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 3205                  ; 505                  ; 0                              ; 1643                           ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 123                  ; 1643                           ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                                          ; 54                    ; 21                   ; 611                            ; 4                              ;
;     -- Output Ports                                         ; 345                   ; 39                   ; 564                            ; 9                              ;
;     -- Bidir Ports                                          ; 3                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 251                            ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 28                   ; 553                            ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 1                    ; 56                             ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 1                    ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 1                    ; 35                             ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 15                   ; 553                            ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                    ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; ADC_DA[0]   ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DA[10]  ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DA[11]  ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DA[12]  ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DA[13]  ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DA[1]   ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DA[2]   ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DA[3]   ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DA[4]   ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DA[5]   ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DA[6]   ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DA[7]   ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DA[8]   ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DA[9]   ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DB[0]   ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DB[10]  ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DB[11]  ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DB[12]  ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DB[13]  ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 15                    ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DB[1]   ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DB[2]   ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DB[3]   ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DB[4]   ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DB[5]   ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DB[6]   ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DB[7]   ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DB[8]   ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DB[9]   ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_DOUT    ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_OTR_A   ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; ADC_OTR_B   ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; AUD_ADCDAT  ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; AUD_ADCLRCK ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; CLOCK2_50   ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; CLOCK3_50   ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; CLOCK4_50   ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; CLOCK_50    ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 4053                  ; 0                  ; yes    ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; KEY[0]      ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 1131                  ; 0                  ; yes    ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; KEY[1]      ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; KEY[2]      ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; KEY[3]      ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[0]       ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 15                    ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[1]       ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 14                    ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[2]       ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 6                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[3]       ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 6                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[4]       ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 7                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[5]       ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 12                    ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[6]       ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 12                    ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[7]       ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 14                    ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[8]       ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 13                    ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[9]       ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 30                    ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CLK_A    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_CLK_B    ; AE17  ; 4A       ; 50           ; 0            ; 40           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_DIN      ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_OEB_A    ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_OEB_B    ; AG20  ; 4A       ; 62           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK     ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT   ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK      ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_CLK_A    ; AK27  ; 4A       ; 80           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_CLK_B    ; AK26  ; 4A       ; 76           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[0]    ; AK28  ; 4A       ; 82           ; 0            ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[10]   ; AE24  ; 4A       ; 88           ; 0            ; 52           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[11]   ; AD24  ; 4A       ; 88           ; 0            ; 35           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[12]   ; AC23  ; 4A       ; 86           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[13]   ; AA21  ; 4A       ; 88           ; 0            ; 1            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[1]    ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[2]    ; AK29  ; 4A       ; 82           ; 0            ; 91           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[3]    ; AH27  ; 4A       ; 84           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[4]    ; AH24  ; 4A       ; 64           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[5]    ; AG25  ; 4A       ; 78           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[6]    ; AG26  ; 4A       ; 84           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[7]    ; AF26  ; 4A       ; 86           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[8]    ; AF25  ; 4A       ; 86           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[9]    ; AE23  ; 4A       ; 78           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[0]    ; AE22  ; 4A       ; 78           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[10]   ; AK23  ; 4A       ; 72           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[11]   ; AK24  ; 4A       ; 72           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[12]   ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[13]   ; AH25  ; 4A       ; 78           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[1]    ; AF24  ; 4A       ; 74           ; 0            ; 57           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[2]    ; AD21  ; 4A       ; 82           ; 0            ; 57           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[3]    ; AF23  ; 4A       ; 74           ; 0            ; 40           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[4]    ; AH22  ; 4A       ; 66           ; 0            ; 91           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[5]    ; AK22  ; 4A       ; 68           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[6]    ; AG22  ; 4A       ; 66           ; 0            ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[7]    ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[8]    ; AH23  ; 4A       ; 70           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[9]    ; AG23  ; 4A       ; 64           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_MODE     ; AC22  ; 4A       ; 86           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_WRT_A    ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_WRT_B    ; AA20  ; 4A       ; 84           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]      ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]      ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]      ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]      ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]      ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]      ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]      ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]      ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]      ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]      ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]      ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]      ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]      ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]      ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]      ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]      ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]      ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]      ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]      ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]      ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]      ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]      ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]      ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]      ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]      ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]      ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]      ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]      ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]      ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]      ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]      ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]      ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]      ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]      ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]      ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]      ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]      ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]      ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]      ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]      ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]      ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]      ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]      ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]      ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]      ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]      ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]      ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]      ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]      ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]      ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]      ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]      ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OSC_SMA_ADC4 ; AB21  ; 4A       ; 88           ; 0            ; 18           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; POWER_ON     ; AF18  ; 4A       ; 50           ; 0            ; 57           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SMA_DAC4     ; AB17  ; 4A       ; 56           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+---------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+---------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; ADC_CS_N    ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; AUD_BCLK    ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; AUD_DACLRCK ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+---------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 9 / 48 ( 19 % )   ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 78 / 80 ( 98 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 14 / 16 ( 88 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 45 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 57 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 7 / 80 ( 9 % )    ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B       ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B       ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A       ; CLOCK2_50                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; ADC_CLK_A                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A       ; ADC_DA[0]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A       ; DAC_WRT_B                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A       ; DAC_DA[13]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; HEX4[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A       ; HEX5[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B       ; HEX5[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; HEX5[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; SMA_DAC4                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; OSC_SMA_ADC4                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A       ; HEX3[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A       ; HEX2[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; HEX3[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A       ; HEX5[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B       ; HEX5[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B       ; HEX3[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; SW[7]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; ADC_OTR_A                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; ADC_DA[1]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; DAC_MODE                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A       ; DAC_DA[12]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; HEX3[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; HEX3[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B       ; HEX2[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B       ; HEX2[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B       ; HEX2[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A       ; SW[8]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A       ; SW[4]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A       ; SW[5]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; ADC_OTR_B                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; ADC_DA[6]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A       ; ADC_DA[8]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A       ; DAC_DB[2]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; DAC_DA[11]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A       ; HEX3[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A       ; HEX3[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A       ; HEX1[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; HEX2[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B       ; HEX2[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; SW[6]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A       ; SW[9]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; ADC_DB[12]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A       ; ADC_CLK_B                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A       ; ADC_DA[7]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A       ; ADC_DA[9]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; DAC_DB[0]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A       ; DAC_DA[9]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A       ; DAC_DA[10]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; HEX0[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A       ; HEX0[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A       ; HEX0[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B       ; HEX2[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A       ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A       ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B       ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A       ; ADC_DB[11]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; POWER_ON                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A       ; ADC_DA[11]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A       ; ADC_DA[10]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A       ; ADC_DA[12]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; DAC_DB[3]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A       ; DAC_DB[1]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A       ; DAC_DA[8]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A       ; DAC_DA[7]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; HEX0[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A       ; HEX1[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A       ; HEX1[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A       ; ADC_DB[10]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A       ; ADC_DB[13]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; ADC_OEB_B                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A       ; ADC_DA[13]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A       ; DAC_DB[6]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A       ; DAC_DB[9]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; DAC_DA[5]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A       ; DAC_DA[6]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A       ; HEX0[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A       ; HEX0[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; HEX1[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; ADC_DB[9]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A       ; ADC_DB[7]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A       ; ADC_DA[2]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A       ; ADC_DA[3]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; DAC_DB[4]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A       ; DAC_DB[8]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A       ; DAC_DA[4]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A       ; DAC_DB[13]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; DAC_DA[3]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A       ; HEX0[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A       ; HEX1[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A       ; HEX1[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; ADC_CS_N                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; ADC_DB[8]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A       ; ADC_DB[6]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; ADC_DB[5]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A       ; ADC_DA[4]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A       ; ADC_OEB_A                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A       ; DAC_DB[7]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; DAC_DB[12]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A       ; DAC_WRT_A                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A       ; DAC_DA[1]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; HEX1[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; ADC_SCLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B       ; ADC_DOUT                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B       ; ADC_DIN                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; ADC_DB[2]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; ADC_DB[4]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A       ; ADC_DB[3]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; ADC_DA[5]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A       ; DAC_DB[5]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A       ; DAC_DB[10]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A       ; DAC_DB[11]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; DAC_CLK_B                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A       ; DAC_CLK_A                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A       ; DAC_DA[0]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A       ; DAC_DA[2]                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A       ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C       ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;          ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; AUD_XCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A       ; GND+                            ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A       ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; AUD_DACDAT                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --       ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A       ; AUD_ADCLRCK                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; CLOCK4_50                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B       ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; GND+                            ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A       ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A       ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; HEX4[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; HEX5[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; KEY[2]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A       ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A       ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A       ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A       ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A       ; HEX4[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; HEX4[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B       ; HEX4[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; KEY[3]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A       ; ADC_DB[0]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A       ; ADC_DB[1]                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A       ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; HEX4[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A       ; HEX4[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; CLOCK3_50                       ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B       ; HEX5[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |syncIQdemod                                                                                            ; 2122.5 (47.2)        ; 2891.5 (46.2)                    ; 775.0 (0.0)                                       ; 6.0 (1.0)                        ; 40.0 (0.0)           ; 1834 (90)           ; 4941 (0)                  ; 0 (0)         ; 2282496           ; 280   ; 87         ; 150  ; 0            ; |syncIQdemod                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |NCO:sin1|                                                                                           ; 66.6 (0.0)           ; 88.0 (0.0)                       ; 21.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (0)              ; 181 (0)                   ; 0 (0)         ; 10752             ; 2     ; 2          ; 0    ; 0            ; |syncIQdemod|NCO:sin1                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |NCO_st:NCO_st_inst|                                                                              ; 66.6 (0.0)           ; 88.0 (0.0)                       ; 21.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (0)              ; 181 (0)                   ; 0 (0)         ; 10752             ; 2     ; 2          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst                                                                                                                                                                                                                                                                                                           ; work         ;
;          |asj_altqmcpipe:ux000|                                                                         ; 9.0 (3.3)            ; 10.5 (3.8)                       ; 1.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 21 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                      ; work         ;
;             |lpm_add_sub:acc|                                                                           ; 5.7 (0.0)            ; 6.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                      ; work         ;
;                |add_sub_hth:auto_generated|                                                             ; 5.7 (5.7)            ; 6.7 (6.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                                                                           ; work         ;
;          |asj_dxx:ux002|                                                                                ; 10.4 (4.2)           ; 14.0 (6.8)                       ; 3.6 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 28 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_dxx:ux002                                                                                                                                                                                                                                                                                             ; work         ;
;             |lpm_add_sub:ux014|                                                                         ; 6.2 (0.0)            ; 7.2 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014                                                                                                                                                                                                                                                                           ; work         ;
;                |add_sub_cmh:auto_generated|                                                             ; 6.2 (6.2)            ; 7.2 (7.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated                                                                                                                                                                                                                                                ; work         ;
;          |asj_dxx_g:ux001|                                                                              ; 9.2 (9.2)            ; 10.5 (10.5)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                           ; work         ;
;          |asj_gam_dp:ux008|                                                                             ; 4.6 (4.6)            ; 8.0 (8.0)                        ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_gam_dp:ux008                                                                                                                                                                                                                                                                                          ; work         ;
;          |asj_nco_as_m_cen:ux0122|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122                                                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                  ; work         ;
;                |altsyncram_77f1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_77f1:auto_generated                                                                                                                                                                                                                   ; work         ;
;          |asj_nco_as_m_cen:ux0123|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123                                                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                  ; work         ;
;                |altsyncram_27f1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_27f1:auto_generated                                                                                                                                                                                                                   ; work         ;
;          |asj_nco_as_m_dp_cen:ux0220|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220                                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component                                                                                                                                                                                                                                                ; work         ;
;                |altsyncram_gfd2:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated                                                                                                                                                                                                                 ; work         ;
;          |asj_nco_isdr:ux710isdr|                                                                       ; 3.0 (1.0)            ; 3.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (1)               ; 5 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr                                                                                                                                                                                                                                                                                    ; work         ;
;             |lpm_counter:lpm_counter_component|                                                         ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component                                                                                                                                                                                                                                                  ; work         ;
;                |cntr_aki:auto_generated|                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_aki:auto_generated                                                                                                                                                                                                                          ; work         ;
;          |asj_nco_madx_cen:m1|                                                                          ; 2.7 (0.0)            ; 5.3 (0.0)                        ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1                                                                                                                                                                                                                                                                                       ; work         ;
;             |altmult_add:ALTMULT_ADD_component|                                                         ; 2.7 (0.0)            ; 5.3 (0.0)                        ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                     ; work         ;
;                |mult_add_vom2:auto_generated|                                                           ; 2.7 (0.0)            ; 5.3 (0.0)                        ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated                                                                                                                                                                                                                        ; work         ;
;                   |mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|                                 ; 2.7 (0.0)            ; 5.3 (0.0)                        ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1                                                                                                                                                                    ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl2|                                         ; 2.7 (0.0)            ; 5.3 (0.0)                        ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2                                                                                                                           ; work         ;
;                         |ama_adder_function:final_adder_block|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block                                                                                      ; work         ;
;                         |ama_register_function:output_reg_block|                                        ; 2.7 (2.7)            ; 5.3 (5.3)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block                                                                                    ; work         ;
;          |asj_nco_mady_cen:m0|                                                                          ; 3.5 (0.0)            ; 6.5 (0.0)                        ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0                                                                                                                                                                                                                                                                                       ; work         ;
;             |altmult_add:ALTMULT_ADD_component|                                                         ; 3.5 (0.0)            ; 6.5 (0.0)                        ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                     ; work         ;
;                |mult_add_unm2:auto_generated|                                                           ; 3.5 (0.0)            ; 6.5 (0.0)                        ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated                                                                                                                                                                                                                        ; work         ;
;                   |mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|                                 ; 3.5 (0.0)            ; 6.5 (0.0)                        ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1                                                                                                                                                                    ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl2|                                         ; 3.5 (0.0)            ; 6.5 (0.0)                        ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2                                                                                                                           ; work         ;
;                         |ama_adder_function:final_adder_block|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block                                                                                      ; work         ;
;                         |ama_register_function:output_reg_block|                                        ; 3.5 (3.5)            ; 6.5 (6.5)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block                                                                                    ; work         ;
;          |asj_nco_mob_w:blk0|                                                                           ; 11.8 (5.7)           ; 15.0 (8.2)                       ; 3.2 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (4)              ; 29 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0                                                                                                                                                                                                                                                                                        ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|                                                         ; 6.1 (0.0)            ; 6.8 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                                                                                      ; work         ;
;                |add_sub_50l:auto_generated|                                                             ; 6.1 (6.1)            ; 6.8 (6.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated                                                                                                                                                                                                                           ; work         ;
;          |asj_nco_mob_w:blk1|                                                                           ; 12.4 (6.0)           ; 15.2 (8.0)                       ; 2.8 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (4)              ; 29 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1                                                                                                                                                                                                                                                                                        ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|                                                         ; 6.4 (0.0)            ; 7.2 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                                                                                      ; work         ;
;                |add_sub_50l:auto_generated|                                                             ; 6.4 (6.4)            ; 7.2 (7.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated                                                                                                                                                                                                                           ; work         ;
;    |NCO:sin2|                                                                                           ; 64.4 (0.0)           ; 79.0 (0.0)                       ; 14.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 169 (0)                   ; 0 (0)         ; 10752             ; 2     ; 2          ; 0    ; 0            ; |syncIQdemod|NCO:sin2                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |NCO_st:NCO_st_inst|                                                                              ; 64.4 (0.0)           ; 79.0 (0.0)                       ; 14.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 169 (0)                   ; 0 (0)         ; 10752             ; 2     ; 2          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst                                                                                                                                                                                                                                                                                                           ; work         ;
;          |asj_altqmcpipe:ux000|                                                                         ; 14.5 (0.4)           ; 15.5 (0.5)                       ; 1.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (1)              ; 31 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                      ; work         ;
;             |lpm_add_sub:acc|                                                                           ; 14.1 (0.0)           ; 15.0 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                      ; work         ;
;                |add_sub_hth:auto_generated|                                                             ; 14.1 (14.1)          ; 15.0 (15.0)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                                                                           ; work         ;
;          |asj_dxx:ux002|                                                                                ; 14.4 (5.5)           ; 18.3 (7.6)                       ; 3.9 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 32 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_dxx:ux002                                                                                                                                                                                                                                                                                             ; work         ;
;             |lpm_add_sub:ux014|                                                                         ; 9.0 (0.0)            ; 10.8 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014                                                                                                                                                                                                                                                                           ; work         ;
;                |add_sub_cmh:auto_generated|                                                             ; 9.0 (9.0)            ; 10.8 (10.8)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated                                                                                                                                                                                                                                                ; work         ;
;          |asj_gam_dp:ux008|                                                                             ; 6.1 (6.1)            ; 9.2 (9.2)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_gam_dp:ux008                                                                                                                                                                                                                                                                                          ; work         ;
;          |asj_nco_as_m_cen:ux0122|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122                                                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                  ; work         ;
;                |altsyncram_77f1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_77f1:auto_generated                                                                                                                                                                                                                   ; work         ;
;          |asj_nco_as_m_cen:ux0123|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123                                                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                  ; work         ;
;                |altsyncram_27f1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_27f1:auto_generated                                                                                                                                                                                                                   ; work         ;
;          |asj_nco_as_m_dp_cen:ux0220|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220                                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component                                                                                                                                                                                                                                                ; work         ;
;                |altsyncram_gfd2:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated                                                                                                                                                                                                                 ; work         ;
;          |asj_nco_madx_cen:m1|                                                                          ; 3.2 (0.0)            ; 5.1 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1                                                                                                                                                                                                                                                                                       ; work         ;
;             |altmult_add:ALTMULT_ADD_component|                                                         ; 3.2 (0.0)            ; 5.1 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                     ; work         ;
;                |mult_add_vom2:auto_generated|                                                           ; 3.2 (0.0)            ; 5.1 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated                                                                                                                                                                                                                        ; work         ;
;                   |mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|                                 ; 3.2 (0.0)            ; 5.1 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1                                                                                                                                                                    ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl2|                                         ; 3.2 (0.0)            ; 5.1 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2                                                                                                                           ; work         ;
;                         |ama_adder_function:final_adder_block|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block                                                                                      ; work         ;
;                         |ama_register_function:output_reg_block|                                        ; 3.2 (3.2)            ; 5.1 (5.1)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block                                                                                    ; work         ;
;          |asj_nco_mady_cen:m0|                                                                          ; 3.3 (0.0)            ; 4.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0                                                                                                                                                                                                                                                                                       ; work         ;
;             |altmult_add:ALTMULT_ADD_component|                                                         ; 3.3 (0.0)            ; 4.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                     ; work         ;
;                |mult_add_unm2:auto_generated|                                                           ; 3.3 (0.0)            ; 4.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated                                                                                                                                                                                                                        ; work         ;
;                   |mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|                                 ; 3.3 (0.0)            ; 4.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1                                                                                                                                                                    ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl2|                                         ; 3.3 (0.0)            ; 4.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2                                                                                                                           ; work         ;
;                         |ama_adder_function:final_adder_block|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block                                                                                      ; work         ;
;                         |ama_register_function:output_reg_block|                                        ; 3.3 (3.3)            ; 4.3 (4.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block                                                                                    ; work         ;
;          |asj_nco_mob_w:blk0|                                                                           ; 11.0 (5.2)           ; 12.6 (6.3)                       ; 1.6 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (4)              ; 29 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0                                                                                                                                                                                                                                                                                        ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|                                                         ; 5.8 (0.0)            ; 6.4 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                                                                                      ; work         ;
;                |add_sub_50l:auto_generated|                                                             ; 5.8 (5.8)            ; 6.4 (6.4)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated                                                                                                                                                                                                                           ; work         ;
;          |asj_nco_mob_w:blk1|                                                                           ; 11.8 (5.5)           ; 13.9 (6.9)                       ; 2.1 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (4)              ; 29 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1                                                                                                                                                                                                                                                                                        ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|                                                         ; 6.3 (0.0)            ; 7.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                                                                                      ; work         ;
;                |add_sub_50l:auto_generated|                                                             ; 6.3 (6.3)            ; 7.0 (7.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated                                                                                                                                                                                                                           ; work         ;
;    |addsub:a1|                                                                                          ; 17.1 (0.0)           ; 16.5 (0.0)                       ; 0.4 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|addsub:a1                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                                                               ; 17.1 (0.0)           ; 16.5 (0.0)                       ; 0.4 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|addsub:a1|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                                           ; work         ;
;          |add_sub_kei:auto_generated|                                                                   ; 17.1 (17.1)          ; 16.5 (16.5)                      ; 0.4 (0.4)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|addsub:a1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_kei:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;    |conv_unsign_to_sign:c4|                                                                             ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|conv_unsign_to_sign:c4                                                                                                                                                                                                                                                                                                                ; work         ;
;    |fir_filter:f1|                                                                                      ; 190.1 (0.0)          ; 205.7 (0.0)                      ; 15.7 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 315 (0)             ; 134 (0)                   ; 0 (0)         ; 0                 ; 0     ; 40         ; 0    ; 0            ; |syncIQdemod|fir_filter:f1                                                                                                                                                                                                                                                                                                                         ; fir_filter   ;
;       |fir_filter_0002:fir_filter_inst|                                                                 ; 190.1 (0.0)          ; 205.7 (0.0)                      ; 15.7 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 315 (0)             ; 134 (0)                   ; 0 (0)         ; 0                 ; 0     ; 40         ; 0    ; 0            ; |syncIQdemod|fir_filter:f1|fir_filter_0002:fir_filter_inst                                                                                                                                                                                                                                                                                         ; fir_filter   ;
;          |fir_filter_0002_ast:fir_filter_0002_ast_inst|                                                 ; 190.1 (0.0)          ; 205.7 (0.0)                      ; 15.7 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 315 (0)             ; 134 (0)                   ; 0 (0)         ; 0                 ; 0     ; 40         ; 0    ; 0            ; |syncIQdemod|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst                                                                                                                                                                                                                                            ; fir_filter   ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                            ; 9.2 (9.2)            ; 15.0 (15.0)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                             ; fir_filter   ;
;             |fir_filter_0002_rtl:hpfircore|                                                             ; 180.9 (156.1)        ; 190.7 (160.2)                    ; 9.9 (4.1)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 315 (314)           ; 100 (79)                  ; 0 (0)         ; 0                 ; 0     ; 40         ; 0    ; 0            ; |syncIQdemod|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore                                                                                                                                                                                                              ; fir_filter   ;
;                |altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|                                     ; 21.7 (0.0)           ; 22.5 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem                                                                                                                                                           ; work         ;
;                   |altsyncram_s004:auto_generated|                                                      ; 21.7 (21.7)          ; 22.5 (22.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated                                                                                                                            ; work         ;
;                |dspba_delay:d_u0_m0_wo0_memread_q_12|                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_12                                                                                                                                                                         ; fir_filter   ;
;                |dspba_delay:d_u0_m0_wo0_memread_q_13|                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13                                                                                                                                                                         ; fir_filter   ;
;                |dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|                                               ; 2.5 (2.5)            ; 7.0 (7.0)                        ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11                                                                                                                                                                     ; fir_filter   ;
;    |fir_filter:f2|                                                                                      ; 184.1 (0.0)          ; 196.4 (0.0)                      ; 12.4 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 307 (0)             ; 119 (0)                   ; 0 (0)         ; 0                 ; 0     ; 40         ; 0    ; 0            ; |syncIQdemod|fir_filter:f2                                                                                                                                                                                                                                                                                                                         ; fir_filter   ;
;       |fir_filter_0002:fir_filter_inst|                                                                 ; 184.1 (0.0)          ; 196.4 (0.0)                      ; 12.4 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 307 (0)             ; 119 (0)                   ; 0 (0)         ; 0                 ; 0     ; 40         ; 0    ; 0            ; |syncIQdemod|fir_filter:f2|fir_filter_0002:fir_filter_inst                                                                                                                                                                                                                                                                                         ; fir_filter   ;
;          |fir_filter_0002_ast:fir_filter_0002_ast_inst|                                                 ; 184.1 (0.0)          ; 196.4 (0.0)                      ; 12.4 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 307 (0)             ; 119 (0)                   ; 0 (0)         ; 0                 ; 0     ; 40         ; 0    ; 0            ; |syncIQdemod|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst                                                                                                                                                                                                                                            ; fir_filter   ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                            ; 8.1 (8.1)            ; 14.2 (14.2)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                             ; fir_filter   ;
;             |fir_filter_0002_rtl:hpfircore|                                                             ; 175.9 (150.6)        ; 182.2 (152.8)                    ; 6.3 (2.2)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 307 (306)           ; 86 (66)                   ; 0 (0)         ; 0                 ; 0     ; 40         ; 0    ; 0            ; |syncIQdemod|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore                                                                                                                                                                                                              ; fir_filter   ;
;                |altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|                                     ; 21.9 (0.0)           ; 22.5 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem                                                                                                                                                           ; work         ;
;                   |altsyncram_s004:auto_generated|                                                      ; 21.9 (21.9)          ; 22.5 (22.5)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated                                                                                                                            ; work         ;
;                |dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|                                               ; 3.5 (3.5)            ; 7.0 (7.0)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11                                                                                                                                                                     ; fir_filter   ;
;    |kHzDisplay:k1|                                                                                      ; 142.6 (14.3)         ; 152.0 (14.3)                     ; 12.4 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 226 (32)            ; 142 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |syncIQdemod|kHzDisplay:k1                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |decParts:dec1|                                                                                   ; 103.1 (0.0)          ; 112.5 (0.0)                      ; 12.4 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 142 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|kHzDisplay:k1|decParts:dec1                                                                                                                                                                                                                                                                                                           ; work         ;
;          |getElementAmnt:gH|                                                                            ; 13.0 (13.0)          ; 14.8 (14.8)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|kHzDisplay:k1|decParts:dec1|getElementAmnt:gH                                                                                                                                                                                                                                                                                         ; work         ;
;          |getElementAmnt:gHTh|                                                                          ; 30.7 (30.7)          ; 33.8 (33.8)                      ; 4.2 (4.2)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh                                                                                                                                                                                                                                                                                       ; work         ;
;          |getElementAmnt:gT|                                                                            ; 18.3 (18.3)          ; 19.3 (19.3)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|kHzDisplay:k1|decParts:dec1|getElementAmnt:gT                                                                                                                                                                                                                                                                                         ; work         ;
;          |getElementAmnt:gTTh|                                                                          ; 22.7 (22.7)          ; 24.3 (24.3)                      ; 2.6 (2.6)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh                                                                                                                                                                                                                                                                                       ; work         ;
;          |getElementAmnt:gTh|                                                                           ; 18.4 (18.4)          ; 20.2 (20.2)                      ; 2.8 (2.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh                                                                                                                                                                                                                                                                                        ; work         ;
;       |display:segA|                                                                                    ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|kHzDisplay:k1|display:segA                                                                                                                                                                                                                                                                                                            ; work         ;
;       |display:segB|                                                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|kHzDisplay:k1|display:segB                                                                                                                                                                                                                                                                                                            ; work         ;
;       |display:segC|                                                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|kHzDisplay:k1|display:segC                                                                                                                                                                                                                                                                                                            ; work         ;
;       |display:segD|                                                                                    ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|kHzDisplay:k1|display:segD                                                                                                                                                                                                                                                                                                            ; work         ;
;       |display:segE|                                                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|kHzDisplay:k1|display:segE                                                                                                                                                                                                                                                                                                            ; work         ;
;       |display:segF|                                                                                    ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|kHzDisplay:k1|display:segF                                                                                                                                                                                                                                                                                                            ; work         ;
;    |lpm_mult_14bit:l1|                                                                                  ; 47.3 (0.0)           ; 85.2 (0.0)                       ; 37.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 168 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|lpm_mult_14bit:l1                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                                                     ; 47.3 (0.0)           ; 85.2 (0.0)                       ; 37.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 168 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|lpm_mult_14bit:l1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                         ; work         ;
;          |mult_qup:auto_generated|                                                                      ; 47.3 (47.3)          ; 85.2 (85.2)                      ; 37.9 (37.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 168 (168)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |syncIQdemod|lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;    |lpm_mult_14bit:l2|                                                                                  ; 41.5 (0.0)           ; 78.7 (0.0)                       ; 37.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 168 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|lpm_mult_14bit:l2                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                                                     ; 41.5 (0.0)           ; 78.7 (0.0)                       ; 37.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 168 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|lpm_mult_14bit:l2|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                         ; work         ;
;          |mult_qup:auto_generated|                                                                      ; 41.5 (41.5)          ; 78.7 (78.7)                      ; 37.2 (37.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 168 (168)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 59.9 (0.5)           ; 69.0 (0.5)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (1)              ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 59.4 (41.7)          ; 68.5 (48.4)                      ; 9.0 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (59)             ; 90 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 9.6 (9.6)            ; 10.3 (10.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 8.2 (8.2)            ; 9.8 (9.8)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 1260.1 (139.4)       ; 1873.0 (250.6)                   ; 613.9 (111.2)                                     ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 580 (1)             ; 3738 (552)                ; 0 (0)         ; 2260992           ; 276   ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 1120.6 (0.0)         ; 1622.4 (0.0)                     ; 502.7 (0.0)                                       ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 579 (0)             ; 3186 (0)                  ; 0 (0)         ; 2260992           ; 276   ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 1120.6 (351.6)       ; 1622.4 (589.7)                   ; 502.7 (238.1)                                     ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 579 (68)            ; 3186 (1194)               ; 0 (0)         ; 2260992           ; 276   ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 28.9 (28.0)          ; 34.0 (33.2)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2260992           ; 276   ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_8b84:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2260992           ; 276   ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8b84:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 3.5 (3.5)            ; 3.8 (3.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 8.2 (8.2)            ; 8.7 (8.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 5.9 (5.9)            ; 6.5 (6.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 56.5 (56.5)          ; 57.7 (57.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (90)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 468.5 (0.3)          ; 722.9 (0.3)                      ; 254.4 (0.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 336 (1)             ; 1421 (1)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 424.5 (0.0)          ; 677.4 (0.0)                      ; 252.9 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 276 (0)             ; 1405 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 234.1 (234.1)        ; 385.9 (385.9)                    ; 151.8 (151.8)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 853 (853)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 190.4 (0.0)          ; 291.5 (0.0)                      ; 101.1 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 276 (0)             ; 552 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 0.7 (0.7)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 0.7 (0.7)            ; 0.9 (0.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                          ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                          ; 0.7 (0.7)            ; 1.1 (1.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                          ; 0.7 (0.7)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                          ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                          ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                          ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                          ; 0.7 (0.7)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                          ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                          ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                          ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 0.6 (0.6)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 0.7 (0.7)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 0.7 (0.7)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 1.1 (1.1)            ; 1.4 (1.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 42.5 (39.1)          ; 43.2 (39.1)                      ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 2.7 (2.7)            ; 4.1 (4.1)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 188.6 (7.0)          ; 190.0 (7.0)                      ; 2.4 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 48 (12)             ; 361 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_uai:auto_generated|                                                             ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uai:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_a2j:auto_generated|                                                             ; 7.5 (7.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_49i:auto_generated|                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 12.4 (12.4)          ; 13.5 (13.5)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 138.5 (138.5)        ; 138.5 (138.5)                    ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 276 (276)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 13.1 (13.1)          ; 14.0 (14.0)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |syncIQdemod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                         ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name         ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; ADC_DIN      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SCLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_ADCLRCK  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK2_50    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HEX0[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[1]       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LEDR[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CLK_A    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CLK_B    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_DA[0]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DA[1]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DA[2]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DA[3]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DA[4]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DA[5]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DA[6]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DA[7]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DA[8]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DA[9]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DA[10]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DA[11]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DA[12]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DA[13]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_OEB_A    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_OEB_B    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_OTR_A    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_OTR_B    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; DAC_CLK_A    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_CLK_B    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[8]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[9]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[10]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[11]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[12]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[13]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[8]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[9]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[10]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[11]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[12]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[13]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_MODE     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_WRT_A    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_WRT_B    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; POWER_ON     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; OSC_SMA_ADC4 ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SMA_DAC4     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CS_N     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[0]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]       ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DB[0]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DB[5]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DB[11]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DB[12]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DB[13]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DB[1]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DB[2]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DB[3]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DB[4]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DB[6]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DB[7]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DB[8]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DB[9]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DB[10]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                       ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_DOUT                                                                                                  ;                   ;         ;
; AUD_ADCDAT                                                                                                ;                   ;         ;
; AUD_ADCLRCK                                                                                               ;                   ;         ;
; CLOCK2_50                                                                                                 ;                   ;         ;
; CLOCK3_50                                                                                                 ;                   ;         ;
; CLOCK4_50                                                                                                 ;                   ;         ;
; KEY[1]                                                                                                    ;                   ;         ;
; KEY[2]                                                                                                    ;                   ;         ;
; KEY[3]                                                                                                    ;                   ;         ;
; ADC_DA[0]                                                                                                 ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]~feeder                                           ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]~feeder                                        ; 1                 ; 0       ;
; ADC_DA[1]                                                                                                 ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]~feeder                                           ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]~feeder                                        ; 1                 ; 0       ;
; ADC_DA[2]                                                                                                 ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                               ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                  ; 1                 ; 0       ;
; ADC_DA[3]                                                                                                 ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]~feeder                                        ; 0                 ; 0       ;
; ADC_DA[4]                                                                                                 ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                               ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]~feeder                                           ; 0                 ; 0       ;
; ADC_DA[5]                                                                                                 ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                               ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                  ; 0                 ; 0       ;
; ADC_DA[6]                                                                                                 ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                              ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                 ; 1                 ; 0       ;
; ADC_DA[7]                                                                                                 ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]~feeder                                          ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]~feeder                                       ; 1                 ; 0       ;
; ADC_DA[8]                                                                                                 ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]~feeder                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]~feeder                                          ; 0                 ; 0       ;
; ADC_DA[9]                                                                                                 ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]~feeder                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]~feeder                                       ; 0                 ; 0       ;
; ADC_DA[10]                                                                                                ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                               ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                  ; 0                 ; 0       ;
; ADC_DA[11]                                                                                                ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]~feeder                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]~feeder                                           ; 0                 ; 0       ;
; ADC_DA[12]                                                                                                ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                               ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]~feeder                                           ; 1                 ; 0       ;
; ADC_DA[13]                                                                                                ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                               ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]~feeder                                           ; 1                 ; 0       ;
; ADC_OTR_A                                                                                                 ;                   ;         ;
; ADC_OTR_B                                                                                                 ;                   ;         ;
; ADC_CS_N                                                                                                  ;                   ;         ;
; AUD_BCLK                                                                                                  ;                   ;         ;
; AUD_DACLRCK                                                                                               ;                   ;         ;
; SW[0]                                                                                                     ;                   ;         ;
;      - DAC_DB~0                                                                                           ; 0                 ; 0       ;
;      - DAC_DB~1                                                                                           ; 0                 ; 0       ;
;      - DAC_DB~2                                                                                           ; 0                 ; 0       ;
;      - DAC_DB~3                                                                                           ; 0                 ; 0       ;
;      - DAC_DB~4                                                                                           ; 0                 ; 0       ;
;      - DAC_DB~5                                                                                           ; 0                 ; 0       ;
;      - DAC_DB~6                                                                                           ; 0                 ; 0       ;
;      - DAC_DB~7                                                                                           ; 0                 ; 0       ;
;      - DAC_DB~8                                                                                           ; 0                 ; 0       ;
;      - DAC_DB~9                                                                                           ; 0                 ; 0       ;
;      - DAC_DB~10                                                                                          ; 0                 ; 0       ;
;      - DAC_DB~11                                                                                          ; 0                 ; 0       ;
;      - DAC_DB~12                                                                                          ; 0                 ; 0       ;
;      - DAC_DB~22                                                                                          ; 0                 ; 0       ;
;      - LEDR[0]~output                                                                                     ; 0                 ; 0       ;
; CLOCK_50                                                                                                  ;                   ;         ;
; SW[1]                                                                                                     ;                   ;         ;
;      - DAC_DB~0                                                                                           ; 1                 ; 0       ;
;      - DAC_DB~1                                                                                           ; 1                 ; 0       ;
;      - DAC_DB~2                                                                                           ; 1                 ; 0       ;
;      - DAC_DB~3                                                                                           ; 1                 ; 0       ;
;      - DAC_DB~4                                                                                           ; 1                 ; 0       ;
;      - DAC_DB~5                                                                                           ; 1                 ; 0       ;
;      - DAC_DB~6                                                                                           ; 1                 ; 0       ;
;      - DAC_DB~7                                                                                           ; 1                 ; 0       ;
;      - DAC_DB~8                                                                                           ; 1                 ; 0       ;
;      - DAC_DB~9                                                                                           ; 1                 ; 0       ;
;      - DAC_DB~10                                                                                          ; 1                 ; 0       ;
;      - DAC_DB~11                                                                                          ; 1                 ; 0       ;
;      - DAC_DB~12                                                                                          ; 1                 ; 0       ;
;      - DAC_DB~22                                                                                          ; 1                 ; 0       ;
; SW[2]                                                                                                     ;                   ;         ;
;      - addsub:a1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_kei:auto_generated|add_sub_cella[19]           ; 1                 ; 0       ;
;      - kHzDisplay:k1|Mult0~80                                                                             ; 1                 ; 0       ;
;      - Add0~33                                                                                            ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[94]                                              ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]                                                 ; 1                 ; 0       ;
;      - NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[19]~feeder                        ; 1                 ; 0       ;
; SW[3]                                                                                                     ;                   ;         ;
;      - addsub:a1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_kei:auto_generated|add_sub_cella[20]           ; 0                 ; 0       ;
;      - kHzDisplay:k1|Mult0~80                                                                             ; 0                 ; 0       ;
;      - Add0~37                                                                                            ; 0                 ; 0       ;
;      - NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[20]                               ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[96]                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[96]~feeder                                       ; 0                 ; 0       ;
; SW[4]                                                                                                     ;                   ;         ;
;      - addsub:a1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_kei:auto_generated|add_sub_cella[21]           ; 0                 ; 0       ;
;      - kHzDisplay:k1|Mult0~80                                                                             ; 0                 ; 0       ;
;      - Add0~1                                                                                             ; 0                 ; 0       ;
;      - Add0~41                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[97]                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[97]                                                 ; 0                 ; 0       ;
;      - NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[21]~feeder                        ; 0                 ; 0       ;
; SW[5]                                                                                                     ;                   ;         ;
;      - addsub:a1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_kei:auto_generated|add_sub_cella[22]           ; 0                 ; 0       ;
;      - kHzDisplay:k1|Mult0~80                                                                             ; 0                 ; 0       ;
;      - Add0~29                                                                                            ; 0                 ; 0       ;
;      - Add0~45                                                                                            ; 0                 ; 0       ;
;      - Add2~0                                                                                             ; 0                 ; 0       ;
;      - Add2~1                                                                                             ; 0                 ; 0       ;
;      - Add2~2                                                                                             ; 0                 ; 0       ;
;      - Add2~3                                                                                             ; 0                 ; 0       ;
;      - Add2~4                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[98]                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[98]                                                 ; 0                 ; 0       ;
;      - NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[22]~feeder                        ; 0                 ; 0       ;
; SW[6]                                                                                                     ;                   ;         ;
;      - addsub:a1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_kei:auto_generated|add_sub_cella[23]           ; 0                 ; 0       ;
;      - kHzDisplay:k1|Mult0~80                                                                             ; 0                 ; 0       ;
;      - Add0~33                                                                                            ; 0                 ; 0       ;
;      - Add0~49                                                                                            ; 0                 ; 0       ;
;      - Add2~0                                                                                             ; 0                 ; 0       ;
;      - Add2~1                                                                                             ; 0                 ; 0       ;
;      - Add2~2                                                                                             ; 0                 ; 0       ;
;      - Add2~3                                                                                             ; 0                 ; 0       ;
;      - Add2~4                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[99]                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[99]                                                 ; 0                 ; 0       ;
;      - NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[23]~feeder                        ; 0                 ; 0       ;
; SW[7]                                                                                                     ;                   ;         ;
;      - addsub:a1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_kei:auto_generated|add_sub_cella[24]           ; 0                 ; 0       ;
;      - kHzDisplay:k1|Mult0~80                                                                             ; 0                 ; 0       ;
;      - Add0~37                                                                                            ; 0                 ; 0       ;
;      - Add0~53                                                                                            ; 0                 ; 0       ;
;      - Add4~0                                                                                             ; 0                 ; 0       ;
;      - Add2~1                                                                                             ; 0                 ; 0       ;
;      - Add4~1                                                                                             ; 0                 ; 0       ;
;      - Add2~2                                                                                             ; 0                 ; 0       ;
;      - Add2~3                                                                                             ; 0                 ; 0       ;
;      - Add4~2                                                                                             ; 0                 ; 0       ;
;      - Add2~4                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[100]                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]                                                ; 0                 ; 0       ;
;      - NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[24]~feeder                        ; 0                 ; 0       ;
; SW[8]                                                                                                     ;                   ;         ;
;      - addsub:a1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_kei:auto_generated|add_sub_cella[25]           ; 1                 ; 0       ;
;      - kHzDisplay:k1|Mult0~80                                                                             ; 1                 ; 0       ;
;      - Add0~41                                                                                            ; 1                 ; 0       ;
;      - Add0~57                                                                                            ; 1                 ; 0       ;
;      - Add4~0                                                                                             ; 1                 ; 0       ;
;      - Add2~1                                                                                             ; 1                 ; 0       ;
;      - Add4~1                                                                                             ; 1                 ; 0       ;
;      - Add2~3                                                                                             ; 1                 ; 0       ;
;      - Add4~2                                                                                             ; 1                 ; 0       ;
;      - Add2~4                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[101]~feeder                                         ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[101]~feeder                                      ; 1                 ; 0       ;
;      - NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[25]~feeder                        ; 1                 ; 0       ;
; SW[9]                                                                                                     ;                   ;         ;
;      - addsub:a1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_kei:auto_generated|add_sub_cella[26]           ; 1                 ; 0       ;
;      - kHzDisplay:k1|Mult0~80                                                                             ; 1                 ; 0       ;
;      - Add1~53                                                                                            ; 1                 ; 0       ;
;      - Add1~61                                                                                            ; 1                 ; 0       ;
;      - Add1~65                                                                                            ; 1                 ; 0       ;
;      - Add1~69                                                                                            ; 1                 ; 0       ;
;      - Add1~73                                                                                            ; 1                 ; 0       ;
;      - Add1~77                                                                                            ; 1                 ; 0       ;
;      - Add1~81                                                                                            ; 1                 ; 0       ;
;      - Add1~5                                                                                             ; 1                 ; 0       ;
;      - Add1~9                                                                                             ; 1                 ; 0       ;
;      - Add1~13                                                                                            ; 1                 ; 0       ;
;      - Add1~17                                                                                            ; 1                 ; 0       ;
;      - Add1~21                                                                                            ; 1                 ; 0       ;
;      - Add1~25                                                                                            ; 1                 ; 0       ;
;      - Add1~29                                                                                            ; 1                 ; 0       ;
;      - Add1~33                                                                                            ; 1                 ; 0       ;
;      - Add1~37                                                                                            ; 1                 ; 0       ;
;      - Add1~41                                                                                            ; 1                 ; 0       ;
;      - Add1~49                                                                                            ; 1                 ; 0       ;
;      - Add5~1                                                                                             ; 1                 ; 0       ;
;      - Add5~45                                                                                            ; 1                 ; 0       ;
;      - Add0~45                                                                                            ; 1                 ; 0       ;
;      - Add0~61                                                                                            ; 1                 ; 0       ;
;      - Add2~1                                                                                             ; 1                 ; 0       ;
;      - Add4~1                                                                                             ; 1                 ; 0       ;
;      - Add2~4                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]~feeder                                         ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[102]~feeder                                      ; 1                 ; 0       ;
;      - NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[26]~feeder                        ; 1                 ; 0       ;
; KEY[0]                                                                                                    ;                   ;         ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|valid                                                ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|valid                                                ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|valid                                               ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|valid                                              ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|valid                                              ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|value[2]~6                                         ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|value[2]~12                                        ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|value[2]~11                                         ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|value[2]~10                                          ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|value[2]~3                                           ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|originalValue[6]~3                                   ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|dataOut~0                                            ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|dataOut[6]~1                                         ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|dataOut~2                                            ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|dataOut[6]~3                                         ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|value~0                                              ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|value[1]~1                                           ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|value[3]~2                                           ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|value[0]~5                                           ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|value[1]~6                                           ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|value[3]~7                                           ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|value[0]~6                                          ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|value[1]~7                                          ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|value[3]~8                                          ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|value[0]~7                                         ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|value[1]~8                                         ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|value[3]~9                                         ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|value[0]~0                                         ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|value[1]~1                                         ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|value[3]~2                                         ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|dataOut[6]~5                                         ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|dataOut[5]~6                                         ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|dataOut[4]~7                                         ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|value[3]~8                                           ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|value[3]~9                                           ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|dataOut[1]~0                                         ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|value[2]~9                                          ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|value[2]~10                                         ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|originalValue[8]~0                                  ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|value[2]~10                                        ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|value[2]~11                                        ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|originalValue[10]~0                                ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|value[0]~3                                         ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|value[0]~5                                         ; 1                 ; 0       ;
;      - kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|originalValue[16]~1                                ; 1                 ; 0       ;
;      - KEY[0]~inputCLKENA0                                                                                ; 1                 ; 0       ;
; ADC_DB[0]                                                                                                 ;                   ;         ;
;      - conv_unsign_to_sign:c4|Equal0~0                                                                    ; 0                 ; 0       ;
;      - conv_unsign_to_sign:c4|int_signed[0]~0                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]~feeder                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]~feeder                                       ; 0                 ; 0       ;
; ADC_DB[5]                                                                                                 ;                   ;         ;
;      - conv_unsign_to_sign:c4|Equal0~2                                                                    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                              ; 0                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[5]~SCLR_LUT  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]~feeder                                          ; 0                 ; 0       ;
; ADC_DB[11]                                                                                                ;                   ;         ;
;      - conv_unsign_to_sign:c4|Equal0~2                                                                    ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                              ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[11]~SCLR_LUT ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]~feeder                                          ; 1                 ; 0       ;
; ADC_DB[12]                                                                                                ;                   ;         ;
;      - conv_unsign_to_sign:c4|Equal0~2                                                                    ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                              ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[12]~SCLR_LUT ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]~feeder                                          ; 1                 ; 0       ;
; ADC_DB[13]                                                                                                ;                   ;         ;
;      - conv_unsign_to_sign:c4|Equal0~2                                                                    ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|Mult0~mac                    ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|Mult0~mac                    ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|Mult0~mac                    ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|Mult0~mac                    ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|Mult0~mac                    ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|Mult0~mac                    ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|Mult0~mac                    ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|Mult0~mac                    ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|Mult0~mac                    ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|Mult0~mac                    ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|Mult0~mac                    ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|Mult0~mac                    ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]~feeder                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]~feeder                                          ; 1                 ; 0       ;
; ADC_DB[1]                                                                                                 ;                   ;         ;
;      - conv_unsign_to_sign:c4|Equal0~0                                                                    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                              ; 0                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[1]~SCLR_LUT  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]~feeder                                          ; 0                 ; 0       ;
; ADC_DB[2]                                                                                                 ;                   ;         ;
;      - conv_unsign_to_sign:c4|Equal0~0                                                                    ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                              ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                 ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[2]~SCLR_LUT  ; 1                 ; 0       ;
; ADC_DB[3]                                                                                                 ;                   ;         ;
;      - conv_unsign_to_sign:c4|Equal0~0                                                                    ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                              ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                 ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[3]~SCLR_LUT  ; 1                 ; 0       ;
; ADC_DB[4]                                                                                                 ;                   ;         ;
;      - conv_unsign_to_sign:c4|Equal0~0                                                                    ; 0                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[4]~SCLR_LUT  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]~feeder                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]~feeder                                       ; 0                 ; 0       ;
; ADC_DB[6]                                                                                                 ;                   ;         ;
;      - conv_unsign_to_sign:c4|Equal0~1                                                                    ; 0                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[6]~SCLR_LUT  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]~feeder                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]~feeder                                       ; 0                 ; 0       ;
; ADC_DB[7]                                                                                                 ;                   ;         ;
;      - conv_unsign_to_sign:c4|Equal0~1                                                                    ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                              ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                 ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[7]~SCLR_LUT  ; 1                 ; 0       ;
; ADC_DB[8]                                                                                                 ;                   ;         ;
;      - conv_unsign_to_sign:c4|Equal0~1                                                                    ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                              ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                 ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[8]~SCLR_LUT  ; 1                 ; 0       ;
; ADC_DB[9]                                                                                                 ;                   ;         ;
;      - conv_unsign_to_sign:c4|Equal0~1                                                                    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                              ; 0                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[9]~SCLR_LUT  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]~feeder                                          ; 0                 ; 0       ;
; ADC_DB[10]                                                                                                ;                   ;         ;
;      - conv_unsign_to_sign:c4|Equal0~1                                                                    ; 1                 ; 0       ;
;      - lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[10]~SCLR_LUT ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]~feeder                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]~feeder                                          ; 1                 ; 0       ;
+-----------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                       ; Location             ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                   ; PIN_AF14             ; 3917    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                     ; PIN_AA14             ; 46      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                     ; PIN_AA14             ; 1005    ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                                                                                                                                                       ; FF_X29_Y40_N55       ; 95      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3        ; 1727    ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3        ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_12|delay_signals[0][0]                                                                                                          ; FF_X68_Y10_N46       ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_wi0_delayr32_cmpReg_q[0]                                                                                                                                ; FF_X40_Y27_N41       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_wi0_delayr32_sticky_ena_q[0]                                                                                                                            ; FF_X39_Y27_N37       ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_wi0_delayr32_sticky_ena_q[0]                                                                                                                            ; FF_X39_Y27_N43       ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|originalValue[16]~1                                                                                                                                                                                                                        ; LABCELL_X35_Y36_N30  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|value[0]~3                                                                                                                                                                                                                                 ; LABCELL_X35_Y36_N6   ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|value[0]~5                                                                                                                                                                                                                                 ; LABCELL_X35_Y36_N42  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|dataOut[1]~0                                                                                                                                                                                                                                 ; LABCELL_X88_Y21_N3   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|value[3]~8                                                                                                                                                                                                                                   ; LABCELL_X88_Y17_N54  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|value[3]~9                                                                                                                                                                                                                                   ; LABCELL_X88_Y17_N15  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|originalValue[10]~0                                                                                                                                                                                                                        ; MLABCELL_X87_Y19_N39 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|value[2]~10                                                                                                                                                                                                                                ; MLABCELL_X87_Y19_N9  ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|value[2]~11                                                                                                                                                                                                                                ; MLABCELL_X87_Y19_N36 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|originalValue[8]~0                                                                                                                                                                                                                          ; LABCELL_X88_Y21_N33  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|value[2]~10                                                                                                                                                                                                                                 ; LABCELL_X88_Y21_N54  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|value[2]~9                                                                                                                                                                                                                                  ; LABCELL_X88_Y21_N57  ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|dataOut[6]~1                                                                                                                                                                                                                                 ; LABCELL_X88_Y16_N36  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|originalValue[6]~3                                                                                                                                                                                                                           ; LABCELL_X88_Y17_N24  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                      ; FF_X7_Y8_N53         ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                             ; MLABCELL_X6_Y8_N42   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                              ; MLABCELL_X6_Y8_N54   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                             ; LABCELL_X1_Y2_N33    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                              ; LABCELL_X7_Y8_N21    ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                ; FF_X8_Y9_N50         ; 282     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                ; FF_X8_Y9_N52         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1                                                                                                                                                                                                                ; MLABCELL_X8_Y9_N54   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0                                                                                                                                                                                                                ; LABCELL_X2_Y5_N54    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1                                                                                                                                                                                                          ; MLABCELL_X6_Y6_N15   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]~2                                                                                                                                                                                         ; MLABCELL_X3_Y5_N54   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                                                                                                                                                    ; MLABCELL_X3_Y5_N24   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                           ; FF_X4_Y8_N41         ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                          ; FF_X4_Y8_N17         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                           ; FF_X7_Y8_N26         ; 53      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                           ; FF_X7_Y8_N47         ; 19      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                    ; LABCELL_X4_Y8_N12    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                          ; FF_X4_Y8_N32         ; 58      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                      ; MLABCELL_X15_Y8_N27  ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                      ; MLABCELL_X15_Y8_N45  ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                       ; FF_X10_Y8_N14        ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                    ; FF_X19_Y13_N37       ; 280     ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                          ; MLABCELL_X15_Y7_N54  ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                   ; LABCELL_X16_Y11_N12  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                    ; MLABCELL_X15_Y9_N15  ; 34      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                    ; MLABCELL_X15_Y9_N12  ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                      ; FF_X9_Y9_N46         ; 1289    ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                            ; MLABCELL_X15_Y9_N48  ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]~1                                                                                                                              ; LABCELL_X12_Y9_N54   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]~1                                                                                                                       ; LABCELL_X18_Y11_N45  ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                 ; LABCELL_X16_Y11_N3   ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                  ; LABCELL_X19_Y13_N24  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                 ; LABCELL_X17_Y11_N12  ; 42      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                      ; LABCELL_X9_Y9_N27    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                            ; LABCELL_X9_Y9_N39    ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uai:auto_generated|cout_actual ; MLABCELL_X15_Y13_N48 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated|cout_actual                ; LABCELL_X9_Y9_N48    ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                   ; LABCELL_X10_Y9_N54   ; 2       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                             ; LABCELL_X9_Y9_N36    ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                ; MLABCELL_X15_Y13_N30 ; 275     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                  ; MLABCELL_X15_Y13_N54 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                         ; LABCELL_X9_Y9_N18    ; 2       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                      ; LABCELL_X9_Y9_N51    ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                         ; LABCELL_X9_Y9_N21    ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~2                                                                                                                                             ; MLABCELL_X15_Y7_N36  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~1                                                                                                                                        ; MLABCELL_X15_Y7_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                          ; LABCELL_X11_Y9_N42   ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                  ; LABCELL_X12_Y9_N24   ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]~0                                                                                                                                                          ; MLABCELL_X15_Y9_N18  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                     ; LABCELL_X12_Y9_N27   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                              ; MLABCELL_X15_Y9_N33  ; 881     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+---------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location      ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+---------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                              ; PIN_AF14      ; 3917    ; Global Clock         ; GCLK4            ; --                        ;
; KEY[0]                                                                                                                ; PIN_AA14      ; 1005    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X0_Y2_N3 ; 1727    ; Global Clock         ; GCLK2            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X9_Y9_N46  ; 1289    ; Global Clock         ; GCLK3            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+---------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                        ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                               ; 881     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                     ; 556     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                 ; 282     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                ; 278     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                ; 278     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                ; 278     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                 ; 278     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                 ; 278     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                 ; 278     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                 ; 278     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                 ; 278     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                 ; 278     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                 ; 278     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                 ; 278     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                 ; 278     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[12]                                   ; 277     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[11]                                   ; 277     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[10]                                   ; 277     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[9]                                    ; 277     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[8]                                    ; 277     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[7]                                    ; 277     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[6]                                    ; 277     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[5]                                    ; 277     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[4]                                    ; 277     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[3]                                    ; 277     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[2]                                    ; 277     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[1]                                    ; 277     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[0]                                    ; 277     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]~DUPLICATE                                                                                                                                                       ; 275     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                 ; 275     ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[26]                                                                                                                                                                                                                 ; 195     ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[26]                                                                                                                                                                                                                 ; 195     ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[13]                                                                                  ; 193     ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[13]                                                                                  ; 193     ;
; ~GND                                                                                                                                                                                                                                                                                                        ; 112     ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][13]                                                                                                                      ; 96      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][13]                                                                                                                      ; 96      ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                                                                                                                                                                        ; 95      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; 58      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_wi0_delayr32_replace_rdreg_q[4]                                                                                                                                          ; 56      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_wi0_delayr32_replace_rdreg_q[3]                                                                                                                                          ; 56      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_wi0_delayr32_replace_rdreg_q[2]                                                                                                                                          ; 56      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_wi0_delayr32_replace_rdreg_q[1]                                                                                                                                          ; 56      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_wi0_delayr32_replace_rdreg_q[0]                                                                                                                                          ; 56      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                            ; 53      ;
; KEY[0]~input                                                                                                                                                                                                                                                                                                ; 45      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|valid                                                                                                                                                                                                                                                         ; 43      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                  ; 42      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                              ; 36      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; 36      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[25]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[24]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[23]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[22]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[21]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[20]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[19]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[18]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[17]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[16]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[15]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[14]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l2|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[13]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[25]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[24]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[23]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[22]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[21]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[20]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[19]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[18]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[17]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[16]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[15]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[14]                                                                                                                                                                                                                 ; 35      ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|result_output_reg[13]                                                                                                                                                                                                                 ; 35      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                    ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]~0                                                                                                                                                                           ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                     ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                     ; 34      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[12]                                                                                  ; 33      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[11]                                                                                  ; 33      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[10]                                                                                  ; 33      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[9]                                                                                   ; 33      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[8]                                                                                   ; 33      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[7]                                                                                   ; 33      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[6]                                                                                   ; 33      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[5]                                                                                   ; 33      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[4]                                                                                   ; 33      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[3]                                                                                   ; 33      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[2]                                                                                   ; 33      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[1]                                                                                   ; 33      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[0]                                                                                   ; 33      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[12]                                                                                  ; 33      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[11]                                                                                  ; 33      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[10]                                                                                  ; 33      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[9]                                                                                   ; 33      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[8]                                                                                   ; 33      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[7]                                                                                   ; 33      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[6]                                                                                   ; 33      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[5]                                                                                   ; 33      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[4]                                                                                   ; 33      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[3]                                                                                   ; 33      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[2]                                                                                   ; 33      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[1]                                                                                   ; 33      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|dataout_reg[0]                                                                                   ; 33      ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                                                                                                                                                                        ; 31      ;
; SW[9]~input                                                                                                                                                                                                                                                                                                 ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                  ; 28      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|rdaddr_reg[4]                                                                                    ; 28      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|rdaddr_reg[3]                                                                                    ; 28      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|rdaddr_reg[2]                                                                                    ; 28      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|rdaddr_reg[1]                                                                                    ; 28      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|rdaddr_reg[0]                                                                                    ; 28      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|rdaddr_reg[4]                                                                                    ; 28      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|rdaddr_reg[3]                                                                                    ; 28      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|rdaddr_reg[2]                                                                                    ; 28      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|rdaddr_reg[1]                                                                                    ; 28      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|rdaddr_reg[0]                                                                                    ; 28      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_wi0_delayr32_sticky_ena_q[0]                                                                                                                                             ; 28      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_wi0_delayr32_sticky_ena_q[0]                                                                                                                                             ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                       ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                       ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                        ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                             ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                          ; 26      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                       ; 26      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                    ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                       ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                    ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                 ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2                                                                                                                                             ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                           ; 19      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                            ; 19      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                         ; 18      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|originalValue[16]~1                                                                                                                                                                                                                                         ; 18      ;
; Add2~1                                                                                                                                                                                                                                                                                                      ; 17      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_12|delay_signals[0][0]                                                                                                                           ; 17      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|originalValue[10]~0                                                                                                                                                                                                                                         ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][275]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][274]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][273]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][272]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][271]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][270]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][269]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][268]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][267]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][266]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][265]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][264]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][263]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][262]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][261]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][260]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][259]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][258]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][257]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][256]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][255]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][254]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][253]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][252]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][251]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][250]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][249]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][248]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][246]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][245]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][244]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][243]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][242]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][241]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][240]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][239]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][238]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][237]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][236]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][235]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][234]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][233]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][232]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][231]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][230]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][229]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][228]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][227]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][226]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][225]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][224]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][223]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][222]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][221]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][220]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][219]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][218]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][217]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][216]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][215]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][214]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][213]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][212]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][211]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][210]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][209]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][208]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][207]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][206]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][205]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][204]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][203]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][202]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][201]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][200]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][199]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][198]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][196]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][195]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][194]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][193]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][192]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][191]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][190]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][189]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][188]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][187]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][186]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][185]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][184]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][183]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][182]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][181]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][180]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][179]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][178]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][177]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][176]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][175]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][174]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][173]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][172]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][171]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][170]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][169]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][168]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][167]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][166]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][165]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][164]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][163]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][162]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][160]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][159]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][158]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][157]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][155]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][154]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][153]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][152]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][151]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][149]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][148]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][147]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][146]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][145]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][144]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][142]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][141]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][140]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][139]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][137]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][136]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][135]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][134]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][132]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][131]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][130]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][129]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][125]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][124]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][123]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][122]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][121]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][117]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][116]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][115]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][114]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][113]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][100]                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][79]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][78]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                      ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                      ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                      ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                      ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                      ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                      ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                      ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                      ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                      ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                      ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                      ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                 ; 16      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][11]                                                                                                                      ; 16      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][10]                                                                                                                      ; 16      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][9]                                                                                                                       ; 16      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][8]                                                                                                                       ; 16      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][7]                                                                                                                       ; 16      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][6]                                                                                                                       ; 16      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][5]                                                                                                                       ; 16      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][4]                                                                                                                       ; 16      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][3]                                                                                                                       ; 16      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][2]                                                                                                                       ; 16      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][1]                                                                                                                       ; 16      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][0]                                                                                                                       ; 16      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][12]                                                                                                                      ; 16      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][11]                                                                                                                      ; 16      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][10]                                                                                                                      ; 16      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][9]                                                                                                                       ; 16      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][8]                                                                                                                       ; 16      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][7]                                                                                                                       ; 16      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][6]                                                                                                                       ; 16      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][5]                                                                                                                       ; 16      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][4]                                                                                                                       ; 16      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][3]                                                                                                                       ; 16      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][2]                                                                                                                       ; 16      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][1]                                                                                                                       ; 16      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][0]                                                                                                                       ; 16      ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[13]                                                                                                                                                                               ; 16      ;
; ADC_DB[13]~input                                                                                                                                                                                                                                                                                            ; 15      ;
; SW[0]~input                                                                                                                                                                                                                                                                                                 ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                            ; 15      ;
; SW[7]~input                                                                                                                                                                                                                                                                                                 ; 14      ;
; SW[1]~input                                                                                                                                                                                                                                                                                                 ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]~1                                                                                                                                        ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]~1                                                                                                                                               ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                                   ; 14      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                ; 14      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|originalValue[8]~0                                                                                                                                                                                                                                           ; 14      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|dataOut[1]                                                                                                                                                                                                                                                    ; 14      ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][12]~DUPLICATE                                                                                                            ; 13      ;
; SW[8]~input                                                                                                                                                                                                                                                                                                 ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                   ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                             ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                   ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                           ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                          ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                  ; 13      ;
; conv_unsign_to_sign:c4|Equal0~2                                                                                                                                                                                                                                                                             ; 13      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|value[0]~5                                                                                                                                                                                                                                                  ; 13      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|value[0]~3                                                                                                                                                                                                                                                  ; 13      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|value[2]~11                                                                                                                                                                                                                                                 ; 13      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|value[2]~10                                                                                                                                                                                                                                                 ; 13      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|dataOut[2]                                                                                                                                                                                                                                                    ; 13      ;
; SW[6]~input                                                                                                                                                                                                                                                                                                 ; 12      ;
; SW[5]~input                                                                                                                                                                                                                                                                                                 ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                              ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                           ; 12      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|LessThan0~0                                                                                                                                                                                                                                                   ; 12      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|dataOut[3]                                                                                                                                                                                                                                                    ; 12      ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|q_a[13]                                                                                                                                                                               ; 12      ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|q_a[13]                                                                                                                                                                               ; 12      ;
; Add5~49                                                                                                                                                                                                                                                                                                     ; 12      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|value[2]~10                                                                                                                                                                                                                                                  ; 11      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|value[2]~9                                                                                                                                                                                                                                                   ; 11      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|value[1]                                                                                                                                                                                                                                                    ; 11      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|value[0]                                                                                                                                                                                                                                                    ; 11      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|value[1]                                                                                                                                                                                                                                                    ; 11      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|value[0]                                                                                                                                                                                                                                                    ; 11      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|value[1]                                                                                                                                                                                                                                                     ; 11      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|value[0]                                                                                                                                                                                                                                                     ; 11      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|value[1]                                                                                                                                                                                                                                                      ; 11      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|value[0]                                                                                                                                                                                                                                                      ; 11      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|value[1]                                                                                                                                                                                                                                                      ; 11      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|value[0]                                                                                                                                                                                                                                                      ; 11      ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_77f1:auto_generated|q_a[13]                                                                                                                                                                                 ; 11      ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|q_b[13]                                                                                                                                                                               ; 11      ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_77f1:auto_generated|q_a[13]                                                                                                                                                                                 ; 11      ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|q_b[13]                                                                                                                                                                               ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uai:auto_generated|cout_actual                  ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                             ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                               ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                   ; 10      ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[0]                                                                                                                                          ; 10      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|dataOut[1]~0                                                                                                                                                                                                                                                  ; 10      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|value[3]                                                                                                                                                                                                                                                    ; 10      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|value[2]                                                                                                                                                                                                                                                    ; 10      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|value[3]                                                                                                                                                                                                                                                    ; 10      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|value[2]                                                                                                                                                                                                                                                    ; 10      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|value[3]                                                                                                                                                                                                                                                     ; 10      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|value[2]                                                                                                                                                                                                                                                     ; 10      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|value[3]                                                                                                                                                                                                                                                      ; 10      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|value[2]                                                                                                                                                                                                                                                      ; 10      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|value[3]                                                                                                                                                                                                                                                      ; 10      ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|value[2]                                                                                                                                                                                                                                                      ; 10      ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_27f1:auto_generated|q_a[13]                                                                                                                                                                                 ; 10      ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_27f1:auto_generated|q_a[13]                                                                                                                                                                                 ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                             ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1                                                                                                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                       ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                   ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                   ; 9       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[1]                                                                                                                                          ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                           ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                             ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                 ; 8       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[2]                                                                                                                                          ; 8       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|value[3]~9                                                                                                                                                                                                                                                    ; 8       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|value[3]~8                                                                                                                                                                                                                                                    ; 8       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|LessThan0~2                                                                                                                                                                                                                                                 ; 8       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|value[2]~6                                                                                                                                                                                                                                                  ; 8       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|LessThan0~2                                                                                                                                                                                                                                                  ; 8       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|value[2]~5                                                                                                                                                                                                                                                   ; 8       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|LessThan0~1                                                                                                                                                                                                                                                   ; 8       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|value[3]~4                                                                                                                                                                                                                                                    ; 8       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|originalValue[6]~4                                                                                                                                                                                                                                            ; 8       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|LessThan1~0                                                                                                                                                                                                                                                   ; 8       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[13]                                                                                                                                                                               ; 8       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|dataOut[0]                                                                                                                                                                                                                                                    ; 8       ;
; SW[4]~input                                                                                                                                                                                                                                                                                                 ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5                                                                                                                                             ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                             ; 7       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[3]                                                                                                                                          ; 7       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|originalValue[6]~3                                                                                                                                                                                                                                            ; 7       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[13]                                                                                                                                                                               ; 7       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[16]                                                                                                                                                                                                                                                 ; 7       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[15]                                                                                                                                                                                                                                                 ; 7       ;
; SW[3]~input                                                                                                                                                                                                                                                                                                 ; 6       ;
; SW[2]~input                                                                                                                                                                                                                                                                                                 ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated|cout_actual                                 ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                 ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                           ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                       ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                 ; 6       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                                                                                                                                                                                                    ; 6       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                                                                                                                                                                                                    ; 6       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[4]                                                                                                                                          ; 6       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|Equal0~6                                                                                                                                                                                                                                                    ; 6       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|Equal0~5                                                                                                                                                                                                                                                    ; 6       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|LessThan1~0                                                                                                                                                                                                                                                 ; 6       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|LessThan1~0                                                                                                                                                                                                                                                  ; 6       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|LessThan1~0                                                                                                                                                                                                                                                   ; 6       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|originalValue[6]~2                                                                                                                                                                                                                                            ; 6       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|originalValue[6]~1                                                                                                                                                                                                                                            ; 6       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|originalValue[6]~0                                                                                                                                                                                                                                            ; 6       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                                                                                                        ; 6       ;
; Add0~25                                                                                                                                                                                                                                                                                                     ; 6       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][27]                                                                                                                                                            ; 6       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_cma2_s[0][27]                                                                                                                                                            ; 6       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[15]~DUPLICATE                                                                                                                                                                                                                                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~25                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                            ; 5       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|u0_m0_wo0_wi0_delayr32_replace_rdcnt_eq                                                                                                                                            ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|Equal0~10                                                                                                                                                                                                                                                   ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|LessThan0~2                                                                                                                                                                                                                                                 ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|LessThan1~0                                                                                                                                                                                                                                                 ; 5       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[12]                                                                                                                                                                               ; 5       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[11]                                                                                                                                                                               ; 5       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[10]                                                                                                                                                                               ; 5       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[9]                                                                                                                                                                                ; 5       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[8]                                                                                                                                                                                ; 5       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[7]                                                                                                                                                                                ; 5       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[6]                                                                                                                                                                                ; 5       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[5]                                                                                                                                                                                ; 5       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[4]                                                                                                                                                                                ; 5       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[3]                                                                                                                                                                                ; 5       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[2]                                                                                                                                                                                ; 5       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[1]                                                                                                                                                                                ; 5       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[0]                                                                                                                                                                                ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[7]                                                                                                                                                                                                                                                  ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[6]                                                                                                                                                                                                                                                  ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[5]                                                                                                                                                                                                                                                  ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[10]                                                                                                                                                                                                                                                 ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[9]                                                                                                                                                                                                                                                  ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[8]                                                                                                                                                                                                                                                  ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[13]                                                                                                                                                                                                                                                 ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[12]                                                                                                                                                                                                                                                 ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[11]                                                                                                                                                                                                                                                 ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[14]                                                                                                                                                                                                                                                 ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|dataOut[4]                                                                                                                                                                                                                                                  ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|dataOut[7]                                                                                                                                                                                                                                                  ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|dataOut[6]                                                                                                                                                                                                                                                  ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|dataOut[5]                                                                                                                                                                                                                                                  ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|dataOut[10]                                                                                                                                                                                                                                                 ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|dataOut[9]                                                                                                                                                                                                                                                  ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|dataOut[8]                                                                                                                                                                                                                                                  ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|dataOut[13]                                                                                                                                                                                                                                                 ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|dataOut[12]                                                                                                                                                                                                                                                 ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|dataOut[11]                                                                                                                                                                                                                                                 ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|dataOut[3]                                                                                                                                                                                                                                                   ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|dataOut[7]                                                                                                                                                                                                                                                   ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|dataOut[6]                                                                                                                                                                                                                                                   ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|dataOut[5]                                                                                                                                                                                                                                                   ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|dataOut[9]                                                                                                                                                                                                                                                   ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|dataOut[8]                                                                                                                                                                                                                                                   ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|dataOut[4]                                                                                                                                                                                                                                                   ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|dataOut[4]                                                                                                                                                                                                                                                    ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|dataOut[3]                                                                                                                                                                                                                                                    ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|dataOut[2]                                                                                                                                                                                                                                                    ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|dataOut[6]                                                                                                                                                                                                                                                    ; 5       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|dataOut[5]                                                                                                                                                                                                                                                    ; 5       ;
; ADC_DB[10]~input                                                                                                                                                                                                                                                                                            ; 4       ;
; ADC_DB[9]~input                                                                                                                                                                                                                                                                                             ; 4       ;
; ADC_DB[8]~input                                                                                                                                                                                                                                                                                             ; 4       ;
; ADC_DB[7]~input                                                                                                                                                                                                                                                                                             ; 4       ;
; ADC_DB[6]~input                                                                                                                                                                                                                                                                                             ; 4       ;
; ADC_DB[4]~input                                                                                                                                                                                                                                                                                             ; 4       ;
; ADC_DB[3]~input                                                                                                                                                                                                                                                                                             ; 4       ;
; ADC_DB[2]~input                                                                                                                                                                                                                                                                                             ; 4       ;
; ADC_DB[1]~input                                                                                                                                                                                                                                                                                             ; 4       ;
; ADC_DB[12]~input                                                                                                                                                                                                                                                                                            ; 4       ;
; ADC_DB[11]~input                                                                                                                                                                                                                                                                                            ; 4       ;
; ADC_DB[5]~input                                                                                                                                                                                                                                                                                             ; 4       ;
; ADC_DB[0]~input                                                                                                                                                                                                                                                                                             ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~1                                                                                                                                                         ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                          ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~2                                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~4                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~49                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~45                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~41                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~37                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~33                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~29                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~21                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~17                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~13                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~9                                                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~5                                                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~1                                                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                             ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0                                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]~2                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                 ; 4       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                                                                                                                                                                                                    ; 4       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                                                                                                                                                                                                    ; 4       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|Equal0~1                                                                                                                                                                                                                                                    ; 4       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[4]                                                                                                                                                                                                                                                  ; 4       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|dataOut[3]                                                                                                                                                                                                                                                  ; 4       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|dataOut[2]                                                                                                                                                                                                                                                   ; 4       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|dataOut[6]~1                                                                                                                                                                                                                                                  ; 4       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|dataOut[1]                                                                                                                                                                                                                                                    ; 4       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|dataOut[4]                                                                                                                                                                                                                                                    ; 4       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[28]                                                                                                                                                      ; 4       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[28]                                                                                                                                                      ; 4       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[27]                                                                                                                                                      ; 4       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[27]                                                                                                                                                      ; 4       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[26]                                                                                                                                                      ; 4       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[26]                                                                                                                                                      ; 4       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[25]                                                                                                                                                      ; 4       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[25]                                                                                                                                                      ; 4       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[24]                                                                                                                                                      ; 4       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[24]                                                                                                                                                      ; 4       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23]                                                                                                                                                      ; 4       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23]                                                                                                                                                      ; 4       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22]                                                                                                                                                      ; 4       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22]                                                                                                                                                      ; 4       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21]                                                                                                                                                      ; 4       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21]                                                                                                                                                      ; 4       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]                                                                                                                                                      ; 4       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]                                                                                                                                                      ; 4       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]                                                                                                                                                      ; 4       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]                                                                                                                                                      ; 4       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                                                                                                                                      ; 4       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                                                                                                                                      ; 4       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                                                                                                                                      ; 4       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                                                                                                                                      ; 4       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                                                                                                                                      ; 4       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                                                                                                                                      ; 4       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[17]                                                                                                                                                                                                                                                 ; 4       ;
; kHzDisplay:k1|Mult0~29                                                                                                                                                                                                                                                                                      ; 4       ;
; kHzDisplay:k1|Mult0~25                                                                                                                                                                                                                                                                                      ; 4       ;
; kHzDisplay:k1|Mult0~21                                                                                                                                                                                                                                                                                      ; 4       ;
; kHzDisplay:k1|Mult0~5                                                                                                                                                                                                                                                                                       ; 4       ;
; kHzDisplay:k1|Mult0~1                                                                                                                                                                                                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uai:auto_generated|counter_reg_bit[0]~DUPLICATE ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[499]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[750]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[763]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[769]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[805]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[697]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[589]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[595]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[481]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[394]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[660]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[436]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[670]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~6                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated|counter_reg_bit[1]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated|counter_reg_bit[4]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated|counter_reg_bit[0]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated|counter_reg_bit[2]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                            ; 3       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[19]                                                                                                                                                                                                                                                        ; 3       ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[19]                                                                                                                                                                                                                                                        ; 3       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[0]                                                                                                                                                                                                                                                   ; 3       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_split32_c_11|delay_signals[0][12]                                                                                                                      ; 3       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|Equal0~11                                                                                                                                                                                                                                                   ; 3       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|LessThan0~1                                                                                                                                                                                                                                                 ; 3       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|LessThan0~0                                                                                                                                                                                                                                                 ; 3       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|Equal0~0                                                                                                                                                                                                                                                    ; 3       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[3]                                                                                                                                                                                                                                                  ; 3       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[2]                                                                                                                                                                                                                                                  ; 3       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[1]                                                                                                                                                                                                                                                  ; 3       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gHTh|dataOut[0]                                                                                                                                                                                                                                                  ; 3       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|dataOut[2]                                                                                                                                                                                                                                                  ; 3       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|dataOut[1]                                                                                                                                                                                                                                                  ; 3       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTTh|dataOut[0]                                                                                                                                                                                                                                                  ; 3       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|dataOut[1]                                                                                                                                                                                                                                                   ; 3       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gTh|dataOut[0]                                                                                                                                                                                                                                                   ; 3       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gH|dataOut[0]                                                                                                                                                                                                                                                    ; 3       ;
; kHzDisplay:k1|decParts:dec1|getElementAmnt:gT|dataOut[5]                                                                                                                                                                                                                                                    ; 3       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[9]                                                                                                                                                                                ; 3       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[8]                                                                                                                                                                                ; 3       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[7]                                                                                                                                                                                ; 3       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[6]                                                                                                                                                                                ; 3       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[5]                                                                                                                                                                                ; 3       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[4]                                                                                                                                                                                ; 3       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[3]                                                                                                                                                                                ; 3       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[2]                                                                                                                                                                                ; 3       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[1]                                                                                                                                                                                ; 3       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[12]                                                                                                                                                                               ; 3       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[11]                                                                                                                                                                               ; 3       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[10]                                                                                                                                                                               ; 3       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[0]                                                                                                                                                                                ; 3       ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[29]                                                                                                                                                      ; 3       ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[29]                                                                                                                                                      ; 3       ;
; kHzDisplay:k1|Mult0~69                                                                                                                                                                                                                                                                                      ; 3       ;
; kHzDisplay:k1|Mult0~65                                                                                                                                                                                                                                                                                      ; 3       ;
; kHzDisplay:k1|Mult0~61                                                                                                                                                                                                                                                                                      ; 3       ;
; kHzDisplay:k1|Mult0~45                                                                                                                                                                                                                                                                                      ; 3       ;
; kHzDisplay:k1|Mult0~41                                                                                                                                                                                                                                                                                      ; 3       ;
; kHzDisplay:k1|Mult0~17                                                                                                                                                                                                                                                                                      ; 3       ;
; kHzDisplay:k1|Mult0~13                                                                                                                                                                                                                                                                                      ; 3       ;
; kHzDisplay:k1|Mult0~9                                                                                                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[749]~DUPLICATE               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]~DUPLICATE                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]~DUPLICATE                                                                                                                                                                   ; 2       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[12]~SCLR_LUT                                                                                                                                                                                                          ; 2       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[11]~SCLR_LUT                                                                                                                                                                                                          ; 2       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[10]~SCLR_LUT                                                                                                                                                                                                          ; 2       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[9]~SCLR_LUT                                                                                                                                                                                                           ; 2       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[8]~SCLR_LUT                                                                                                                                                                                                           ; 2       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[7]~SCLR_LUT                                                                                                                                                                                                           ; 2       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[6]~SCLR_LUT                                                                                                                                                                                                           ; 2       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[5]~SCLR_LUT                                                                                                                                                                                                           ; 2       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[4]~SCLR_LUT                                                                                                                                                                                                           ; 2       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[3]~SCLR_LUT                                                                                                                                                                                                           ; 2       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[2]~SCLR_LUT                                                                                                                                                                                                           ; 2       ;
; lpm_mult_14bit:l1|lpm_mult:lpm_mult_component|mult_qup:auto_generated|dataa_input_reg[1]~SCLR_LUT                                                                                                                                                                                                           ; 2       ;
; ADC_DA[13]~input                                                                                                                                                                                                                                                                                            ; 2       ;
; ADC_DA[12]~input                                                                                                                                                                                                                                                                                            ; 2       ;
; ADC_DA[11]~input                                                                                                                                                                                                                                                                                            ; 2       ;
; ADC_DA[10]~input                                                                                                                                                                                                                                                                                            ; 2       ;
; ADC_DA[9]~input                                                                                                                                                                                                                                                                                             ; 2       ;
; ADC_DA[8]~input                                                                                                                                                                                                                                                                                             ; 2       ;
; ADC_DA[7]~input                                                                                                                                                                                                                                                                                             ; 2       ;
; ADC_DA[6]~input                                                                                                                                                                                                                                                                                             ; 2       ;
; ADC_DA[5]~input                                                                                                                                                                                                                                                                                             ; 2       ;
; ADC_DA[4]~input                                                                                                                                                                                                                                                                                             ; 2       ;
; ADC_DA[3]~input                                                                                                                                                                                                                                                                                             ; 2       ;
; ADC_DA[2]~input                                                                                                                                                                                                                                                                                             ; 2       ;
; ADC_DA[1]~input                                                                                                                                                                                                                                                                                             ; 2       ;
; ADC_DA[0]~input                                                                                                                                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[12]                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[428]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[426]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[427]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[440]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[438]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[439]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[476]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[474]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[475]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[488]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[486]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[487]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[512]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[510]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[511]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[518]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[516]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[517]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[522]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[523]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[530]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[528]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[529]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[536]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[534]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[535]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[386]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[392]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[391]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[404]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[402]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[403]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[408]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[409]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[500]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[362]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[361]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[372]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[373]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[313]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[338]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[336]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[337]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284]                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]                         ; 2       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+------------------------+
; Name                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF           ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+------------------------+
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_77f1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 14           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3584    ; 256                         ; 14                          ; --                          ; --                          ; 3584                ; 1           ; 0          ; NCO_sin_f.hex ; M10K_X14_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; No - Unsupported Depth ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_27f1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 14           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3584    ; 256                         ; 14                          ; --                          ; --                          ; 3584                ; 1           ; 0          ; NCO_cos_f.hex ; M10K_X14_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; No - Unsupported Depth ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 14           ; 256          ; 14           ; yes                    ; yes                     ; yes                    ; yes                     ; 3584    ; 256                         ; 14                          ; 256                         ; 14                          ; 3584                ; 1           ; 0          ; NCO_sin_c.hex ; M10K_X26_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; No - Unsupported Mode  ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_77f1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 14           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3584    ; 256                         ; 14                          ; --                          ; --                          ; 3584                ; 1           ; 0          ; NCO_sin_f.hex ; M10K_X26_Y47_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; No - Unsupported Depth ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_27f1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 14           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3584    ; 256                         ; 14                          ; --                          ; --                          ; 3584                ; 1           ; 0          ; NCO_cos_f.hex ; M10K_X26_Y47_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; No - Unsupported Depth ;
; NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 14           ; 256          ; 14           ; yes                    ; yes                     ; yes                    ; yes                     ; 3584    ; 256                         ; 14                          ; 256                         ; 14                          ; 3584                ; 1           ; 0          ; NCO_sin_c.hex ; M10K_X26_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; No - Unsupported Mode  ;
; fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; Dual Clocks  ; 31           ; 28           ; 31           ; 28           ; yes                    ; no                      ; no                     ; yes                     ; 868     ; 31                          ; 28                          ; 31                          ; 28                          ; 868                 ; 0           ; 28         ; None          ; LAB_X25_Y33_N0, LAB_X25_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                      ;                 ;                 ;                        ;
; fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; Dual Clocks  ; 31           ; 28           ; 31           ; 28           ; yes                    ; no                      ; no                     ; yes                     ; 868     ; 31                          ; 28                          ; 31                          ; 28                          ; 868                 ; 0           ; 28         ; None          ; LAB_X52_Y19_N0, LAB_X47_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                      ;                 ;                 ;                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8b84:auto_generated|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8192         ; 276          ; 8192         ; 276          ; yes                    ; no                      ; yes                    ; no                      ; 2260992 ; 8192                        ; 276                         ; 8192                        ; 276                         ; 2260992             ; 276         ; 0          ; None          ; M10K_X41_Y6_N0, M10K_X41_Y8_N0, M10K_X38_Y8_N0, M10K_X38_Y6_N0, M10K_X41_Y29_N0, M10K_X41_Y7_N0, M10K_X26_Y10_N0, M10K_X69_Y16_N0, M10K_X49_Y15_N0, M10K_X26_Y6_N0, M10K_X26_Y7_N0, M10K_X49_Y5_N0, M10K_X38_Y9_N0, M10K_X69_Y9_N0, M10K_X14_Y9_N0, M10K_X26_Y9_N0, M10K_X26_Y5_N0, M10K_X41_Y5_N0, M10K_X41_Y4_N0, M10K_X26_Y11_N0, M10K_X49_Y19_N0, M10K_X49_Y23_N0, M10K_X26_Y8_N0, M10K_X38_Y4_N0, M10K_X41_Y23_N0, M10K_X58_Y7_N0, M10K_X26_Y16_N0, M10K_X38_Y5_N0, M10K_X5_Y39_N0, M10K_X41_Y39_N0, M10K_X41_Y27_N0, M10K_X38_Y23_N0, M10K_X26_Y26_N0, M10K_X41_Y26_N0, M10K_X38_Y7_N0, M10K_X38_Y11_N0, M10K_X49_Y21_N0, M10K_X14_Y25_N0, M10K_X14_Y29_N0, M10K_X14_Y31_N0, M10K_X5_Y35_N0, M10K_X41_Y11_N0, M10K_X14_Y33_N0, M10K_X49_Y25_N0, M10K_X58_Y25_N0, M10K_X49_Y26_N0, M10K_X5_Y37_N0, M10K_X38_Y26_N0, M10K_X38_Y29_N0, M10K_X38_Y12_N0, M10K_X38_Y22_N0, M10K_X41_Y22_N0, M10K_X5_Y13_N0, M10K_X58_Y18_N0, M10K_X41_Y13_N0, M10K_X38_Y14_N0, M10K_X38_Y28_N0, M10K_X38_Y24_N0, M10K_X14_Y40_N0, M10K_X38_Y25_N0, M10K_X49_Y38_N0, M10K_X41_Y34_N0, M10K_X49_Y34_N0, M10K_X38_Y30_N0, M10K_X49_Y28_N0, M10K_X49_Y39_N0, M10K_X49_Y30_N0, M10K_X38_Y41_N0, M10K_X38_Y32_N0, M10K_X41_Y38_N0, M10K_X58_Y34_N0, M10K_X49_Y35_N0, M10K_X69_Y35_N0, M10K_X49_Y42_N0, M10K_X41_Y41_N0, M10K_X41_Y30_N0, M10K_X41_Y40_N0, M10K_X58_Y29_N0, M10K_X14_Y38_N0, M10K_X49_Y40_N0, M10K_X26_Y38_N0, M10K_X58_Y33_N0, M10K_X26_Y41_N0, M10K_X58_Y26_N0, M10K_X41_Y24_N0, M10K_X14_Y13_N0, M10K_X76_Y32_N0, M10K_X69_Y34_N0, M10K_X58_Y30_N0, M10K_X69_Y32_N0, M10K_X69_Y33_N0, M10K_X69_Y30_N0, M10K_X69_Y36_N0, M10K_X69_Y22_N0, M10K_X14_Y30_N0, M10K_X76_Y22_N0, M10K_X58_Y24_N0, M10K_X69_Y27_N0, M10K_X69_Y26_N0, M10K_X49_Y36_N0, M10K_X41_Y21_N0, M10K_X58_Y20_N0, M10K_X58_Y23_N0, M10K_X76_Y23_N0, M10K_X58_Y21_N0, M10K_X76_Y20_N0, M10K_X76_Y21_N0, M10K_X69_Y21_N0, M10K_X58_Y28_N0, M10K_X76_Y28_N0, M10K_X69_Y28_N0, M10K_X58_Y27_N0, M10K_X76_Y24_N0, M10K_X69_Y25_N0, M10K_X69_Y23_N0, M10K_X69_Y24_N0, M10K_X49_Y20_N0, M10K_X26_Y24_N0, M10K_X69_Y20_N0, M10K_X49_Y22_N0, M10K_X26_Y19_N0, M10K_X5_Y6_N0, M10K_X38_Y20_N0, M10K_X5_Y10_N0, M10K_X5_Y11_N0, M10K_X5_Y12_N0, M10K_X41_Y20_N0, M10K_X38_Y19_N0, M10K_X38_Y18_N0, M10K_X38_Y16_N0, M10K_X38_Y17_N0, M10K_X26_Y18_N0, M10K_X41_Y18_N0, M10K_X14_Y7_N0, M10K_X26_Y45_N0, M10K_X38_Y21_N0, M10K_X38_Y46_N0, M10K_X38_Y45_N0, M10K_X49_Y24_N0, M10K_X38_Y15_N0, M10K_X69_Y18_N0, M10K_X14_Y16_N0, M10K_X14_Y12_N0, M10K_X5_Y14_N0, M10K_X14_Y17_N0, M10K_X26_Y20_N0, M10K_X26_Y22_N0, M10K_X14_Y20_N0, M10K_X14_Y26_N0, M10K_X14_Y19_N0, M10K_X14_Y21_N0, M10K_X14_Y22_N0, M10K_X41_Y15_N0, M10K_X26_Y46_N0, M10K_X14_Y18_N0, M10K_X49_Y18_N0, M10K_X14_Y14_N0, M10K_X69_Y14_N0, M10K_X14_Y10_N0, M10K_X14_Y24_N0, M10K_X14_Y8_N0, M10K_X26_Y12_N0, M10K_X26_Y15_N0, M10K_X14_Y15_N0, M10K_X26_Y23_N0, M10K_X69_Y15_N0, M10K_X58_Y15_N0, M10K_X26_Y14_N0, M10K_X14_Y11_N0, M10K_X58_Y16_N0, M10K_X14_Y34_N0, M10K_X5_Y33_N0, M10K_X14_Y37_N0, M10K_X26_Y37_N0, M10K_X5_Y34_N0, M10K_X26_Y42_N0, M10K_X14_Y23_N0, M10K_X14_Y43_N0, M10K_X26_Y21_N0, M10K_X26_Y17_N0, M10K_X41_Y17_N0, M10K_X26_Y13_N0, M10K_X41_Y14_N0, M10K_X69_Y11_N0, M10K_X49_Y7_N0, M10K_X41_Y10_N0, M10K_X38_Y10_N0, M10K_X41_Y16_N0, M10K_X76_Y15_N0, M10K_X58_Y13_N0, M10K_X41_Y9_N0, M10K_X58_Y17_N0, M10K_X49_Y16_N0, M10K_X49_Y17_N0, M10K_X38_Y13_N0, M10K_X49_Y6_N0, M10K_X49_Y12_N0, M10K_X49_Y11_N0, M10K_X49_Y13_N0, M10K_X41_Y12_N0, M10K_X58_Y10_N0, M10K_X49_Y9_N0, M10K_X58_Y14_N0, M10K_X58_Y11_N0, M10K_X49_Y8_N0, M10K_X58_Y12_N0, M10K_X69_Y6_N0, M10K_X58_Y5_N0, M10K_X58_Y4_N0, M10K_X58_Y8_N0, M10K_X58_Y9_N0, M10K_X58_Y6_N0, M10K_X49_Y10_N0, M10K_X69_Y8_N0, M10K_X49_Y14_N0, M10K_X5_Y8_N0, M10K_X69_Y12_N0, M10K_X69_Y29_N0, M10K_X58_Y22_N0, M10K_X69_Y10_N0, M10K_X76_Y16_N0, M10K_X26_Y44_N0, M10K_X41_Y25_N0, M10K_X41_Y19_N0, M10K_X26_Y35_N0, M10K_X38_Y44_N0, M10K_X14_Y41_N0, M10K_X41_Y36_N0, M10K_X38_Y38_N0, M10K_X38_Y39_N0, M10K_X38_Y36_N0, M10K_X26_Y28_N0, M10K_X26_Y43_N0, M10K_X26_Y32_N0, M10K_X41_Y42_N0, M10K_X38_Y40_N0, M10K_X49_Y41_N0, M10K_X41_Y43_N0, M10K_X26_Y39_N0, M10K_X38_Y43_N0, M10K_X49_Y31_N0, M10K_X38_Y35_N0, M10K_X14_Y6_N0, M10K_X26_Y31_N0, M10K_X69_Y17_N0, M10K_X38_Y37_N0, M10K_X14_Y28_N0, M10K_X41_Y31_N0, M10K_X26_Y30_N0, M10K_X49_Y27_N0, M10K_X41_Y28_N0, M10K_X38_Y31_N0, M10K_X49_Y29_N0, M10K_X38_Y33_N0, M10K_X49_Y32_N0, M10K_X41_Y35_N0, M10K_X41_Y37_N0, M10K_X41_Y33_N0, M10K_X69_Y31_N0, M10K_X58_Y31_N0, M10K_X58_Y32_N0, M10K_X38_Y27_N0, M10K_X14_Y32_N0, M10K_X26_Y27_N0, M10K_X41_Y32_N0, M10K_X38_Y34_N0, M10K_X49_Y33_N0, M10K_X14_Y27_N0, M10K_X38_Y42_N0, M10K_X26_Y33_N0, M10K_X26_Y29_N0, M10K_X14_Y35_N0, M10K_X26_Y25_N0, M10K_X5_Y32_N0, M10K_X14_Y39_N0, M10K_X26_Y34_N0 ; Don't care           ; New data        ; New data        ; No - Address Too Wide  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                  ;
+-----------------------------------------+-------------+---------------------+-------------------+
; Statistic                               ; Number Used ; Available per Block ; Maximum Available ;
+-----------------------------------------+-------------+---------------------+-------------------+
; Independent 18x18                       ; 4           ; 2.00                ; 174               ;
; Sum of two 18x18 with systolic register ; 80          ; 1.00                ; 87                ;
; Sum of two 18x18                        ; 4           ; 1.00                ; 87                ;
; DSP Block                               ; 87          ; --                  ; 87                ;
; DSP 18-bit Element                      ; 172         ; 2.00                ; 174               ;
; Signed Multiplier                       ; 170         ; --                  ; --                ;
; Unsigned Multiplier                     ; 2           ; --                  ; --                ;
; Dedicated Coefficient Storage           ; 160         ; --                  ; --                ;
; Dedicated Output Adder Chain            ; 74          ; --                  ; --                ;
+-----------------------------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 15,684 / 289,320 ( 5 % )  ;
; C12 interconnects                           ; 542 / 13,420 ( 4 % )      ;
; C2 interconnects                            ; 4,135 / 119,108 ( 3 % )   ;
; C4 interconnects                            ; 3,784 / 56,300 ( 7 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 1,324 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 4 / 16 ( 25 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,585 / 84,580 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 552 / 12,676 ( 4 % )      ;
; R14/C12 interconnect drivers                ; 836 / 20,720 ( 4 % )      ;
; R3 interconnects                            ; 5,515 / 130,992 ( 4 % )   ;
; R6 interconnects                            ; 9,736 / 266,960 ( 4 % )   ;
; Spine clocks                                ; 39 / 360 ( 11 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 150          ; 0            ; 150          ; 0            ; 0            ; 154       ; 150          ; 0            ; 154       ; 154       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 154          ; 4            ; 154          ; 154          ; 0         ; 4            ; 154          ; 0         ; 0         ; 154          ; 154          ; 154          ; 154          ; 154          ; 154          ; 154          ; 154          ; 154          ; 154          ; 151          ; 154          ; 154          ; 154          ; 154          ; 154          ; 154          ; 154          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; ADC_DIN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DOUT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_XCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK4_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CLK_A           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CLK_B           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_OEB_A           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_OEB_B           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_OTR_A           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_OTR_B           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_CLK_A           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_CLK_B           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DA[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DA[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DA[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DA[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DA[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DA[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DA[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DA[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DA[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DA[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DA[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DA[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DA[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DA[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DB[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DB[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DB[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DB[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DB[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DB[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DB[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DB[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DB[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DB[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DB[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DB[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DB[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_DB[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_MODE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_WRT_A           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_WRT_B           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; POWER_ON            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_SMA_ADC4        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SMA_DAC4            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CS_N            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 378.0             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 204.0             ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                                     ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tdi                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                         ; 6.712             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                         ; 6.712             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                         ; 6.712             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                            ; 6.383             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                            ; 6.383             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                            ; 6.383             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; 4.965             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; 4.965             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; 4.917             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; 4.917             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; 4.917             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                        ; 4.895             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                        ; 4.895             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; 4.663             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                              ; 4.499             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                              ; 4.499             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                    ; 0.545             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                        ; 0.542             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; 0.540             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                        ; 0.537             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                          ; 0.537             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                       ; 0.537             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                    ; 0.536             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; 0.521             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; 0.515             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                         ; 0.496             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; 0.491             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                          ; 0.490             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                    ; 0.487             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                    ; 0.480             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                        ; 0.480             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                         ; 0.474             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                        ; 0.474             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                         ; 0.471             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                         ; 0.469             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                       ; 0.469             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                       ; 0.469             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                         ; 0.469             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                         ; 0.459             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                         ; 0.458             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                         ; 0.457             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                       ; 0.455             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                         ; 0.454             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.454             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                    ; 0.454             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; 0.453             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                        ; 0.452             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                          ; 0.452             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                         ; 0.451             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                         ; 0.451             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                ; 0.451             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                    ; 0.450             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                    ; 0.439             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[1]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8b84:auto_generated|ram_block1a52~portb_address_reg0              ; 0.438             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                         ; 0.436             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                         ; 0.436             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; 0.434             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                            ; 0.432             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26] ; 0.429             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.420             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                         ; 0.418             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated|counter_reg_bit[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26] ; 0.405             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                    ; 0.404             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                ; 0.389             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                ; 0.389             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                         ; 0.378             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                         ; 0.378             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                ; 0.356             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated|counter_reg_bit[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26] ; 0.353             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.346             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.346             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.346             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.346             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.346             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.346             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.346             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.346             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.346             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.346             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[542] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                   ; 0.344             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                         ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                        ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                        ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                        ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                         ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                         ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                         ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                       ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                       ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.342             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; 0.342             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device 5CSEMA5F31C6 for design "syncIQdemod"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin2|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896
Info (184020): Starting Fitter periphery placement operations
Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896
Info (11191): Automatically promoted 4 clocks (4 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 7032 fanout uses global clock CLKCTRL_G4
    Info (11162): altera_internal_jtag~TCKUTAPCLKENA0 with 1695 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): KEY[0]~inputCLKENA0 with 3820 fanout uses global clock CLKCTRL_G7
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~CLKENA0 with 1262 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../Megafunctions/FIR/fir_filter/fir_filter_0002.sdc'
Warning (332174): Ignored filter at fir_filter_0002.sdc(3): clk could not be matched with a port
Warning (332049): Ignored create_clock at fir_filter_0002.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -name {clk} -period "50 MHz" [get_ports {clk}]
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Megafunctions/FIR/fir_filter/fir_filter_0002.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 3116 registers into blocks of type DSP block
    Extra Info (176218): Packed 56 registers into blocks of type MLAB cell
    Extra Info (176220): Created 126 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:13
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm logic and register replication
Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:12
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 4.67 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSEMA5F31C6 are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSEMA5F31C6 are preliminary
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:22
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin ADC_CS_N has a permanently disabled output enable
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable
Info (144001): Generated suppressed messages file /home/matt-g/Documents/syncIQDemodulator/21 IQ Demodulator Phase Locked Working/output_files/syncIQdemod.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 119 warnings
    Info: Peak virtual memory: 2409 megabytes
    Info: Processing ended: Sun Oct  1 13:23:43 2017
    Info: Elapsed time: 00:01:25
    Info: Total CPU time (on all processors): 00:02:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/matt-g/Documents/syncIQDemodulator/21 IQ Demodulator Phase Locked Working/output_files/syncIQdemod.fit.smsg.


