# hdlbits-solutions
A comprehensive collection of Verilog HDL solutions for the digital design challenges on HDLBits. Organized by module and complexity.
## ğŸš€ Progress Tracker

| Category | Status | Completion % | Problems Sloved |
| :--- | :---: | :---: | :---: |
| **Verilog Language** | âœ… Complete | 100% | 2 |
| **Vectors** | âœ… Complete | 100% | 8 |
| **Basics** | âœ… Complete | 100% | 9 |
| **Modules: Hierarchy** | ğŸ”„ In Progress | 45% | 0 |
| **Procedures** | ğŸ”„ In Progress | 45% | 0 |
| **More Verilog Features** | â³ Pending | 0% | 0 |
| **Combinational Logic** | â³ Pending | 0% | 0 |
| **Multiplexers** | â³ Pending | 0% | 0 |
| **Arithmetic Circuits** | â³ Pending | 0% | 0 |
| **Karnaugh Map to Circuit** | â³ Pending | 0% | 0 |
| **Latches and Flip-Flops** | â³ Pending | 0% | 0 |
| **Counters** | â³ Pending | 0% | 0 |
| **Shift Registers** | â³ Pending | 0% | 0 |
| **Cellular automata** | â³ Pending | 0% | 0 |
| **Finite State Machines** | â³ Pending | 0% | 0 |
| **Building Larger Circuits** | â³ Pending | 0% | 0 |
| **Verification: Reading Simulations:Finding bugs in code** | â³ Pending | 0% | 0 |
| **Build a circuit from a simulation waveform** | â³ Pending | 0% | 0 |
| **Verification: Writing Testbenches** | â³ Pending | 0% | 0 |



