<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: projects/fmcdaq3/src/devices/adi_hal/parameters.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a9ec1ef424966475f993eb98877e3088.html">projects</a></li><li class="navelem"><a class="el" href="dir_589f4e7baad3ed172c781fa2fec2338c.html">fmcdaq3</a></li><li class="navelem"><a class="el" href="dir_f0952f99ef4fd45d1657a5b63eec6290.html">src</a></li><li class="navelem"><a class="el" href="dir_3f03a5aa8090c9d421c27b418a0a71db.html">devices</a></li><li class="navelem"><a class="el" href="dir_bca6f234c59bfb9187d1a9fde025efa1.html">adi_hal</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">parameters.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Platform dependent parameters.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;app_config.h&quot;</code><br />
<code>#include &quot;xparameters.h&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for parameters.h:</div>
<div class="dyncontent">
<div class="center"><img src="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h__incl.png" border="0" usemap="#projects_2fmcdaq3_2src_2devices_2adi__hal_2parameters_8h" alt=""/></div>
<map name="projects_2fmcdaq3_2src_2devices_2adi__hal_2parameters_8h" id="projects_2fmcdaq3_2src_2devices_2adi__hal_2parameters_8h">
<area shape="rect" title="Platform dependent parameters." alt="" coords="15,5,233,47"/>
<area shape="rect" title=" " alt="" coords="5,95,109,121"/>
<area shape="rect" title=" " alt="" coords="133,95,251,121"/>
</map>
</div>
</div>
<p><a href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a2c7ed0283bd6f2f9d791860d6254ef4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a2c7ed0283bd6f2f9d791860d6254ef4f">UART_BAUDRATE</a>&#160;&#160;&#160;115200</td></tr>
<tr class="separator:a2c7ed0283bd6f2f9d791860d6254ef4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2264889066fc41987d29395b4772bd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a2264889066fc41987d29395b4772bd17">SPI_DEVICE_ID</a>&#160;&#160;&#160;XPAR_XSPIPS_0_DEVICE_ID</td></tr>
<tr class="separator:a2264889066fc41987d29395b4772bd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1556d56c40da47e192e6767b8b15003b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a1556d56c40da47e192e6767b8b15003b">GPIO_DEVICE_ID</a>&#160;&#160;&#160;XPAR_XGPIOPS_0_DEVICE_ID</td></tr>
<tr class="separator:a1556d56c40da47e192e6767b8b15003b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4ff52ed3a5a46691f6a4d03988923d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a0f4ff52ed3a5a46691f6a4d03988923d">UART_DEVICE_ID</a>&#160;&#160;&#160;XPAR_XUARTPS_0_DEVICE_ID</td></tr>
<tr class="separator:a0f4ff52ed3a5a46691f6a4d03988923d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adff4ff00d8f3375e4fb198270ae24597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#adff4ff00d8f3375e4fb198270ae24597">UART_IRQ_ID</a>&#160;&#160;&#160;XPAR_XUARTPS_1_INTR</td></tr>
<tr class="separator:adff4ff00d8f3375e4fb198270ae24597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bc74590962865fc1ab7ee1be0f4b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a90bc74590962865fc1ab7ee1be0f4b64">INTC_DEVICE_ID</a>&#160;&#160;&#160;XPAR_SCUGIC_SINGLE_DEVICE_ID</td></tr>
<tr class="separator:a90bc74590962865fc1ab7ee1be0f4b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3196329f7a722d065bfc558c8ba760a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a>&#160;&#160;&#160;54</td></tr>
<tr class="separator:a3196329f7a722d065bfc558c8ba760a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af38f65401ed83788961ed1d07e286bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af38f65401ed83788961ed1d07e286bcb">ADC_DDR_BASEADDR</a>&#160;&#160;&#160;(XPAR_DDR_MEM_BASEADDR + 0x800000)</td></tr>
<tr class="separator:af38f65401ed83788961ed1d07e286bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fdb65524a6fc7d8bc45142c78d1a331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a5fdb65524a6fc7d8bc45142c78d1a331">DAC_DDR_BASEADDR</a>&#160;&#160;&#160;(XPAR_DDR_MEM_BASEADDR + 0x900000)</td></tr>
<tr class="separator:a5fdb65524a6fc7d8bc45142c78d1a331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a777337a1c0c734fb5639ec1eb08969e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a777337a1c0c734fb5639ec1eb08969e2">RX_CORE_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9680_TPL_CORE_ADC_TPL_CORE_BASEADDR</td></tr>
<tr class="separator:a777337a1c0c734fb5639ec1eb08969e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd7e0490914f162ac96c7ea2aae0eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#aacd7e0490914f162ac96c7ea2aae0eb7">TX_CORE_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9152_TPL_CORE_DAC_TPL_CORE_BASEADDR</td></tr>
<tr class="separator:aacd7e0490914f162ac96c7ea2aae0eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e637d40ba7a43cdbf5aab51ca92230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#aa8e637d40ba7a43cdbf5aab51ca92230">RX_DMA_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9680_DMA_BASEADDR</td></tr>
<tr class="separator:aa8e637d40ba7a43cdbf5aab51ca92230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bfea819eaf9caccf924b9bc7acba072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a8bfea819eaf9caccf924b9bc7acba072">TX_DMA_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9152_DMA_BASEADDR</td></tr>
<tr class="separator:a8bfea819eaf9caccf924b9bc7acba072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61fc4360c8c3b7eae2e8553b2ffc6c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a61fc4360c8c3b7eae2e8553b2ffc6c6c">RX_JESD_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9680_JESD_RX_AXI_BASEADDR</td></tr>
<tr class="separator:a61fc4360c8c3b7eae2e8553b2ffc6c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab20835451de6be180938cbb49211a630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#ab20835451de6be180938cbb49211a630">TX_JESD_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9152_JESD_TX_AXI_BASEADDR</td></tr>
<tr class="separator:ab20835451de6be180938cbb49211a630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7839c7dc2a77a9e484739c2a3aa5e0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a7839c7dc2a77a9e484739c2a3aa5e0e6">RX_XCVR_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9680_XCVR_BASEADDR</td></tr>
<tr class="separator:a7839c7dc2a77a9e484739c2a3aa5e0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ebe0d3fd51fcb433cdb604cbff0dea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a6ebe0d3fd51fcb433cdb604cbff0dea6">TX_XCVR_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9152_XCVR_BASEADDR</td></tr>
<tr class="separator:a6ebe0d3fd51fcb433cdb604cbff0dea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3658c9c9a9739394922f8ee01546a334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3658c9c9a9739394922f8ee01546a334">GPIO_CLKD_STATUS_0</a>&#160;&#160;&#160;(<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 32)</td></tr>
<tr class="separator:a3658c9c9a9739394922f8ee01546a334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e2110e5e82adf07d2f10318e906a7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a2e2110e5e82adf07d2f10318e906a7d9">GPIO_CLKD_STATUS_1</a>&#160;&#160;&#160;(<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 33)</td></tr>
<tr class="separator:a2e2110e5e82adf07d2f10318e906a7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543326c61b8cff7c7dc55e159af3f1fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a543326c61b8cff7c7dc55e159af3f1fa">GPIO_DAC_IRQ</a>&#160;&#160;&#160;(<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 34)</td></tr>
<tr class="separator:a543326c61b8cff7c7dc55e159af3f1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9da59fe24f938410328c196f0227e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#ad9da59fe24f938410328c196f0227e7f">GPIO_ADC_FDA</a>&#160;&#160;&#160;(<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 35)</td></tr>
<tr class="separator:ad9da59fe24f938410328c196f0227e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad38fa0fb07909ff452506b5abe29b37c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#ad38fa0fb07909ff452506b5abe29b37c">GPIO_ADC_FDB</a>&#160;&#160;&#160;(<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 36)</td></tr>
<tr class="separator:ad38fa0fb07909ff452506b5abe29b37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1f6ef92bdc0db69e0bf1623181e201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#aaf1f6ef92bdc0db69e0bf1623181e201">GPIO_DAC_TXEN</a>&#160;&#160;&#160;(<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 37)</td></tr>
<tr class="separator:aaf1f6ef92bdc0db69e0bf1623181e201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f108cbdeb0f2b8f0aed8336d023f1d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a2f108cbdeb0f2b8f0aed8336d023f1d2">GPIO_ADC_PD</a>&#160;&#160;&#160;(<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 38)</td></tr>
<tr class="separator:a2f108cbdeb0f2b8f0aed8336d023f1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea5063c9261492225a7f94a803efb0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#adea5063c9261492225a7f94a803efb0a">GPIO_TRIG</a>&#160;&#160;&#160;(<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 39)</td></tr>
<tr class="separator:adea5063c9261492225a7f94a803efb0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:af16c526273c25916b42e322341e04707"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707">ad9523_channels</a> { <br />
&#160;&#160;<a class="el" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707abfdde7ac05ce36cdb913c2da44a4210e">DAC_DEVICE_CLK</a>, 
<br />
&#160;&#160;<a class="el" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707ab0d58a94fed45c86d8441262ad0ca5fa">DAC_DEVICE_SYSREF</a>, 
<br />
&#160;&#160;<a class="el" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a1f888f00fa7b8fb31cad0e43ff6d43b5">DAC_FPGA_CLK</a>, 
<br />
&#160;&#160;<a class="el" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a0bfb8168ef5b786374e410a30b8aea4d">DAC_FPGA_SYSREF</a>, 
<br />
&#160;&#160;<a class="el" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a40b1a5060aa2c198272d2e666c966ece">ADC_DEVICE_CLK</a>, 
<br />
&#160;&#160;<a class="el" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707ad7efb7d35b5ccfe6a06be5f13420c7cd">ADC_DEVICE_SYSREF</a>, 
<br />
&#160;&#160;<a class="el" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a8bedbadf5326f4416be468c66263fcab">ADC_FPGA_CLK</a>, 
<br />
&#160;&#160;<a class="el" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a62a10226ae5fb74f8646d692db9479e7">ADC_FPGA_SYSREF</a>, 
<br />
&#160;&#160;<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707abfdde7ac05ce36cdb913c2da44a4210e">DAC_DEVICE_CLK</a>, 
<br />
&#160;&#160;<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707ab0d58a94fed45c86d8441262ad0ca5fa">DAC_DEVICE_SYSREF</a>, 
<br />
&#160;&#160;<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a1f888f00fa7b8fb31cad0e43ff6d43b5">DAC_FPGA_CLK</a>, 
<br />
&#160;&#160;<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a0bfb8168ef5b786374e410a30b8aea4d">DAC_FPGA_SYSREF</a>, 
<br />
&#160;&#160;<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a40b1a5060aa2c198272d2e666c966ece">ADC_DEVICE_CLK</a>, 
<br />
&#160;&#160;<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707ad7efb7d35b5ccfe6a06be5f13420c7cd">ADC_DEVICE_SYSREF</a>, 
<br />
&#160;&#160;<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a8bedbadf5326f4416be468c66263fcab">ADC_FPGA_CLK</a>, 
<br />
&#160;&#160;<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a62a10226ae5fb74f8646d692db9479e7">ADC_FPGA_SYSREF</a>
<br />
 }</td></tr>
<tr class="separator:af16c526273c25916b42e322341e04707"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Platform dependent parameters. </p>
<dl class="section author"><dt>Author</dt><dd>Antoniu Miclaus (<a href="#" onclick="location.href='mai'+'lto:'+'ant'+'on'+'iu.'+'mi'+'cla'+'us'+'@an'+'al'+'og.'+'co'+'m'; return false;">anton<span style="display: none;">.nosp@m.</span>iu.m<span style="display: none;">.nosp@m.</span>iclau<span style="display: none;">.nosp@m.</span>s@an<span style="display: none;">.nosp@m.</span>alog.<span style="display: none;">.nosp@m.</span>com</a>)</dd></dl>
<p>Copyright 2020(c) Analog Devices, Inc.</p>
<p>All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ul>
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of Analog Devices, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
<li>The use of this software may or may not infringe the patent rights of one or more patent holders. This license does not release you from the requirement that you obtain separate licenses from these patent holders to use this software.</li>
<li>Use of the software either in source or binary form, must be run on or directly connected to an Analog Devices Inc. component.</li>
</ul>
<p>THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="af38f65401ed83788961ed1d07e286bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af38f65401ed83788961ed1d07e286bcb">&#9670;&nbsp;</a></span>ADC_DDR_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DDR_BASEADDR&#160;&#160;&#160;(XPAR_DDR_MEM_BASEADDR + 0x800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fdb65524a6fc7d8bc45142c78d1a331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fdb65524a6fc7d8bc45142c78d1a331">&#9670;&nbsp;</a></span>DAC_DDR_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DDR_BASEADDR&#160;&#160;&#160;(XPAR_DDR_MEM_BASEADDR + 0x900000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9da59fe24f938410328c196f0227e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9da59fe24f938410328c196f0227e7f">&#9670;&nbsp;</a></span>GPIO_ADC_FDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ADC_FDA&#160;&#160;&#160;(<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 35)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad38fa0fb07909ff452506b5abe29b37c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad38fa0fb07909ff452506b5abe29b37c">&#9670;&nbsp;</a></span>GPIO_ADC_FDB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ADC_FDB&#160;&#160;&#160;(<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 36)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f108cbdeb0f2b8f0aed8336d023f1d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f108cbdeb0f2b8f0aed8336d023f1d2">&#9670;&nbsp;</a></span>GPIO_ADC_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ADC_PD&#160;&#160;&#160;(<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 38)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3658c9c9a9739394922f8ee01546a334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3658c9c9a9739394922f8ee01546a334">&#9670;&nbsp;</a></span>GPIO_CLKD_STATUS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CLKD_STATUS_0&#160;&#160;&#160;(<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 32)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e2110e5e82adf07d2f10318e906a7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e2110e5e82adf07d2f10318e906a7d9">&#9670;&nbsp;</a></span>GPIO_CLKD_STATUS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CLKD_STATUS_1&#160;&#160;&#160;(<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 33)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a543326c61b8cff7c7dc55e159af3f1fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a543326c61b8cff7c7dc55e159af3f1fa">&#9670;&nbsp;</a></span>GPIO_DAC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DAC_IRQ&#160;&#160;&#160;(<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 34)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf1f6ef92bdc0db69e0bf1623181e201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1f6ef92bdc0db69e0bf1623181e201">&#9670;&nbsp;</a></span>GPIO_DAC_TXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DAC_TXEN&#160;&#160;&#160;(<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 37)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1556d56c40da47e192e6767b8b15003b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1556d56c40da47e192e6767b8b15003b">&#9670;&nbsp;</a></span>GPIO_DEVICE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DEVICE_ID&#160;&#160;&#160;XPAR_XGPIOPS_0_DEVICE_ID</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3196329f7a722d065bfc558c8ba760a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3196329f7a722d065bfc558c8ba760a7">&#9670;&nbsp;</a></span>GPIO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OFFSET&#160;&#160;&#160;54</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adea5063c9261492225a7f94a803efb0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea5063c9261492225a7f94a803efb0a">&#9670;&nbsp;</a></span>GPIO_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_TRIG&#160;&#160;&#160;(<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 39)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90bc74590962865fc1ab7ee1be0f4b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90bc74590962865fc1ab7ee1be0f4b64">&#9670;&nbsp;</a></span>INTC_DEVICE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTC_DEVICE_ID&#160;&#160;&#160;XPAR_SCUGIC_SINGLE_DEVICE_ID</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a777337a1c0c734fb5639ec1eb08969e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a777337a1c0c734fb5639ec1eb08969e2">&#9670;&nbsp;</a></span>RX_CORE_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_CORE_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9680_TPL_CORE_ADC_TPL_CORE_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8e637d40ba7a43cdbf5aab51ca92230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e637d40ba7a43cdbf5aab51ca92230">&#9670;&nbsp;</a></span>RX_DMA_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_DMA_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9680_DMA_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61fc4360c8c3b7eae2e8553b2ffc6c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61fc4360c8c3b7eae2e8553b2ffc6c6c">&#9670;&nbsp;</a></span>RX_JESD_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_JESD_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9680_JESD_RX_AXI_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7839c7dc2a77a9e484739c2a3aa5e0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7839c7dc2a77a9e484739c2a3aa5e0e6">&#9670;&nbsp;</a></span>RX_XCVR_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_XCVR_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9680_XCVR_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2264889066fc41987d29395b4772bd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2264889066fc41987d29395b4772bd17">&#9670;&nbsp;</a></span>SPI_DEVICE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DEVICE_ID&#160;&#160;&#160;XPAR_XSPIPS_0_DEVICE_ID</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacd7e0490914f162ac96c7ea2aae0eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd7e0490914f162ac96c7ea2aae0eb7">&#9670;&nbsp;</a></span>TX_CORE_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_CORE_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9152_TPL_CORE_DAC_TPL_CORE_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bfea819eaf9caccf924b9bc7acba072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bfea819eaf9caccf924b9bc7acba072">&#9670;&nbsp;</a></span>TX_DMA_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_DMA_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9152_DMA_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab20835451de6be180938cbb49211a630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20835451de6be180938cbb49211a630">&#9670;&nbsp;</a></span>TX_JESD_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_JESD_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9152_JESD_TX_AXI_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ebe0d3fd51fcb433cdb604cbff0dea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ebe0d3fd51fcb433cdb604cbff0dea6">&#9670;&nbsp;</a></span>TX_XCVR_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_XCVR_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9152_XCVR_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c7ed0283bd6f2f9d791860d6254ef4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c7ed0283bd6f2f9d791860d6254ef4f">&#9670;&nbsp;</a></span>UART_BAUDRATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BAUDRATE&#160;&#160;&#160;115200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f4ff52ed3a5a46691f6a4d03988923d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f4ff52ed3a5a46691f6a4d03988923d">&#9670;&nbsp;</a></span>UART_DEVICE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DEVICE_ID&#160;&#160;&#160;XPAR_XUARTPS_0_DEVICE_ID</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adff4ff00d8f3375e4fb198270ae24597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adff4ff00d8f3375e4fb198270ae24597">&#9670;&nbsp;</a></span>UART_IRQ_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRQ_ID&#160;&#160;&#160;XPAR_XUARTPS_1_INTR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="af16c526273c25916b42e322341e04707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af16c526273c25916b42e322341e04707">&#9670;&nbsp;</a></span>ad9523_channels</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707">ad9523_channels</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="af16c526273c25916b42e322341e04707abfdde7ac05ce36cdb913c2da44a4210e"></a>DAC_DEVICE_CLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af16c526273c25916b42e322341e04707ab0d58a94fed45c86d8441262ad0ca5fa"></a>DAC_DEVICE_SYSREF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af16c526273c25916b42e322341e04707a1f888f00fa7b8fb31cad0e43ff6d43b5"></a>DAC_FPGA_CLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af16c526273c25916b42e322341e04707a0bfb8168ef5b786374e410a30b8aea4d"></a>DAC_FPGA_SYSREF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af16c526273c25916b42e322341e04707a40b1a5060aa2c198272d2e666c966ece"></a>ADC_DEVICE_CLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af16c526273c25916b42e322341e04707ad7efb7d35b5ccfe6a06be5f13420c7cd"></a>ADC_DEVICE_SYSREF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af16c526273c25916b42e322341e04707a8bedbadf5326f4416be468c66263fcab"></a>ADC_FPGA_CLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af16c526273c25916b42e322341e04707a62a10226ae5fb74f8646d692db9479e7"></a>ADC_FPGA_SYSREF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af16c526273c25916b42e322341e04707abfdde7ac05ce36cdb913c2da44a4210e"></a>DAC_DEVICE_CLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af16c526273c25916b42e322341e04707ab0d58a94fed45c86d8441262ad0ca5fa"></a>DAC_DEVICE_SYSREF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af16c526273c25916b42e322341e04707a1f888f00fa7b8fb31cad0e43ff6d43b5"></a>DAC_FPGA_CLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af16c526273c25916b42e322341e04707a0bfb8168ef5b786374e410a30b8aea4d"></a>DAC_FPGA_SYSREF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af16c526273c25916b42e322341e04707a40b1a5060aa2c198272d2e666c966ece"></a>ADC_DEVICE_CLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af16c526273c25916b42e322341e04707ad7efb7d35b5ccfe6a06be5f13420c7cd"></a>ADC_DEVICE_SYSREF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af16c526273c25916b42e322341e04707a8bedbadf5326f4416be468c66263fcab"></a>ADC_FPGA_CLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af16c526273c25916b42e322341e04707a62a10226ae5fb74f8646d692db9479e7"></a>ADC_FPGA_SYSREF&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
