

================================================================
== Vivado HLS Report for 'video_mandelbrot_generator'
================================================================
* Date:           Sat Feb  8 14:51:54 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Mandelbrot_Generator
* Solution:       solution2_dataflow
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.123|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  481202|  481202|  481202|  481202|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+----------+
        |                         |                      |  Latency  |  Interval | Pipeline |
        |         Instance        |        Module        | min | max | min | max |   Type   |
        +-------------------------+----------------------+-----+-----+-----+-----+----------+
        |dataflow_in_loop_out_U0  |dataflow_in_loop_out  |  801|  801|  802|  802| dataflow |
        +-------------------------+----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- out     |  481200|  481200|       803|          -|          -|   600|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|     51|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        0|      -|    122|    260|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     18|    -|
|Register         |        -|      -|     21|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|    143|    329|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+--------------------------------------+---------+-------+-----+-----+-----+
    |                Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------+--------------------------------------+---------+-------+-----+-----+-----+
    |dataflow_in_loop_out_U0                 |dataflow_in_loop_out                  |        0|      0|   14|  112|    0|
    |video_mandelbrot_generator_cmd_s_axi_U  |video_mandelbrot_generator_cmd_s_axi  |        0|      0|  108|  148|    0|
    +----------------------------------------+--------------------------------------+---------+-------+-----+-----+-----+
    |Total                                   |                                      |        0|      0|  122|  260|    0|
    +----------------------------------------+--------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |      0|  0|  17|          10|           1|
    |loop_dataflow_output_count  |     +    |      0|  0|  17|          10|           1|
    |bound_minus_1               |     -    |      0|  0|  17|          10|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  51|          30|           3|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   10|         20|
    |loop_dataflow_output_count  |   9|          2|   10|         20|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   20|         40|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_sync_reg_dataflow_in_loop_out_U0_ap_start  |   1|   0|    1|          0|
    |loop_dataflow_input_count                     |  10|   0|   10|          0|
    |loop_dataflow_output_count                    |  10|   0|   10|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |  21|   0|   21|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------+-----+-----+------------+----------------------------+--------------+
|s_axi_cmd_AWVALID    |  in |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_AWREADY    | out |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_AWADDR     |  in |    6|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_WVALID     |  in |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_WREADY     | out |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_WDATA      |  in |   32|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_WSTRB      |  in |    4|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_ARVALID    |  in |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_ARREADY    | out |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_ARADDR     |  in |    6|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_RVALID     | out |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_RREADY     |  in |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_RDATA      | out |   32|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_RRESP      | out |    2|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_BVALID     | out |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_BREADY     |  in |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_BRESP      | out |    2|    s_axi   |             cmd            |    scalar    |
|ap_clk               |  in |    1| ap_ctrl_hs | video_mandelbrot_generator | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | video_mandelbrot_generator | return value |
|interrupt            | out |    1| ap_ctrl_hs | video_mandelbrot_generator | return value |
|m_axis_video_TDATA   | out |   24|    axis    |     VIDEO_OUT_V_data_V     |    pointer   |
|m_axis_video_TKEEP   | out |    3|    axis    |     VIDEO_OUT_V_keep_V     |    pointer   |
|m_axis_video_TSTRB   | out |    3|    axis    |     VIDEO_OUT_V_strb_V     |    pointer   |
|m_axis_video_TUSER   | out |    1|    axis    |     VIDEO_OUT_V_user_V     |    pointer   |
|m_axis_video_TLAST   | out |    1|    axis    |     VIDEO_OUT_V_last_V     |    pointer   |
|m_axis_video_TID     | out |    1|    axis    |      VIDEO_OUT_V_id_V      |    pointer   |
|m_axis_video_TDEST   | out |    1|    axis    |     VIDEO_OUT_V_dest_V     |    pointer   |
|m_axis_video_TVALID  | out |    1|    axis    |     VIDEO_OUT_V_dest_V     |    pointer   |
|m_axis_video_TREADY  |  in |    1|    axis    |     VIDEO_OUT_V_dest_V     |    pointer   |
+---------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %VIDEO_OUT_V_data_V), !map !155"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %VIDEO_OUT_V_keep_V), !map !159"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %VIDEO_OUT_V_strb_V), !map !163"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_user_V), !map !167"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_last_V), !map !171"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_id_V), !map !175"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_dest_V), !map !179"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %re_V), !map !183"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %im_V), !map !189"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %zoom_factor_V), !map !193"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([27 x i8]* @video_mandelbrot_gen) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:7]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:7]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18 %re_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:8]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18 %im_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:9]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18 %zoom_factor_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:10]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [10 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:11]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.66ns)   --->   "br label %0"   --->   Operation 22 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i10 [ 0, %codeRepl ], [ %row, %codeRepl12 ]"   --->   Operation 23 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.70ns)   --->   "%icmp_ln26 = icmp eq i10 %i_op_assign_1, -424" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 24 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 600, i64 600, i64 600)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [21 x i8]* @dataflow_parent_loop, i10 %i_op_assign_1, i10 -424)" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 26 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.12ns)   --->   "%row = add i10 %i_op_assign_1, 1" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 27 'add' 'row' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %video_mandelbrot_generator_.exit, label %codeRepl12" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.70ns)   --->   "call fastcc void @dataflow_in_loop_out(i10 %i_op_assign_1, i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V)" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 29 'call' <Predicate = (!icmp_ln26)> <Delay = 1.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str6) nounwind" [src/cpp/video_mandelbrot_generator.cpp:27]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_in_loop_out(i10 %i_op_assign_1, i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V)" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 31 'call' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %0" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 32 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [src/cpp/video_mandelbrot_generator.cpp:100]   --->   Operation 33 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ VIDEO_OUT_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ re_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ im_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zoom_factor_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
spectopmodule_ln0         (spectopmodule       ) [ 00000]
specinterface_ln7         (specinterface       ) [ 00000]
specinterface_ln7         (specinterface       ) [ 00000]
specinterface_ln8         (specinterface       ) [ 00000]
specinterface_ln9         (specinterface       ) [ 00000]
specinterface_ln10        (specinterface       ) [ 00000]
specinterface_ln11        (specinterface       ) [ 00000]
br_ln0                    (br                  ) [ 01110]
i_op_assign_1             (phi                 ) [ 00110]
icmp_ln26                 (icmp                ) [ 00110]
empty                     (speclooptripcount   ) [ 00000]
specdataflowpipeline_ln26 (specdataflowpipeline) [ 00000]
row                       (add                 ) [ 01110]
br_ln26                   (br                  ) [ 00000]
specloopname_ln27         (specloopname        ) [ 00000]
call_ln26                 (call                ) [ 00000]
br_ln26                   (br                  ) [ 01110]
ret_ln100                 (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="VIDEO_OUT_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="VIDEO_OUT_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="VIDEO_OUT_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="VIDEO_OUT_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="VIDEO_OUT_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="VIDEO_OUT_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="VIDEO_OUT_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="re_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="re_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="im_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zoom_factor_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="zoom_factor_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_mandelbrot_gen"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_out"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1005" name="i_op_assign_1_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="10" slack="1"/>
<pin id="68" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_op_assign_1_phi_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="1"/>
<pin id="72" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="10" slack="0"/>
<pin id="74" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_dataflow_in_loop_out_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="10" slack="0"/>
<pin id="81" dir="0" index="2" bw="24" slack="0"/>
<pin id="82" dir="0" index="3" bw="3" slack="0"/>
<pin id="83" dir="0" index="4" bw="3" slack="0"/>
<pin id="84" dir="0" index="5" bw="1" slack="0"/>
<pin id="85" dir="0" index="6" bw="1" slack="0"/>
<pin id="86" dir="0" index="7" bw="1" slack="0"/>
<pin id="87" dir="0" index="8" bw="1" slack="0"/>
<pin id="88" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln26_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="0" index="1" bw="10" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="row_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="icmp_ln26_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="114" class="1005" name="row_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="44" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="70" pin="4"/><net_sink comp="66" pin=0"/></net>

<net id="89"><net_src comp="60" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="70" pin="4"/><net_sink comp="78" pin=1"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="78" pin=7"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="78" pin=8"/></net>

<net id="102"><net_src comp="70" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="46" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="70" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="58" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="98" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="104" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="70" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: VIDEO_OUT_V_data_V | {2 3 }
	Port: VIDEO_OUT_V_keep_V | {2 3 }
	Port: VIDEO_OUT_V_strb_V | {2 3 }
	Port: VIDEO_OUT_V_user_V | {2 3 }
	Port: VIDEO_OUT_V_last_V | {2 3 }
	Port: VIDEO_OUT_V_id_V | {2 3 }
	Port: VIDEO_OUT_V_dest_V | {2 3 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		icmp_ln26 : 1
		specdataflowpipeline_ln26 : 1
		row : 1
		br_ln26 : 2
		call_ln26 : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_out_fu_78 |  1.664  |    41   |    75   |
|----------|--------------------------------|---------|---------|---------|
|    add   |           row_fu_104           |    0    |    0    |    17   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln26_fu_98        |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |  1.664  |    41   |   105   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|i_op_assign_1_reg_66|   10   |
|  icmp_ln26_reg_110 |    1   |
|     row_reg_114    |   10   |
+--------------------+--------+
|        Total       |   21   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| i_op_assign_1_reg_66 |  p0  |   2  |  10  |   20   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   20   ||  1.664  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   41   |   105  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   21   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   62   |   114  |
+-----------+--------+--------+--------+
