
Laser-Engraver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c89c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c0  0800ca30  0800ca30  0000da30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cff0  0800cff0  0000e208  2**0
                  CONTENTS
  4 .ARM          00000008  0800cff0  0800cff0  0000dff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cff8  0800cff8  0000e208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cff8  0800cff8  0000dff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cffc  0800cffc  0000dffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000208  20000000  0800d000  0000e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e8  20000208  0800d208  0000e208  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006f0  0800d208  0000e6f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016f1b  00000000  00000000  0000e238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000319c  00000000  00000000  00025153  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001530  00000000  00000000  000282f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001088  00000000  00000000  00029820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029ea4  00000000  00000000  0002a8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b084  00000000  00000000  0005474c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8e45  00000000  00000000  0006f7d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00168615  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d54  00000000  00000000  00168658  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0016f3ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000208 	.word	0x20000208
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ca14 	.word	0x0800ca14

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000020c 	.word	0x2000020c
 80001cc:	0800ca14 	.word	0x0800ca14

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a0 	b.w	8001000 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	460c      	mov	r4, r1
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d14e      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d50:	4694      	mov	ip, r2
 8000d52:	458c      	cmp	ip, r1
 8000d54:	4686      	mov	lr, r0
 8000d56:	fab2 f282 	clz	r2, r2
 8000d5a:	d962      	bls.n	8000e22 <__udivmoddi4+0xde>
 8000d5c:	b14a      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d5e:	f1c2 0320 	rsb	r3, r2, #32
 8000d62:	4091      	lsls	r1, r2
 8000d64:	fa20 f303 	lsr.w	r3, r0, r3
 8000d68:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6c:	4319      	orrs	r1, r3
 8000d6e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f f68c 	uxth.w	r6, ip
 8000d7a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d82:	fb07 1114 	mls	r1, r7, r4, r1
 8000d86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d8a:	fb04 f106 	mul.w	r1, r4, r6
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d9a:	f080 8112 	bcs.w	8000fc2 <__udivmoddi4+0x27e>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 810f 	bls.w	8000fc2 <__udivmoddi4+0x27e>
 8000da4:	3c02      	subs	r4, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a59      	subs	r1, r3, r1
 8000daa:	fa1f f38e 	uxth.w	r3, lr
 8000dae:	fbb1 f0f7 	udiv	r0, r1, r7
 8000db2:	fb07 1110 	mls	r1, r7, r0, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb00 f606 	mul.w	r6, r0, r6
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x94>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dca:	f080 80fc 	bcs.w	8000fc6 <__udivmoddi4+0x282>
 8000dce:	429e      	cmp	r6, r3
 8000dd0:	f240 80f9 	bls.w	8000fc6 <__udivmoddi4+0x282>
 8000dd4:	4463      	add	r3, ip
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	1b9b      	subs	r3, r3, r6
 8000dda:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dde:	2100      	movs	r1, #0
 8000de0:	b11d      	cbz	r5, 8000dea <__udivmoddi4+0xa6>
 8000de2:	40d3      	lsrs	r3, r2
 8000de4:	2200      	movs	r2, #0
 8000de6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d905      	bls.n	8000dfe <__udivmoddi4+0xba>
 8000df2:	b10d      	cbz	r5, 8000df8 <__udivmoddi4+0xb4>
 8000df4:	e9c5 0100 	strd	r0, r1, [r5]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e7f5      	b.n	8000dea <__udivmoddi4+0xa6>
 8000dfe:	fab3 f183 	clz	r1, r3
 8000e02:	2900      	cmp	r1, #0
 8000e04:	d146      	bne.n	8000e94 <__udivmoddi4+0x150>
 8000e06:	42a3      	cmp	r3, r4
 8000e08:	d302      	bcc.n	8000e10 <__udivmoddi4+0xcc>
 8000e0a:	4290      	cmp	r0, r2
 8000e0c:	f0c0 80f0 	bcc.w	8000ff0 <__udivmoddi4+0x2ac>
 8000e10:	1a86      	subs	r6, r0, r2
 8000e12:	eb64 0303 	sbc.w	r3, r4, r3
 8000e16:	2001      	movs	r0, #1
 8000e18:	2d00      	cmp	r5, #0
 8000e1a:	d0e6      	beq.n	8000dea <__udivmoddi4+0xa6>
 8000e1c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e20:	e7e3      	b.n	8000dea <__udivmoddi4+0xa6>
 8000e22:	2a00      	cmp	r2, #0
 8000e24:	f040 8090 	bne.w	8000f48 <__udivmoddi4+0x204>
 8000e28:	eba1 040c 	sub.w	r4, r1, ip
 8000e2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e30:	fa1f f78c 	uxth.w	r7, ip
 8000e34:	2101      	movs	r1, #1
 8000e36:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e3a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e3e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e46:	fb07 f006 	mul.w	r0, r7, r6
 8000e4a:	4298      	cmp	r0, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x11c>
 8000e4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e52:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x11a>
 8000e58:	4298      	cmp	r0, r3
 8000e5a:	f200 80cd 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e5e:	4626      	mov	r6, r4
 8000e60:	1a1c      	subs	r4, r3, r0
 8000e62:	fa1f f38e 	uxth.w	r3, lr
 8000e66:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e6a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e6e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e72:	fb00 f707 	mul.w	r7, r0, r7
 8000e76:	429f      	cmp	r7, r3
 8000e78:	d908      	bls.n	8000e8c <__udivmoddi4+0x148>
 8000e7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e82:	d202      	bcs.n	8000e8a <__udivmoddi4+0x146>
 8000e84:	429f      	cmp	r7, r3
 8000e86:	f200 80b0 	bhi.w	8000fea <__udivmoddi4+0x2a6>
 8000e8a:	4620      	mov	r0, r4
 8000e8c:	1bdb      	subs	r3, r3, r7
 8000e8e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e92:	e7a5      	b.n	8000de0 <__udivmoddi4+0x9c>
 8000e94:	f1c1 0620 	rsb	r6, r1, #32
 8000e98:	408b      	lsls	r3, r1
 8000e9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9e:	431f      	orrs	r7, r3
 8000ea0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ea4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ea8:	ea43 030c 	orr.w	r3, r3, ip
 8000eac:	40f4      	lsrs	r4, r6
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	0c38      	lsrs	r0, r7, #16
 8000eb4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000eb8:	fbb4 fef0 	udiv	lr, r4, r0
 8000ebc:	fa1f fc87 	uxth.w	ip, r7
 8000ec0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ec4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ec8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ecc:	45a1      	cmp	r9, r4
 8000ece:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed2:	d90a      	bls.n	8000eea <__udivmoddi4+0x1a6>
 8000ed4:	193c      	adds	r4, r7, r4
 8000ed6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eda:	f080 8084 	bcs.w	8000fe6 <__udivmoddi4+0x2a2>
 8000ede:	45a1      	cmp	r9, r4
 8000ee0:	f240 8081 	bls.w	8000fe6 <__udivmoddi4+0x2a2>
 8000ee4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ee8:	443c      	add	r4, r7
 8000eea:	eba4 0409 	sub.w	r4, r4, r9
 8000eee:	fa1f f983 	uxth.w	r9, r3
 8000ef2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ef6:	fb00 4413 	mls	r4, r0, r3, r4
 8000efa:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000efe:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f02:	45a4      	cmp	ip, r4
 8000f04:	d907      	bls.n	8000f16 <__udivmoddi4+0x1d2>
 8000f06:	193c      	adds	r4, r7, r4
 8000f08:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f0c:	d267      	bcs.n	8000fde <__udivmoddi4+0x29a>
 8000f0e:	45a4      	cmp	ip, r4
 8000f10:	d965      	bls.n	8000fde <__udivmoddi4+0x29a>
 8000f12:	3b02      	subs	r3, #2
 8000f14:	443c      	add	r4, r7
 8000f16:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f1a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f1e:	eba4 040c 	sub.w	r4, r4, ip
 8000f22:	429c      	cmp	r4, r3
 8000f24:	46ce      	mov	lr, r9
 8000f26:	469c      	mov	ip, r3
 8000f28:	d351      	bcc.n	8000fce <__udivmoddi4+0x28a>
 8000f2a:	d04e      	beq.n	8000fca <__udivmoddi4+0x286>
 8000f2c:	b155      	cbz	r5, 8000f44 <__udivmoddi4+0x200>
 8000f2e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f32:	eb64 040c 	sbc.w	r4, r4, ip
 8000f36:	fa04 f606 	lsl.w	r6, r4, r6
 8000f3a:	40cb      	lsrs	r3, r1
 8000f3c:	431e      	orrs	r6, r3
 8000f3e:	40cc      	lsrs	r4, r1
 8000f40:	e9c5 6400 	strd	r6, r4, [r5]
 8000f44:	2100      	movs	r1, #0
 8000f46:	e750      	b.n	8000dea <__udivmoddi4+0xa6>
 8000f48:	f1c2 0320 	rsb	r3, r2, #32
 8000f4c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f50:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f54:	fa24 f303 	lsr.w	r3, r4, r3
 8000f58:	4094      	lsls	r4, r2
 8000f5a:	430c      	orrs	r4, r1
 8000f5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f60:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f64:	fa1f f78c 	uxth.w	r7, ip
 8000f68:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f6c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f70:	0c23      	lsrs	r3, r4, #16
 8000f72:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f76:	fb00 f107 	mul.w	r1, r0, r7
 8000f7a:	4299      	cmp	r1, r3
 8000f7c:	d908      	bls.n	8000f90 <__udivmoddi4+0x24c>
 8000f7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f82:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f86:	d22c      	bcs.n	8000fe2 <__udivmoddi4+0x29e>
 8000f88:	4299      	cmp	r1, r3
 8000f8a:	d92a      	bls.n	8000fe2 <__udivmoddi4+0x29e>
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	4463      	add	r3, ip
 8000f90:	1a5b      	subs	r3, r3, r1
 8000f92:	b2a4      	uxth	r4, r4
 8000f94:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f98:	fb08 3311 	mls	r3, r8, r1, r3
 8000f9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fa0:	fb01 f307 	mul.w	r3, r1, r7
 8000fa4:	42a3      	cmp	r3, r4
 8000fa6:	d908      	bls.n	8000fba <__udivmoddi4+0x276>
 8000fa8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fac:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fb0:	d213      	bcs.n	8000fda <__udivmoddi4+0x296>
 8000fb2:	42a3      	cmp	r3, r4
 8000fb4:	d911      	bls.n	8000fda <__udivmoddi4+0x296>
 8000fb6:	3902      	subs	r1, #2
 8000fb8:	4464      	add	r4, ip
 8000fba:	1ae4      	subs	r4, r4, r3
 8000fbc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fc0:	e739      	b.n	8000e36 <__udivmoddi4+0xf2>
 8000fc2:	4604      	mov	r4, r0
 8000fc4:	e6f0      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fc6:	4608      	mov	r0, r1
 8000fc8:	e706      	b.n	8000dd8 <__udivmoddi4+0x94>
 8000fca:	45c8      	cmp	r8, r9
 8000fcc:	d2ae      	bcs.n	8000f2c <__udivmoddi4+0x1e8>
 8000fce:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fd2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fd6:	3801      	subs	r0, #1
 8000fd8:	e7a8      	b.n	8000f2c <__udivmoddi4+0x1e8>
 8000fda:	4631      	mov	r1, r6
 8000fdc:	e7ed      	b.n	8000fba <__udivmoddi4+0x276>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	e799      	b.n	8000f16 <__udivmoddi4+0x1d2>
 8000fe2:	4630      	mov	r0, r6
 8000fe4:	e7d4      	b.n	8000f90 <__udivmoddi4+0x24c>
 8000fe6:	46d6      	mov	lr, sl
 8000fe8:	e77f      	b.n	8000eea <__udivmoddi4+0x1a6>
 8000fea:	4463      	add	r3, ip
 8000fec:	3802      	subs	r0, #2
 8000fee:	e74d      	b.n	8000e8c <__udivmoddi4+0x148>
 8000ff0:	4606      	mov	r6, r0
 8000ff2:	4623      	mov	r3, r4
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	e70f      	b.n	8000e18 <__udivmoddi4+0xd4>
 8000ff8:	3e02      	subs	r6, #2
 8000ffa:	4463      	add	r3, ip
 8000ffc:	e730      	b.n	8000e60 <__udivmoddi4+0x11c>
 8000ffe:	bf00      	nop

08001000 <__aeabi_idiv0>:
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <myprintf>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void myprintf(const char *fmt, ...)
{
 8001004:	b40f      	push	{r0, r1, r2, r3}
 8001006:	b580      	push	{r7, lr}
 8001008:	b082      	sub	sp, #8
 800100a:	af00      	add	r7, sp, #0
	static char buffer[256];
	va_list args;
	va_start(args, fmt);
 800100c:	f107 0314 	add.w	r3, r7, #20
 8001010:	603b      	str	r3, [r7, #0]
	vsnprintf(buffer, sizeof(buffer), fmt, args);
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	693a      	ldr	r2, [r7, #16]
 8001016:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800101a:	480b      	ldr	r0, [pc, #44]	@ (8001048 <myprintf+0x44>)
 800101c:	f009 fb48 	bl	800a6b0 <vsniprintf>
	va_end(args);

	int len = strlen(buffer);
 8001020:	4809      	ldr	r0, [pc, #36]	@ (8001048 <myprintf+0x44>)
 8001022:	f7ff f8df 	bl	80001e4 <strlen>
 8001026:	4603      	mov	r3, r0
 8001028:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, -1);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	b29a      	uxth	r2, r3
 800102e:	f04f 33ff 	mov.w	r3, #4294967295
 8001032:	4905      	ldr	r1, [pc, #20]	@ (8001048 <myprintf+0x44>)
 8001034:	4805      	ldr	r0, [pc, #20]	@ (800104c <myprintf+0x48>)
 8001036:	f004 ff0d 	bl	8005e54 <HAL_UART_Transmit>

}
 800103a:	bf00      	nop
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001044:	b004      	add	sp, #16
 8001046:	4770      	bx	lr
 8001048:	20000408 	.word	0x20000408
 800104c:	2000036c 	.word	0x2000036c

08001050 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	f5ad 6d9a 	sub.w	sp, sp, #1232	@ 0x4d0
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001058:	f001 f98e 	bl	8002378 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800105c:	f000 f898 	bl	8001190 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001060:	f000 fa04 	bl	800146c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001064:	f000 f9d2 	bl	800140c <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8001068:	f000 f980 	bl	800136c <MX_TIM16_Init>
  MX_TIM17_Init();
 800106c:	f000 f9a6 	bl	80013bc <MX_TIM17_Init>
  MX_SPI1_Init();
 8001070:	f000 f8e0 	bl	8001234 <MX_SPI1_Init>
  MX_FATFS_Init();
 8001074:	f005 fc4c 	bl	8006910 <MX_FATFS_Init>
  MX_TIM2_Init();
 8001078:	f000 f91a 	bl	80012b0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  	  myprintf("\r\n~ SD card demo by kiwih ~\r\n\r\n");
 800107c:	483c      	ldr	r0, [pc, #240]	@ (8001170 <main+0x120>)
 800107e:	f7ff ffc1 	bl	8001004 <myprintf>

      HAL_Delay(1000); //a short delay is important to let the SD card settle
 8001082:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001086:	f001 f9b7 	bl	80023f8 <HAL_Delay>
      FATFS FatFs; 	//Fatfs handle
      FIL fil; 		//File handle
      FRESULT fres; //Result after operations

      //Open the file system
      fres = f_mount(&FatFs, "", 1); //1=mount now
 800108a:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 800108e:	2201      	movs	r2, #1
 8001090:	4938      	ldr	r1, [pc, #224]	@ (8001174 <main+0x124>)
 8001092:	4618      	mov	r0, r3
 8001094:	f007 fec0 	bl	8008e18 <f_mount>
 8001098:	4603      	mov	r3, r0
 800109a:	f887 34ce 	strb.w	r3, [r7, #1230]	@ 0x4ce
      if (fres != FR_OK) {
 800109e:	f897 34ce 	ldrb.w	r3, [r7, #1230]	@ 0x4ce
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d007      	beq.n	80010b6 <main+0x66>
    	myprintf("f_mount error (%i)\r\n", fres);
 80010a6:	f897 34ce 	ldrb.w	r3, [r7, #1230]	@ 0x4ce
 80010aa:	4619      	mov	r1, r3
 80010ac:	4832      	ldr	r0, [pc, #200]	@ (8001178 <main+0x128>)
 80010ae:	f7ff ffa9 	bl	8001004 <myprintf>
    	while(1);
 80010b2:	bf00      	nop
 80010b4:	e7fd      	b.n	80010b2 <main+0x62>
      }

      fres = f_open(&fil, "test.txt", FA_READ);
 80010b6:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80010ba:	2201      	movs	r2, #1
 80010bc:	492f      	ldr	r1, [pc, #188]	@ (800117c <main+0x12c>)
 80010be:	4618      	mov	r0, r3
 80010c0:	f007 fef0 	bl	8008ea4 <f_open>
 80010c4:	4603      	mov	r3, r0
 80010c6:	f887 34ce 	strb.w	r3, [r7, #1230]	@ 0x4ce
	  if (fres != FR_OK) {
 80010ca:	f897 34ce 	ldrb.w	r3, [r7, #1230]	@ 0x4ce
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d007      	beq.n	80010e2 <main+0x92>
		myprintf("f_open error (%i)\r\n", fres);
 80010d2:	f897 34ce 	ldrb.w	r3, [r7, #1230]	@ 0x4ce
 80010d6:	4619      	mov	r1, r3
 80010d8:	4829      	ldr	r0, [pc, #164]	@ (8001180 <main+0x130>)
 80010da:	f7ff ff93 	bl	8001004 <myprintf>
		while(1);
 80010de:	bf00      	nop
 80010e0:	e7fd      	b.n	80010de <main+0x8e>
	  }
	  myprintf("I was able to open 'gtest.txt' for reading!\r\n");
 80010e2:	4828      	ldr	r0, [pc, #160]	@ (8001184 <main+0x134>)
 80010e4:	f7ff ff8e 	bl	8001004 <myprintf>


  HAL_GPIO_WritePin(XEN_GPIO_Port, XEN_Pin,0);
 80010e8:	2200      	movs	r2, #0
 80010ea:	2120      	movs	r1, #32
 80010ec:	4826      	ldr	r0, [pc, #152]	@ (8001188 <main+0x138>)
 80010ee:	f001 fc4b 	bl	8002988 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(YEN_GPIO_Port, YEN_Pin,0);
 80010f2:	2200      	movs	r2, #0
 80010f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010fc:	f001 fc44 	bl	8002988 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (HAL_GPIO_ReadPin(SPI1_CD_GPIO_Port, SPI1_CD_Pin))
 8001100:	2180      	movs	r1, #128	@ 0x80
 8001102:	4822      	ldr	r0, [pc, #136]	@ (800118c <main+0x13c>)
 8001104:	f001 fc28 	bl	8002958 <HAL_GPIO_ReadPin>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d01d      	beq.n	800114a <main+0xfa>
	  {
		  BYTE readBuf[100];
		  TCHAR* rres = f_gets((TCHAR*)readBuf, 100, &fil);
 800110e:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	2164      	movs	r1, #100	@ 0x64
 8001116:	4618      	mov	r0, r3
 8001118:	f008 fa65 	bl	80095e6 <f_gets>
 800111c:	f8c7 04c8 	str.w	r0, [r7, #1224]	@ 0x4c8
		  if(rres != 0) {
 8001120:	f8d7 34c8 	ldr.w	r3, [r7, #1224]	@ 0x4c8
 8001124:	2b00      	cmp	r3, #0
 8001126:	d004      	beq.n	8001132 <main+0xe2>
			  GcommandParse((TCHAR*)readBuf);
 8001128:	1d3b      	adds	r3, r7, #4
 800112a:	4618      	mov	r0, r3
 800112c:	f000 fa8c 	bl	8001648 <GcommandParse>
 8001130:	e00b      	b.n	800114a <main+0xfa>
		  } else {
			f_close(&fil);
 8001132:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001136:	4618      	mov	r0, r3
 8001138:	f008 fa2b 	bl	8009592 <f_close>
			f_mount(NULL, "", 0);
 800113c:	2200      	movs	r2, #0
 800113e:	490d      	ldr	r1, [pc, #52]	@ (8001174 <main+0x124>)
 8001140:	2000      	movs	r0, #0
 8001142:	f007 fe69 	bl	8008e18 <f_mount>
			while(1){}
 8001146:	bf00      	nop
 8001148:	e7fd      	b.n	8001146 <main+0xf6>
	  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // Gradually increase duty cycle
	 	  	          for (uint8_t power = 0; power <= 255; power += 5) {
 800114a:	2300      	movs	r3, #0
 800114c:	f887 34cf 	strb.w	r3, [r7, #1231]	@ 0x4cf
	 	  	              SetLaserPower(power);
 8001150:	f897 34cf 	ldrb.w	r3, [r7, #1231]	@ 0x4cf
 8001154:	4618      	mov	r0, r3
 8001156:	f000 fc87 	bl	8001a68 <SetLaserPower>
	 	  	              HAL_Delay(10);
 800115a:	200a      	movs	r0, #10
 800115c:	f001 f94c 	bl	80023f8 <HAL_Delay>
	 	  	          for (uint8_t power = 0; power <= 255; power += 5) {
 8001160:	f897 34cf 	ldrb.w	r3, [r7, #1231]	@ 0x4cf
 8001164:	3305      	adds	r3, #5
 8001166:	f887 34cf 	strb.w	r3, [r7, #1231]	@ 0x4cf
 800116a:	bf00      	nop
 800116c:	e7f0      	b.n	8001150 <main+0x100>
 800116e:	bf00      	nop
 8001170:	0800ca30 	.word	0x0800ca30
 8001174:	0800ca50 	.word	0x0800ca50
 8001178:	0800ca54 	.word	0x0800ca54
 800117c:	0800ca6c 	.word	0x0800ca6c
 8001180:	0800ca78 	.word	0x0800ca78
 8001184:	0800ca8c 	.word	0x0800ca8c
 8001188:	48000400 	.word	0x48000400
 800118c:	48000800 	.word	0x48000800

08001190 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b096      	sub	sp, #88	@ 0x58
 8001194:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001196:	f107 0314 	add.w	r3, r7, #20
 800119a:	2244      	movs	r2, #68	@ 0x44
 800119c:	2100      	movs	r1, #0
 800119e:	4618      	mov	r0, r3
 80011a0:	f009 fa94 	bl	800a6cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a4:	463b      	mov	r3, r7
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	605a      	str	r2, [r3, #4]
 80011ac:	609a      	str	r2, [r3, #8]
 80011ae:	60da      	str	r2, [r3, #12]
 80011b0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80011b2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80011b6:	f001 fc3f 	bl	8002a38 <HAL_PWREx_ControlVoltageScaling>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80011c0:	f000 fda2 	bl	8001d08 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011c4:	2302      	movs	r3, #2
 80011c6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011cc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011ce:	2310      	movs	r3, #16
 80011d0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011d2:	2302      	movs	r3, #2
 80011d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011d6:	2302      	movs	r3, #2
 80011d8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80011da:	2301      	movs	r3, #1
 80011dc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80011de:	230a      	movs	r3, #10
 80011e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80011e2:	2307      	movs	r3, #7
 80011e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011e6:	2302      	movs	r3, #2
 80011e8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011ea:	2302      	movs	r3, #2
 80011ec:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ee:	f107 0314 	add.w	r3, r7, #20
 80011f2:	4618      	mov	r0, r3
 80011f4:	f001 fc76 	bl	8002ae4 <HAL_RCC_OscConfig>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80011fe:	f000 fd83 	bl	8001d08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001202:	230f      	movs	r3, #15
 8001204:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001206:	2303      	movs	r3, #3
 8001208:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800120a:	2300      	movs	r3, #0
 800120c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001212:	2300      	movs	r3, #0
 8001214:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001216:	463b      	mov	r3, r7
 8001218:	2104      	movs	r1, #4
 800121a:	4618      	mov	r0, r3
 800121c:	f002 f83e 	bl	800329c <HAL_RCC_ClockConfig>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001226:	f000 fd6f 	bl	8001d08 <Error_Handler>
  }
}
 800122a:	bf00      	nop
 800122c:	3758      	adds	r7, #88	@ 0x58
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
	...

08001234 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001238:	4b1b      	ldr	r3, [pc, #108]	@ (80012a8 <MX_SPI1_Init+0x74>)
 800123a:	4a1c      	ldr	r2, [pc, #112]	@ (80012ac <MX_SPI1_Init+0x78>)
 800123c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800123e:	4b1a      	ldr	r3, [pc, #104]	@ (80012a8 <MX_SPI1_Init+0x74>)
 8001240:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001244:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001246:	4b18      	ldr	r3, [pc, #96]	@ (80012a8 <MX_SPI1_Init+0x74>)
 8001248:	2200      	movs	r2, #0
 800124a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800124c:	4b16      	ldr	r3, [pc, #88]	@ (80012a8 <MX_SPI1_Init+0x74>)
 800124e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001252:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001254:	4b14      	ldr	r3, [pc, #80]	@ (80012a8 <MX_SPI1_Init+0x74>)
 8001256:	2202      	movs	r2, #2
 8001258:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800125a:	4b13      	ldr	r3, [pc, #76]	@ (80012a8 <MX_SPI1_Init+0x74>)
 800125c:	2201      	movs	r2, #1
 800125e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001260:	4b11      	ldr	r3, [pc, #68]	@ (80012a8 <MX_SPI1_Init+0x74>)
 8001262:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001266:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001268:	4b0f      	ldr	r3, [pc, #60]	@ (80012a8 <MX_SPI1_Init+0x74>)
 800126a:	2238      	movs	r2, #56	@ 0x38
 800126c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800126e:	4b0e      	ldr	r3, [pc, #56]	@ (80012a8 <MX_SPI1_Init+0x74>)
 8001270:	2200      	movs	r2, #0
 8001272:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001274:	4b0c      	ldr	r3, [pc, #48]	@ (80012a8 <MX_SPI1_Init+0x74>)
 8001276:	2200      	movs	r2, #0
 8001278:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800127a:	4b0b      	ldr	r3, [pc, #44]	@ (80012a8 <MX_SPI1_Init+0x74>)
 800127c:	2200      	movs	r2, #0
 800127e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001280:	4b09      	ldr	r3, [pc, #36]	@ (80012a8 <MX_SPI1_Init+0x74>)
 8001282:	2207      	movs	r2, #7
 8001284:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001286:	4b08      	ldr	r3, [pc, #32]	@ (80012a8 <MX_SPI1_Init+0x74>)
 8001288:	2200      	movs	r2, #0
 800128a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800128c:	4b06      	ldr	r3, [pc, #24]	@ (80012a8 <MX_SPI1_Init+0x74>)
 800128e:	2200      	movs	r2, #0
 8001290:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001292:	4805      	ldr	r0, [pc, #20]	@ (80012a8 <MX_SPI1_Init+0x74>)
 8001294:	f002 ff14 	bl	80040c0 <HAL_SPI_Init>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800129e:	f000 fd33 	bl	8001d08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000224 	.word	0x20000224
 80012ac:	40013000 	.word	0x40013000

080012b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08a      	sub	sp, #40	@ 0x28
 80012b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012b6:	f107 031c 	add.w	r3, r7, #28
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012c2:	463b      	mov	r3, r7
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	605a      	str	r2, [r3, #4]
 80012ca:	609a      	str	r2, [r3, #8]
 80012cc:	60da      	str	r2, [r3, #12]
 80012ce:	611a      	str	r2, [r3, #16]
 80012d0:	615a      	str	r2, [r3, #20]
 80012d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012d4:	4b23      	ldr	r3, [pc, #140]	@ (8001364 <MX_TIM2_Init+0xb4>)
 80012d6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80012dc:	4b21      	ldr	r3, [pc, #132]	@ (8001364 <MX_TIM2_Init+0xb4>)
 80012de:	2200      	movs	r2, #0
 80012e0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012e2:	4b20      	ldr	r3, [pc, #128]	@ (8001364 <MX_TIM2_Init+0xb4>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 79999;
 80012e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001364 <MX_TIM2_Init+0xb4>)
 80012ea:	4a1f      	ldr	r2, [pc, #124]	@ (8001368 <MX_TIM2_Init+0xb8>)
 80012ec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001364 <MX_TIM2_Init+0xb4>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001364 <MX_TIM2_Init+0xb4>)
 80012f6:	2280      	movs	r2, #128	@ 0x80
 80012f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80012fa:	481a      	ldr	r0, [pc, #104]	@ (8001364 <MX_TIM2_Init+0xb4>)
 80012fc:	f003 fd73 	bl	8004de6 <HAL_TIM_PWM_Init>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001306:	f000 fcff 	bl	8001d08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800130a:	2300      	movs	r3, #0
 800130c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800130e:	2300      	movs	r3, #0
 8001310:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001312:	f107 031c 	add.w	r3, r7, #28
 8001316:	4619      	mov	r1, r3
 8001318:	4812      	ldr	r0, [pc, #72]	@ (8001364 <MX_TIM2_Init+0xb4>)
 800131a:	f004 fca7 	bl	8005c6c <HAL_TIMEx_MasterConfigSynchronization>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001324:	f000 fcf0 	bl	8001d08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001328:	2360      	movs	r3, #96	@ 0x60
 800132a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800132c:	2300      	movs	r3, #0
 800132e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001330:	2300      	movs	r3, #0
 8001332:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001334:	2300      	movs	r3, #0
 8001336:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001338:	463b      	mov	r3, r7
 800133a:	2200      	movs	r2, #0
 800133c:	4619      	mov	r1, r3
 800133e:	4809      	ldr	r0, [pc, #36]	@ (8001364 <MX_TIM2_Init+0xb4>)
 8001340:	f003 ffb6 	bl	80052b0 <HAL_TIM_PWM_ConfigChannel>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800134a:	f000 fcdd 	bl	8001d08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800134e:	2100      	movs	r1, #0
 8001350:	4804      	ldr	r0, [pc, #16]	@ (8001364 <MX_TIM2_Init+0xb4>)
 8001352:	f003 fd9f 	bl	8004e94 <HAL_TIM_PWM_Start>
  /* USER CODE END TIM2_Init 2 */
   HAL_TIM_MspPostInit(&htim2);
 8001356:	4803      	ldr	r0, [pc, #12]	@ (8001364 <MX_TIM2_Init+0xb4>)
 8001358:	f000 fda2 	bl	8001ea0 <HAL_TIM_MspPostInit>

}
 800135c:	bf00      	nop
 800135e:	3728      	adds	r7, #40	@ 0x28
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20000288 	.word	0x20000288
 8001368:	0001387f 	.word	0x0001387f

0800136c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001370:	4b10      	ldr	r3, [pc, #64]	@ (80013b4 <MX_TIM16_Init+0x48>)
 8001372:	4a11      	ldr	r2, [pc, #68]	@ (80013b8 <MX_TIM16_Init+0x4c>)
 8001374:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1000;
 8001376:	4b0f      	ldr	r3, [pc, #60]	@ (80013b4 <MX_TIM16_Init+0x48>)
 8001378:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800137c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137e:	4b0d      	ldr	r3, [pc, #52]	@ (80013b4 <MX_TIM16_Init+0x48>)
 8001380:	2200      	movs	r2, #0
 8001382:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 400;
 8001384:	4b0b      	ldr	r3, [pc, #44]	@ (80013b4 <MX_TIM16_Init+0x48>)
 8001386:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800138a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800138c:	4b09      	ldr	r3, [pc, #36]	@ (80013b4 <MX_TIM16_Init+0x48>)
 800138e:	2200      	movs	r2, #0
 8001390:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001392:	4b08      	ldr	r3, [pc, #32]	@ (80013b4 <MX_TIM16_Init+0x48>)
 8001394:	2200      	movs	r2, #0
 8001396:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001398:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <MX_TIM16_Init+0x48>)
 800139a:	2200      	movs	r2, #0
 800139c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800139e:	4805      	ldr	r0, [pc, #20]	@ (80013b4 <MX_TIM16_Init+0x48>)
 80013a0:	f003 fc2a 	bl	8004bf8 <HAL_TIM_Base_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 80013aa:	f000 fcad 	bl	8001d08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	200002d4 	.word	0x200002d4
 80013b8:	40014400 	.word	0x40014400

080013bc <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80013c0:	4b10      	ldr	r3, [pc, #64]	@ (8001404 <MX_TIM17_Init+0x48>)
 80013c2:	4a11      	ldr	r2, [pc, #68]	@ (8001408 <MX_TIM17_Init+0x4c>)
 80013c4:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1000;
 80013c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001404 <MX_TIM17_Init+0x48>)
 80013c8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80013cc:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001404 <MX_TIM17_Init+0x48>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 400;
 80013d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001404 <MX_TIM17_Init+0x48>)
 80013d6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80013da:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013dc:	4b09      	ldr	r3, [pc, #36]	@ (8001404 <MX_TIM17_Init+0x48>)
 80013de:	2200      	movs	r2, #0
 80013e0:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80013e2:	4b08      	ldr	r3, [pc, #32]	@ (8001404 <MX_TIM17_Init+0x48>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013e8:	4b06      	ldr	r3, [pc, #24]	@ (8001404 <MX_TIM17_Init+0x48>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80013ee:	4805      	ldr	r0, [pc, #20]	@ (8001404 <MX_TIM17_Init+0x48>)
 80013f0:	f003 fc02 	bl	8004bf8 <HAL_TIM_Base_Init>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 80013fa:	f000 fc85 	bl	8001d08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20000320 	.word	0x20000320
 8001408:	40014800 	.word	0x40014800

0800140c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001410:	4b14      	ldr	r3, [pc, #80]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 8001412:	4a15      	ldr	r2, [pc, #84]	@ (8001468 <MX_USART2_UART_Init+0x5c>)
 8001414:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001416:	4b13      	ldr	r3, [pc, #76]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 8001418:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800141c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800141e:	4b11      	ldr	r3, [pc, #68]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 8001420:	2200      	movs	r2, #0
 8001422:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001424:	4b0f      	ldr	r3, [pc, #60]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 8001426:	2200      	movs	r2, #0
 8001428:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800142a:	4b0e      	ldr	r3, [pc, #56]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 800142c:	2200      	movs	r2, #0
 800142e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001430:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 8001432:	220c      	movs	r2, #12
 8001434:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001436:	4b0b      	ldr	r3, [pc, #44]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 8001438:	2200      	movs	r2, #0
 800143a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800143c:	4b09      	ldr	r3, [pc, #36]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 800143e:	2200      	movs	r2, #0
 8001440:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001442:	4b08      	ldr	r3, [pc, #32]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 8001444:	2200      	movs	r2, #0
 8001446:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001448:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 800144a:	2200      	movs	r2, #0
 800144c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800144e:	4805      	ldr	r0, [pc, #20]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 8001450:	f004 fcb2 	bl	8005db8 <HAL_UART_Init>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800145a:	f000 fc55 	bl	8001d08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	2000036c 	.word	0x2000036c
 8001468:	40004400 	.word	0x40004400

0800146c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b08a      	sub	sp, #40	@ 0x28
 8001470:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001472:	f107 0314 	add.w	r3, r7, #20
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	605a      	str	r2, [r3, #4]
 800147c:	609a      	str	r2, [r3, #8]
 800147e:	60da      	str	r2, [r3, #12]
 8001480:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001482:	4b5b      	ldr	r3, [pc, #364]	@ (80015f0 <MX_GPIO_Init+0x184>)
 8001484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001486:	4a5a      	ldr	r2, [pc, #360]	@ (80015f0 <MX_GPIO_Init+0x184>)
 8001488:	f043 0304 	orr.w	r3, r3, #4
 800148c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800148e:	4b58      	ldr	r3, [pc, #352]	@ (80015f0 <MX_GPIO_Init+0x184>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001492:	f003 0304 	and.w	r3, r3, #4
 8001496:	613b      	str	r3, [r7, #16]
 8001498:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800149a:	4b55      	ldr	r3, [pc, #340]	@ (80015f0 <MX_GPIO_Init+0x184>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149e:	4a54      	ldr	r2, [pc, #336]	@ (80015f0 <MX_GPIO_Init+0x184>)
 80014a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014a6:	4b52      	ldr	r3, [pc, #328]	@ (80015f0 <MX_GPIO_Init+0x184>)
 80014a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b2:	4b4f      	ldr	r3, [pc, #316]	@ (80015f0 <MX_GPIO_Init+0x184>)
 80014b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b6:	4a4e      	ldr	r2, [pc, #312]	@ (80015f0 <MX_GPIO_Init+0x184>)
 80014b8:	f043 0301 	orr.w	r3, r3, #1
 80014bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014be:	4b4c      	ldr	r3, [pc, #304]	@ (80015f0 <MX_GPIO_Init+0x184>)
 80014c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	60bb      	str	r3, [r7, #8]
 80014c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ca:	4b49      	ldr	r3, [pc, #292]	@ (80015f0 <MX_GPIO_Init+0x184>)
 80014cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ce:	4a48      	ldr	r2, [pc, #288]	@ (80015f0 <MX_GPIO_Init+0x184>)
 80014d0:	f043 0302 	orr.w	r3, r3, #2
 80014d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014d6:	4b46      	ldr	r3, [pc, #280]	@ (80015f0 <MX_GPIO_Init+0x184>)
 80014d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	607b      	str	r3, [r7, #4]
 80014e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, YPUL_Pin|XDIR_Pin|XEN_Pin, GPIO_PIN_RESET);
 80014e2:	2200      	movs	r2, #0
 80014e4:	f44f 6186 	mov.w	r1, #1072	@ 0x430
 80014e8:	4842      	ldr	r0, [pc, #264]	@ (80015f4 <MX_GPIO_Init+0x188>)
 80014ea:	f001 fa4d 	bl	8002988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, YEN_Pin|YDIR_Pin|XPUL_Pin, GPIO_PIN_RESET);
 80014ee:	2200      	movs	r2, #0
 80014f0:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80014f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014f8:	f001 fa46 	bl	8002988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80014fc:	2201      	movs	r2, #1
 80014fe:	2140      	movs	r1, #64	@ 0x40
 8001500:	483c      	ldr	r0, [pc, #240]	@ (80015f4 <MX_GPIO_Init+0x188>)
 8001502:	f001 fa41 	bl	8002988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001506:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800150a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800150c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001510:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001512:	2300      	movs	r3, #0
 8001514:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001516:	f107 0314 	add.w	r3, r7, #20
 800151a:	4619      	mov	r1, r3
 800151c:	4836      	ldr	r0, [pc, #216]	@ (80015f8 <MX_GPIO_Init+0x18c>)
 800151e:	f001 f871 	bl	8002604 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001522:	2301      	movs	r3, #1
 8001524:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001526:	2300      	movs	r3, #0
 8001528:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800152e:	f107 0314 	add.w	r3, r7, #20
 8001532:	4619      	mov	r1, r3
 8001534:	4830      	ldr	r0, [pc, #192]	@ (80015f8 <MX_GPIO_Init+0x18c>)
 8001536:	f001 f865 	bl	8002604 <HAL_GPIO_Init>

  /*Configure GPIO pin : shutdownButton_Pin */
  GPIO_InitStruct.Pin = shutdownButton_Pin;
 800153a:	2302      	movs	r3, #2
 800153c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800153e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001542:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001544:	2302      	movs	r3, #2
 8001546:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(shutdownButton_GPIO_Port, &GPIO_InitStruct);
 8001548:	f107 0314 	add.w	r3, r7, #20
 800154c:	4619      	mov	r1, r3
 800154e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001552:	f001 f857 	bl	8002604 <HAL_GPIO_Init>

  /*Configure GPIO pins : YPUL_Pin XDIR_Pin XEN_Pin */
  GPIO_InitStruct.Pin = YPUL_Pin|XDIR_Pin|XEN_Pin;
 8001556:	f44f 6386 	mov.w	r3, #1072	@ 0x430
 800155a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800155c:	2301      	movs	r3, #1
 800155e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001564:	2300      	movs	r3, #0
 8001566:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001568:	f107 0314 	add.w	r3, r7, #20
 800156c:	4619      	mov	r1, r3
 800156e:	4821      	ldr	r0, [pc, #132]	@ (80015f4 <MX_GPIO_Init+0x188>)
 8001570:	f001 f848 	bl	8002604 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CD_Pin */
  GPIO_InitStruct.Pin = SPI1_CD_Pin;
 8001574:	2380      	movs	r3, #128	@ 0x80
 8001576:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001578:	2300      	movs	r3, #0
 800157a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800157c:	2301      	movs	r3, #1
 800157e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI1_CD_GPIO_Port, &GPIO_InitStruct);
 8001580:	f107 0314 	add.w	r3, r7, #20
 8001584:	4619      	mov	r1, r3
 8001586:	481c      	ldr	r0, [pc, #112]	@ (80015f8 <MX_GPIO_Init+0x18c>)
 8001588:	f001 f83c 	bl	8002604 <HAL_GPIO_Init>

  /*Configure GPIO pins : YEN_Pin YDIR_Pin XPUL_Pin */
  GPIO_InitStruct.Pin = YEN_Pin|YDIR_Pin|XPUL_Pin;
 800158c:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001590:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001592:	2301      	movs	r3, #1
 8001594:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001596:	2300      	movs	r3, #0
 8001598:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159a:	2300      	movs	r3, #0
 800159c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159e:	f107 0314 	add.w	r3, r7, #20
 80015a2:	4619      	mov	r1, r3
 80015a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015a8:	f001 f82c 	bl	8002604 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 80015ac:	2340      	movs	r3, #64	@ 0x40
 80015ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b0:	2301      	movs	r3, #1
 80015b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015b4:	2301      	movs	r3, #1
 80015b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b8:	2300      	movs	r3, #0
 80015ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80015bc:	f107 0314 	add.w	r3, r7, #20
 80015c0:	4619      	mov	r1, r3
 80015c2:	480c      	ldr	r0, [pc, #48]	@ (80015f4 <MX_GPIO_Init+0x188>)
 80015c4:	f001 f81e 	bl	8002604 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 15, 0);
 80015c8:	2200      	movs	r2, #0
 80015ca:	210f      	movs	r1, #15
 80015cc:	2006      	movs	r0, #6
 80015ce:	f000 ffef 	bl	80025b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80015d2:	2006      	movs	r0, #6
 80015d4:	f001 f808 	bl	80025e8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80015d8:	2200      	movs	r2, #0
 80015da:	2100      	movs	r1, #0
 80015dc:	2028      	movs	r0, #40	@ 0x28
 80015de:	f000 ffe7 	bl	80025b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015e2:	2028      	movs	r0, #40	@ 0x28
 80015e4:	f001 f800 	bl	80025e8 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015e8:	bf00      	nop
 80015ea:	3728      	adds	r7, #40	@ 0x28
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	40021000 	.word	0x40021000
 80015f4:	48000400 	.word	0x48000400
 80015f8:	48000800 	.word	0x48000800

080015fc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == shutdownButton_Pin)
 8001606:	88fb      	ldrh	r3, [r7, #6]
 8001608:	2b02      	cmp	r3, #2
 800160a:	d113      	bne.n	8001634 <HAL_GPIO_EXTI_Callback+0x38>
	{
		HAL_GPIO_WritePin(XEN_GPIO_Port, XEN_Pin, 1);
 800160c:	2201      	movs	r2, #1
 800160e:	2120      	movs	r1, #32
 8001610:	480a      	ldr	r0, [pc, #40]	@ (800163c <HAL_GPIO_EXTI_Callback+0x40>)
 8001612:	f001 f9b9 	bl	8002988 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YEN_GPIO_Port, YEN_Pin, 1);
 8001616:	2201      	movs	r2, #1
 8001618:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800161c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001620:	f001 f9b2 	bl	8002988 <HAL_GPIO_WritePin>

		HAL_TIM_Base_Stop_IT(&htim16);
 8001624:	4806      	ldr	r0, [pc, #24]	@ (8001640 <HAL_GPIO_EXTI_Callback+0x44>)
 8001626:	f003 fbaf 	bl	8004d88 <HAL_TIM_Base_Stop_IT>
		HAL_TIM_Base_Stop_IT(&htim17);
 800162a:	4806      	ldr	r0, [pc, #24]	@ (8001644 <HAL_GPIO_EXTI_Callback+0x48>)
 800162c:	f003 fbac 	bl	8004d88 <HAL_TIM_Base_Stop_IT>

		while(1){}
 8001630:	bf00      	nop
 8001632:	e7fd      	b.n	8001630 <HAL_GPIO_EXTI_Callback+0x34>

	}
}
 8001634:	bf00      	nop
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	48000400 	.word	0x48000400
 8001640:	200002d4 	.word	0x200002d4
 8001644:	20000320 	.word	0x20000320

08001648 <GcommandParse>:

void GcommandParse(TCHAR* line1)
{
 8001648:	b590      	push	{r4, r7, lr}
 800164a:	b09f      	sub	sp, #124	@ 0x7c
 800164c:	af04      	add	r7, sp, #16
 800164e:	6078      	str	r0, [r7, #4]

	  // Creates local variables for the different possible commands in Gcode (max 10 characters)
	  char Gcommand[10] = "";
 8001650:	2300      	movs	r3, #0
 8001652:	657b      	str	r3, [r7, #84]	@ 0x54
 8001654:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	809a      	strh	r2, [r3, #4]
	  char Xcoordinate[10] = "";
 800165e:	2300      	movs	r3, #0
 8001660:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001662:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	809a      	strh	r2, [r3, #4]
	  char Ycoordinate[10] = "";
 800166c:	2300      	movs	r3, #0
 800166e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001670:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001674:	2200      	movs	r2, #0
 8001676:	601a      	str	r2, [r3, #0]
 8001678:	809a      	strh	r2, [r3, #4]
	  char Zcoordinate[10] = "";
 800167a:	2300      	movs	r3, #0
 800167c:	633b      	str	r3, [r7, #48]	@ 0x30
 800167e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	809a      	strh	r2, [r3, #4]
	  char feedRate[10] = "";
 8001688:	2300      	movs	r3, #0
 800168a:	627b      	str	r3, [r7, #36]	@ 0x24
 800168c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	809a      	strh	r2, [r3, #4]
	  char laserSpeed[10] = "";
 8001696:	2300      	movs	r3, #0
 8001698:	61bb      	str	r3, [r7, #24]
 800169a:	f107 031c 	add.w	r3, r7, #28
 800169e:	2200      	movs	r2, #0
 80016a0:	601a      	str	r2, [r3, #0]
 80016a2:	809a      	strh	r2, [r3, #4]

	  int i = 0;
 80016a4:	2300      	movs	r3, #0
 80016a6:	667b      	str	r3, [r7, #100]	@ 0x64
	  // Initiates a for loop which loops each character of the Gcode line
	  while (1)
	  {

		  // Creates a temporary variable for the Gcode command and the value attached to it
		  char command = line1[i];	// assigns the first value of the Gcode as the command
 80016a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	4413      	add	r3, r2
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		  char newValue[10] = "";
 80016b4:	2300      	movs	r3, #0
 80016b6:	60fb      	str	r3, [r7, #12]
 80016b8:	f107 0310 	add.w	r3, r7, #16
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
 80016c0:	809a      	strh	r2, [r3, #4]

		  int j = 0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	663b      	str	r3, [r7, #96]	@ 0x60
		  i++;
 80016c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80016c8:	3301      	adds	r3, #1
 80016ca:	667b      	str	r3, [r7, #100]	@ 0x64

		  while ((line1[i] != ' ') && (line1[i] != '\0') && (line1[i] != '\n'))	// while loop that loops through the rest of the command and stores the value in newValue
 80016cc:	e00f      	b.n	80016ee <GcommandParse+0xa6>
		  {

			  newValue[j] = line1[i];
 80016ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80016d0:	687a      	ldr	r2, [r7, #4]
 80016d2:	4413      	add	r3, r2
 80016d4:	7819      	ldrb	r1, [r3, #0]
 80016d6:	f107 020c 	add.w	r2, r7, #12
 80016da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016dc:	4413      	add	r3, r2
 80016de:	460a      	mov	r2, r1
 80016e0:	701a      	strb	r2, [r3, #0]
			  i++;
 80016e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80016e4:	3301      	adds	r3, #1
 80016e6:	667b      	str	r3, [r7, #100]	@ 0x64
			  j++;
 80016e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016ea:	3301      	adds	r3, #1
 80016ec:	663b      	str	r3, [r7, #96]	@ 0x60
		  while ((line1[i] != ' ') && (line1[i] != '\0') && (line1[i] != '\n'))	// while loop that loops through the rest of the command and stores the value in newValue
 80016ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	4413      	add	r3, r2
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	2b20      	cmp	r3, #32
 80016f8:	d00b      	beq.n	8001712 <GcommandParse+0xca>
 80016fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	4413      	add	r3, r2
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d005      	beq.n	8001712 <GcommandParse+0xca>
 8001706:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	4413      	add	r3, r2
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	2b0a      	cmp	r3, #10
 8001710:	d1dd      	bne.n	80016ce <GcommandParse+0x86>
		  }
		  newValue[j] = '\0';	//adds the null operator to the end of the newValue
 8001712:	f107 020c 	add.w	r2, r7, #12
 8001716:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001718:	4413      	add	r3, r2
 800171a:	2200      	movs	r2, #0
 800171c:	701a      	strb	r2, [r3, #0]

		  // Switch statement for the value of command to split the current word into it's variable
		  switch (command)
 800171e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001722:	3b46      	subs	r3, #70	@ 0x46
 8001724:	2b14      	cmp	r3, #20
 8001726:	d86c      	bhi.n	8001802 <GcommandParse+0x1ba>
 8001728:	a201      	add	r2, pc, #4	@ (adr r2, 8001730 <GcommandParse+0xe8>)
 800172a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800172e:	bf00      	nop
 8001730:	080017f1 	.word	0x080017f1
 8001734:	08001785 	.word	0x08001785
 8001738:	08001803 	.word	0x08001803
 800173c:	08001803 	.word	0x08001803
 8001740:	08001803 	.word	0x08001803
 8001744:	08001803 	.word	0x08001803
 8001748:	08001803 	.word	0x08001803
 800174c:	080017cd 	.word	0x080017cd
 8001750:	08001803 	.word	0x08001803
 8001754:	08001803 	.word	0x08001803
 8001758:	08001803 	.word	0x08001803
 800175c:	08001803 	.word	0x08001803
 8001760:	08001803 	.word	0x08001803
 8001764:	080017df 	.word	0x080017df
 8001768:	08001803 	.word	0x08001803
 800176c:	08001803 	.word	0x08001803
 8001770:	08001803 	.word	0x08001803
 8001774:	08001803 	.word	0x08001803
 8001778:	08001797 	.word	0x08001797
 800177c:	080017a9 	.word	0x080017a9
 8001780:	080017bb 	.word	0x080017bb
		  {
		  case 'G':
			  strncpy(Gcommand, newValue, 10);	// copies the value in newValue to the Gcommand variable
 8001784:	f107 010c 	add.w	r1, r7, #12
 8001788:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800178c:	220a      	movs	r2, #10
 800178e:	4618      	mov	r0, r3
 8001790:	f008 ffb6 	bl	800a700 <strncpy>
				break;
 8001794:	e036      	b.n	8001804 <GcommandParse+0x1bc>
		  case 'X':
			  strncpy(Xcoordinate, newValue, 10);	// copies the value in newValue to the Xcoordinate variable
 8001796:	f107 010c 	add.w	r1, r7, #12
 800179a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800179e:	220a      	movs	r2, #10
 80017a0:	4618      	mov	r0, r3
 80017a2:	f008 ffad 	bl	800a700 <strncpy>
				break;
 80017a6:	e02d      	b.n	8001804 <GcommandParse+0x1bc>
		  case 'Y':
			  strncpy(Ycoordinate, newValue, 10);	// copies the value in newValue to the Ycoordinate variable
 80017a8:	f107 010c 	add.w	r1, r7, #12
 80017ac:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80017b0:	220a      	movs	r2, #10
 80017b2:	4618      	mov	r0, r3
 80017b4:	f008 ffa4 	bl	800a700 <strncpy>
				break;
 80017b8:	e024      	b.n	8001804 <GcommandParse+0x1bc>
		  case 'Z':
			  strncpy(Zcoordinate, newValue, 10);	// copies the value in newValue to the Zcoordinate variable
 80017ba:	f107 010c 	add.w	r1, r7, #12
 80017be:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80017c2:	220a      	movs	r2, #10
 80017c4:	4618      	mov	r0, r3
 80017c6:	f008 ff9b 	bl	800a700 <strncpy>
				break;
 80017ca:	e01b      	b.n	8001804 <GcommandParse+0x1bc>
		  case 'M':
			  strncpy(Gcommand, newValue, 10);	// copies the value in newValue to the Mcommand variable
 80017cc:	f107 010c 	add.w	r1, r7, #12
 80017d0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017d4:	220a      	movs	r2, #10
 80017d6:	4618      	mov	r0, r3
 80017d8:	f008 ff92 	bl	800a700 <strncpy>
				break;
 80017dc:	e012      	b.n	8001804 <GcommandParse+0x1bc>
		  case 'S':
			  strncpy(laserSpeed, newValue, 10);	// copies the value in newValue to the laserSpeed variable
 80017de:	f107 010c 	add.w	r1, r7, #12
 80017e2:	f107 0318 	add.w	r3, r7, #24
 80017e6:	220a      	movs	r2, #10
 80017e8:	4618      	mov	r0, r3
 80017ea:	f008 ff89 	bl	800a700 <strncpy>
				break;
 80017ee:	e009      	b.n	8001804 <GcommandParse+0x1bc>
		  case 'F':
			  strncpy(feedRate, newValue, 10);	// copies the value in newValue to the feedRate variable
 80017f0:	f107 010c 	add.w	r1, r7, #12
 80017f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017f8:	220a      	movs	r2, #10
 80017fa:	4618      	mov	r0, r3
 80017fc:	f008 ff80 	bl	800a700 <strncpy>
				break;
 8001800:	e000      	b.n	8001804 <GcommandParse+0x1bc>
		  case 'R':
				break;
		  default:
				break;
 8001802:	bf00      	nop
		  }
		  if (line1[i] == '\n')
 8001804:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	4413      	add	r3, r2
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b0a      	cmp	r3, #10
 800180e:	d109      	bne.n	8001824 <GcommandParse+0x1dc>
			  break;
		  i++;
	  }
	  if (strcmp(Gcommand,"G")){
 8001810:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001814:	491d      	ldr	r1, [pc, #116]	@ (800188c <GcommandParse+0x244>)
 8001816:	4618      	mov	r0, r3
 8001818:	f7fe fcda 	bl	80001d0 <strcmp>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d104      	bne.n	800182c <GcommandParse+0x1e4>
 8001822:	e028      	b.n	8001876 <GcommandParse+0x22e>
		  i++;
 8001824:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001826:	3301      	adds	r3, #1
 8001828:	667b      	str	r3, [r7, #100]	@ 0x64
	  {
 800182a:	e73d      	b.n	80016a8 <GcommandParse+0x60>
		  GcommandExecute(Gcommand, Xcoordinate, Ycoordinate, Zcoordinate, feedRate, laserSpeed);	// Calls the Gcommand Execute function which will execute the given command
 800182c:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8001830:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001834:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001838:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800183c:	f107 0318 	add.w	r3, r7, #24
 8001840:	9301      	str	r3, [sp, #4]
 8001842:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001846:	9300      	str	r3, [sp, #0]
 8001848:	4623      	mov	r3, r4
 800184a:	f000 f825 	bl	8001898 <GcommandExecute>
		  myprintf("Gcommand: %s Xcoordinate: %s Ycoordinate: %s Zcoordinate: %s feedRate: %s laserSpeed %s\n", Gcommand, Xcoordinate, Ycoordinate, Zcoordinate, feedRate, laserSpeed);
 800184e:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 8001852:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8001856:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 800185a:	f107 0318 	add.w	r3, r7, #24
 800185e:	9302      	str	r3, [sp, #8]
 8001860:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001864:	9301      	str	r3, [sp, #4]
 8001866:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	4603      	mov	r3, r0
 800186e:	4808      	ldr	r0, [pc, #32]	@ (8001890 <GcommandParse+0x248>)
 8001870:	f7ff fbc8 	bl	8001004 <myprintf>
	  }
	  else if (strcmp(Gcommand,"M")){

	  }
}
 8001874:	e005      	b.n	8001882 <GcommandParse+0x23a>
	  else if (strcmp(Gcommand,"M")){
 8001876:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800187a:	4906      	ldr	r1, [pc, #24]	@ (8001894 <GcommandParse+0x24c>)
 800187c:	4618      	mov	r0, r3
 800187e:	f7fe fca7 	bl	80001d0 <strcmp>
}
 8001882:	bf00      	nop
 8001884:	376c      	adds	r7, #108	@ 0x6c
 8001886:	46bd      	mov	sp, r7
 8001888:	bd90      	pop	{r4, r7, pc}
 800188a:	bf00      	nop
 800188c:	0800cabc 	.word	0x0800cabc
 8001890:	0800cac0 	.word	0x0800cac0
 8001894:	0800cb1c 	.word	0x0800cb1c

08001898 <GcommandExecute>:
	*s = '\0';
}

// Command Execute takes the parameters from the Gcode line and controls the motors accordingly
void GcommandExecute(char Gcommand[], char Xcommand[], char Ycommand[], char Zcommand[], char feedRate[], char laserSpeed[])
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b088      	sub	sp, #32
 800189c:	af00      	add	r7, sp, #0
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	607a      	str	r2, [r7, #4]
 80018a4:	603b      	str	r3, [r7, #0]

	if ((!strcmp(Gcommand,"0")) || (!strcmp(Gcommand,"1")))	// If the Gcode command is G0, runs with rapid positioning (full speed move)
 80018a6:	4966      	ldr	r1, [pc, #408]	@ (8001a40 <GcommandExecute+0x1a8>)
 80018a8:	68f8      	ldr	r0, [r7, #12]
 80018aa:	f7fe fc91 	bl	80001d0 <strcmp>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d007      	beq.n	80018c4 <GcommandExecute+0x2c>
 80018b4:	4963      	ldr	r1, [pc, #396]	@ (8001a44 <GcommandExecute+0x1ac>)
 80018b6:	68f8      	ldr	r0, [r7, #12]
 80018b8:	f7fe fc8a 	bl	80001d0 <strcmp>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	f040 80b3 	bne.w	8001a2a <GcommandExecute+0x192>
	{
		if (Xcommand[0] != '\0')
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d013      	beq.n	80018f4 <GcommandExecute+0x5c>
		{
			Xend = ((1600 / 43.39) * atof(Xcommand));	// Converts Xcommand to an int, changes units to .1 mms and updates the global variable
 80018cc:	68b8      	ldr	r0, [r7, #8]
 80018ce:	f007 ff24 	bl	800971a <atof>
 80018d2:	ec51 0b10 	vmov	r0, r1, d0
 80018d6:	a358      	add	r3, pc, #352	@ (adr r3, 8001a38 <GcommandExecute+0x1a0>)
 80018d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018dc:	f7fe fe9c 	bl	8000618 <__aeabi_dmul>
 80018e0:	4602      	mov	r2, r0
 80018e2:	460b      	mov	r3, r1
 80018e4:	4610      	mov	r0, r2
 80018e6:	4619      	mov	r1, r3
 80018e8:	f7ff f946 	bl	8000b78 <__aeabi_d2iz>
 80018ec:	4603      	mov	r3, r0
 80018ee:	4a56      	ldr	r2, [pc, #344]	@ (8001a48 <GcommandExecute+0x1b0>)
 80018f0:	6013      	str	r3, [r2, #0]
 80018f2:	e003      	b.n	80018fc <GcommandExecute+0x64>
		} else
		{
			Xend = Xcurrent;
 80018f4:	4b55      	ldr	r3, [pc, #340]	@ (8001a4c <GcommandExecute+0x1b4>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a53      	ldr	r2, [pc, #332]	@ (8001a48 <GcommandExecute+0x1b0>)
 80018fa:	6013      	str	r3, [r2, #0]
		}
		if (Ycommand[0] != '\0')
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d013      	beq.n	800192c <GcommandExecute+0x94>
		{
			Yend = ((1600 / 43.39) * atof(Ycommand));	// Converts Ycommand to an int, changes units to .1 mms and updates the global variable
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f007 ff08 	bl	800971a <atof>
 800190a:	ec51 0b10 	vmov	r0, r1, d0
 800190e:	a34a      	add	r3, pc, #296	@ (adr r3, 8001a38 <GcommandExecute+0x1a0>)
 8001910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001914:	f7fe fe80 	bl	8000618 <__aeabi_dmul>
 8001918:	4602      	mov	r2, r0
 800191a:	460b      	mov	r3, r1
 800191c:	4610      	mov	r0, r2
 800191e:	4619      	mov	r1, r3
 8001920:	f7ff f92a 	bl	8000b78 <__aeabi_d2iz>
 8001924:	4603      	mov	r3, r0
 8001926:	4a4a      	ldr	r2, [pc, #296]	@ (8001a50 <GcommandExecute+0x1b8>)
 8001928:	6013      	str	r3, [r2, #0]
 800192a:	e003      	b.n	8001934 <GcommandExecute+0x9c>
		} else
		{
			Yend = Ycurrent;
 800192c:	4b49      	ldr	r3, [pc, #292]	@ (8001a54 <GcommandExecute+0x1bc>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a47      	ldr	r2, [pc, #284]	@ (8001a50 <GcommandExecute+0x1b8>)
 8001932:	6013      	str	r3, [r2, #0]
		}

		// Calculates distance to be traveled
		float Xdistance = Xend - Xcurrent;
 8001934:	4b44      	ldr	r3, [pc, #272]	@ (8001a48 <GcommandExecute+0x1b0>)
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	4b44      	ldr	r3, [pc, #272]	@ (8001a4c <GcommandExecute+0x1b4>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	ee07 3a90 	vmov	s15, r3
 8001942:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001946:	edc7 7a07 	vstr	s15, [r7, #28]
		float Ydistance = Yend - Ycurrent;
 800194a:	4b41      	ldr	r3, [pc, #260]	@ (8001a50 <GcommandExecute+0x1b8>)
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	4b41      	ldr	r3, [pc, #260]	@ (8001a54 <GcommandExecute+0x1bc>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	ee07 3a90 	vmov	s15, r3
 8001958:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800195c:	edc7 7a06 	vstr	s15, [r7, #24]

		// Updates the Direction variable and writes to the pin
		if (Xdistance > 0)
 8001960:	edd7 7a07 	vldr	s15, [r7, #28]
 8001964:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800196c:	dd08      	ble.n	8001980 <GcommandExecute+0xe8>
		{
			XDIR = 1;
 800196e:	4b3a      	ldr	r3, [pc, #232]	@ (8001a58 <GcommandExecute+0x1c0>)
 8001970:	2201      	movs	r2, #1
 8001972:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(XDIR_GPIO_Port, XDIR_Pin, 1);
 8001974:	2201      	movs	r2, #1
 8001976:	2110      	movs	r1, #16
 8001978:	4838      	ldr	r0, [pc, #224]	@ (8001a5c <GcommandExecute+0x1c4>)
 800197a:	f001 f805 	bl	8002988 <HAL_GPIO_WritePin>
 800197e:	e00e      	b.n	800199e <GcommandExecute+0x106>
		} else if (Xdistance < 0)
 8001980:	edd7 7a07 	vldr	s15, [r7, #28]
 8001984:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001988:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800198c:	d507      	bpl.n	800199e <GcommandExecute+0x106>
		{
			XDIR = 0;
 800198e:	4b32      	ldr	r3, [pc, #200]	@ (8001a58 <GcommandExecute+0x1c0>)
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(XDIR_GPIO_Port, XDIR_Pin, 0);
 8001994:	2200      	movs	r2, #0
 8001996:	2110      	movs	r1, #16
 8001998:	4830      	ldr	r0, [pc, #192]	@ (8001a5c <GcommandExecute+0x1c4>)
 800199a:	f000 fff5 	bl	8002988 <HAL_GPIO_WritePin>
		}

		if (Ydistance > 0)
 800199e:	edd7 7a06 	vldr	s15, [r7, #24]
 80019a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019aa:	dd0a      	ble.n	80019c2 <GcommandExecute+0x12a>
		{
			YDIR = 1;
 80019ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001a60 <GcommandExecute+0x1c8>)
 80019ae:	2201      	movs	r2, #1
 80019b0:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(YDIR_GPIO_Port, YDIR_Pin, 1);
 80019b2:	2201      	movs	r2, #1
 80019b4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019bc:	f000 ffe4 	bl	8002988 <HAL_GPIO_WritePin>
 80019c0:	e010      	b.n	80019e4 <GcommandExecute+0x14c>
		} else if (Ydistance < 0)
 80019c2:	edd7 7a06 	vldr	s15, [r7, #24]
 80019c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ce:	d509      	bpl.n	80019e4 <GcommandExecute+0x14c>
		{
			YDIR = 0;
 80019d0:	4b23      	ldr	r3, [pc, #140]	@ (8001a60 <GcommandExecute+0x1c8>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(YDIR_GPIO_Port, YDIR_Pin, 0);
 80019d6:	2200      	movs	r2, #0
 80019d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019e0:	f000 ffd2 	bl	8002988 <HAL_GPIO_WritePin>
		}

		int laser = atoi(laserSpeed);	// Converts laserSpeed to an int
 80019e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80019e6:	f007 fe9b 	bl	8009720 <atoi>
 80019ea:	6178      	str	r0, [r7, #20]

		if (feedRate[0] != '\0')
 80019ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d005      	beq.n	8001a00 <GcommandExecute+0x168>
		{
			feed = atoi(feedRate);	// Converts feedRate to an int
 80019f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80019f6:	f007 fe93 	bl	8009720 <atoi>
 80019fa:	4603      	mov	r3, r0
 80019fc:	4a19      	ldr	r2, [pc, #100]	@ (8001a64 <GcommandExecute+0x1cc>)
 80019fe:	6013      	str	r3, [r2, #0]
		}
		// Add code to turn laser on and PWM of value specified
				 laser = atoi(laserSpeed);  // Convert laserSpeed string to integer
 8001a00:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001a02:	f007 fe8d 	bl	8009720 <atoi>
 8001a06:	6178      	str	r0, [r7, #20]
				 SetLaserPower(laser);
 8001a08:	6978      	ldr	r0, [r7, #20]
 8001a0a:	f000 f82d 	bl	8001a68 <SetLaserPower>

		laserEngrave(Xdistance, Ydistance);	// Calls the laserEngrave function
 8001a0e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a12:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8001a16:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a1e:	ee17 1a90 	vmov	r1, s15
 8001a22:	ee17 0a10 	vmov	r0, s14
 8001a26:	f000 f82f 	bl	8001a88 <laserEngrave>

	}

	// We'll need to add all of the G commands here

}
 8001a2a:	bf00      	nop
 8001a2c:	3720      	adds	r7, #32
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	f3af 8000 	nop.w
 8001a38:	47af49cf 	.word	0x47af49cf
 8001a3c:	40426ffb 	.word	0x40426ffb
 8001a40:	0800cb20 	.word	0x0800cb20
 8001a44:	0800cb24 	.word	0x0800cb24
 8001a48:	200003fc 	.word	0x200003fc
 8001a4c:	200003f4 	.word	0x200003f4
 8001a50:	20000400 	.word	0x20000400
 8001a54:	200003f8 	.word	0x200003f8
 8001a58:	20000000 	.word	0x20000000
 8001a5c:	48000400 	.word	0x48000400
 8001a60:	20000004 	.word	0x20000004
 8001a64:	20000404 	.word	0x20000404

08001a68 <SetLaserPower>:


void SetLaserPower(uint8_t power) {
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	71fb      	strb	r3, [r7, #7]
    TIM2->CCR1 = power;  // Set duty cycle (0 = OFF, 255 = FULL POWER)
 8001a72:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8001a7a:	bf00      	nop
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
	...

08001a88 <laserEngrave>:


void laserEngrave(int Xdistance, int Ydistance)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
	int Xspeed = 65535;
 8001a92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a96:	617b      	str	r3, [r7, #20]
	int Yspeed = 65535;
 8001a98:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a9c:	613b      	str	r3, [r7, #16]

	float totalDistance = sqrt((Xdistance * Xdistance) + (Ydistance * Ydistance));
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	fb03 f203 	mul.w	r2, r3, r3
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	fb03 f303 	mul.w	r3, r3, r3
 8001aaa:	4413      	add	r3, r2
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7fe fd49 	bl	8000544 <__aeabi_i2d>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	ec43 2b10 	vmov	d0, r2, r3
 8001aba:	f00a fea5 	bl	800c808 <sqrt>
 8001abe:	ec53 2b10 	vmov	r2, r3, d0
 8001ac2:	4610      	mov	r0, r2
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	f7ff f89f 	bl	8000c08 <__aeabi_d2f>
 8001aca:	4603      	mov	r3, r0
 8001acc:	60fb      	str	r3, [r7, #12]
	if (Xdistance != 0)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d026      	beq.n	8001b22 <laserEngrave+0x9a>
	{
		Xspeed = 162712.482 / ((abs(Xdistance) / totalDistance) * feed);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	bfb8      	it	lt
 8001ada:	425b      	neglt	r3, r3
 8001adc:	ee07 3a90 	vmov	s15, r3
 8001ae0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001ae4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ae8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001aec:	4b38      	ldr	r3, [pc, #224]	@ (8001bd0 <laserEngrave+0x148>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	ee07 3a90 	vmov	s15, r3
 8001af4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001af8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001afc:	ee17 0a90 	vmov	r0, s15
 8001b00:	f7fe fd32 	bl	8000568 <__aeabi_f2d>
 8001b04:	4602      	mov	r2, r0
 8001b06:	460b      	mov	r3, r1
 8001b08:	a12f      	add	r1, pc, #188	@ (adr r1, 8001bc8 <laserEngrave+0x140>)
 8001b0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001b0e:	f7fe fead 	bl	800086c <__aeabi_ddiv>
 8001b12:	4602      	mov	r2, r0
 8001b14:	460b      	mov	r3, r1
 8001b16:	4610      	mov	r0, r2
 8001b18:	4619      	mov	r1, r3
 8001b1a:	f7ff f82d 	bl	8000b78 <__aeabi_d2iz>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	617b      	str	r3, [r7, #20]
	}
	if (Ydistance != 0)
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d026      	beq.n	8001b76 <laserEngrave+0xee>
	{
		Yspeed = 162712.482 / ((abs(Ydistance) / totalDistance) * feed);
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	bfb8      	it	lt
 8001b2e:	425b      	neglt	r3, r3
 8001b30:	ee07 3a90 	vmov	s15, r3
 8001b34:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001b38:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001b40:	4b23      	ldr	r3, [pc, #140]	@ (8001bd0 <laserEngrave+0x148>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	ee07 3a90 	vmov	s15, r3
 8001b48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b50:	ee17 0a90 	vmov	r0, s15
 8001b54:	f7fe fd08 	bl	8000568 <__aeabi_f2d>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	a11a      	add	r1, pc, #104	@ (adr r1, 8001bc8 <laserEngrave+0x140>)
 8001b5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001b62:	f7fe fe83 	bl	800086c <__aeabi_ddiv>
 8001b66:	4602      	mov	r2, r0
 8001b68:	460b      	mov	r3, r1
 8001b6a:	4610      	mov	r0, r2
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	f7ff f803 	bl	8000b78 <__aeabi_d2iz>
 8001b72:	4603      	mov	r3, r0
 8001b74:	613b      	str	r3, [r7, #16]
	}

	__HAL_TIM_SET_PRESCALER(&htim16, Xspeed);
 8001b76:	4b17      	ldr	r3, [pc, #92]	@ (8001bd4 <laserEngrave+0x14c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	697a      	ldr	r2, [r7, #20]
 8001b7c:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_PRESCALER(&htim17, Yspeed);
 8001b7e:	4b16      	ldr	r3, [pc, #88]	@ (8001bd8 <laserEngrave+0x150>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	629a      	str	r2, [r3, #40]	@ 0x28

	// Starts the motor timers
	  HAL_TIM_Base_Start_IT(&htim16);
 8001b86:	4813      	ldr	r0, [pc, #76]	@ (8001bd4 <laserEngrave+0x14c>)
 8001b88:	f003 f88e 	bl	8004ca8 <HAL_TIM_Base_Start_IT>
	  HAL_TIM_Base_Start_IT(&htim17);
 8001b8c:	4812      	ldr	r0, [pc, #72]	@ (8001bd8 <laserEngrave+0x150>)
 8001b8e:	f003 f88b 	bl	8004ca8 <HAL_TIM_Base_Start_IT>

      // this is where I will start the pwm
	  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // start PWM on Timer2’s Channel 1
 8001b92:	2100      	movs	r1, #0
 8001b94:	4811      	ldr	r0, [pc, #68]	@ (8001bdc <laserEngrave+0x154>)
 8001b96:	f003 f97d 	bl	8004e94 <HAL_TIM_PWM_Start>

	  while(((Xcurrent == Xend) && (Ycurrent == Yend)) == 0){}	// Waits for the motors to be done before proceeding
 8001b9a:	bf00      	nop
 8001b9c:	4b10      	ldr	r3, [pc, #64]	@ (8001be0 <laserEngrave+0x158>)
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	4b10      	ldr	r3, [pc, #64]	@ (8001be4 <laserEngrave+0x15c>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d107      	bne.n	8001bb8 <laserEngrave+0x130>
 8001ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8001be8 <laserEngrave+0x160>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	4b0f      	ldr	r3, [pc, #60]	@ (8001bec <laserEngrave+0x164>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d101      	bne.n	8001bb8 <laserEngrave+0x130>
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e000      	b.n	8001bba <laserEngrave+0x132>
 8001bb8:	2300      	movs	r3, #0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d0ee      	beq.n	8001b9c <laserEngrave+0x114>
}
 8001bbe:	bf00      	nop
 8001bc0:	bf00      	nop
 8001bc2:	3718      	adds	r7, #24
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	db22d0e5 	.word	0xdb22d0e5
 8001bcc:	4103dcc3 	.word	0x4103dcc3
 8001bd0:	20000404 	.word	0x20000404
 8001bd4:	200002d4 	.word	0x200002d4
 8001bd8:	20000320 	.word	0x20000320
 8001bdc:	20000288 	.word	0x20000288
 8001be0:	200003f4 	.word	0x200003f4
 8001be4:	200003fc 	.word	0x200003fc
 8001be8:	200003f8 	.word	0x200003f8
 8001bec:	20000400 	.word	0x20000400

08001bf0 <__io_putchar>:

PUTCHAR_PROTOTYPE
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *) &ch, 1, 0xFFFF);
 8001bf8:	1d39      	adds	r1, r7, #4
 8001bfa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001bfe:	2201      	movs	r2, #1
 8001c00:	4803      	ldr	r0, [pc, #12]	@ (8001c10 <__io_putchar+0x20>)
 8001c02:	f004 f927 	bl	8005e54 <HAL_UART_Transmit>
	return ch;
 8001c06:	687b      	ldr	r3, [r7, #4]
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3708      	adds	r7, #8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	2000036c 	.word	0x2000036c

08001c14 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

	if (htim == &htim16)	// X motor timer
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	4a30      	ldr	r2, [pc, #192]	@ (8001ce0 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d127      	bne.n	8001c74 <HAL_TIM_PeriodElapsedCallback+0x60>
	{

		if (Xcurrent != Xend)	// Evaluates if the X motor has arrived in it's position
 8001c24:	4b2f      	ldr	r3, [pc, #188]	@ (8001ce4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	4b2f      	ldr	r3, [pc, #188]	@ (8001ce8 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d01e      	beq.n	8001c6e <HAL_TIM_PeriodElapsedCallback+0x5a>
		{

			HAL_GPIO_TogglePin(XPUL_GPIO_Port, XPUL_Pin);	// Toggles the XPUL pin
 8001c30:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c38:	f000 febe 	bl	80029b8 <HAL_GPIO_TogglePin>

			// Increments the Xcurrent value if XDIR is positive and decrements if Xcurrent value is negative
			// only increments every other cycle
			if (!HAL_GPIO_ReadPin(XPUL_GPIO_Port, XPUL_Pin))
 8001c3c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c44:	f000 fe88 	bl	8002958 <HAL_GPIO_ReadPin>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d112      	bne.n	8001c74 <HAL_TIM_PeriodElapsedCallback+0x60>
			{
				if (XDIR == 1)
 8001c4e:	4b27      	ldr	r3, [pc, #156]	@ (8001cec <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d105      	bne.n	8001c62 <HAL_TIM_PeriodElapsedCallback+0x4e>
				{
					Xcurrent++;
 8001c56:	4b23      	ldr	r3, [pc, #140]	@ (8001ce4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	4a21      	ldr	r2, [pc, #132]	@ (8001ce4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001c5e:	6013      	str	r3, [r2, #0]
 8001c60:	e008      	b.n	8001c74 <HAL_TIM_PeriodElapsedCallback+0x60>
				}
				else
				{
					Xcurrent--;
 8001c62:	4b20      	ldr	r3, [pc, #128]	@ (8001ce4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	3b01      	subs	r3, #1
 8001c68:	4a1e      	ldr	r2, [pc, #120]	@ (8001ce4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001c6a:	6013      	str	r3, [r2, #0]
 8001c6c:	e002      	b.n	8001c74 <HAL_TIM_PeriodElapsedCallback+0x60>
				}
			}
		}
		else
		{
			HAL_TIM_Base_Stop_IT(&htim16);	// Once the X motor arrives to it's final position, this stops the timer
 8001c6e:	481c      	ldr	r0, [pc, #112]	@ (8001ce0 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001c70:	f003 f88a 	bl	8004d88 <HAL_TIM_Base_Stop_IT>
		}
	}

	if (htim == &htim17)	// Y motor timer
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	4a1e      	ldr	r2, [pc, #120]	@ (8001cf0 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d125      	bne.n	8001cc8 <HAL_TIM_PeriodElapsedCallback+0xb4>
	{

		if (Ycurrent != Yend)	// Evaluates if the Y motor has arrived in it's position
 8001c7c:	4b1d      	ldr	r3, [pc, #116]	@ (8001cf4 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	4b1d      	ldr	r3, [pc, #116]	@ (8001cf8 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d01c      	beq.n	8001cc2 <HAL_TIM_PeriodElapsedCallback+0xae>
		{

			HAL_GPIO_TogglePin(YPUL_GPIO_Port, YPUL_Pin);	// Toggles the YPUL pin
 8001c88:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c8c:	481b      	ldr	r0, [pc, #108]	@ (8001cfc <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001c8e:	f000 fe93 	bl	80029b8 <HAL_GPIO_TogglePin>

			// Increments the Ycurrent value if YDIR is positive and decrements if Ycurrent value is negative
			if (!HAL_GPIO_ReadPin(YPUL_GPIO_Port, YPUL_Pin))
 8001c92:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c96:	4819      	ldr	r0, [pc, #100]	@ (8001cfc <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001c98:	f000 fe5e 	bl	8002958 <HAL_GPIO_ReadPin>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d112      	bne.n	8001cc8 <HAL_TIM_PeriodElapsedCallback+0xb4>
			{
				if (YDIR == 1)
 8001ca2:	4b17      	ldr	r3, [pc, #92]	@ (8001d00 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d105      	bne.n	8001cb6 <HAL_TIM_PeriodElapsedCallback+0xa2>
				{
					Ycurrent++;
 8001caa:	4b12      	ldr	r3, [pc, #72]	@ (8001cf4 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	4a10      	ldr	r2, [pc, #64]	@ (8001cf4 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001cb2:	6013      	str	r3, [r2, #0]
 8001cb4:	e008      	b.n	8001cc8 <HAL_TIM_PeriodElapsedCallback+0xb4>
				}
				else
				{
					Ycurrent--;
 8001cb6:	4b0f      	ldr	r3, [pc, #60]	@ (8001cf4 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	4a0d      	ldr	r2, [pc, #52]	@ (8001cf4 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001cbe:	6013      	str	r3, [r2, #0]
 8001cc0:	e002      	b.n	8001cc8 <HAL_TIM_PeriodElapsedCallback+0xb4>
				}
			}
		}
		else
		{
		  HAL_TIM_Base_Stop_IT(&htim17);	// Once the Y motor arrives to it's final position, this stops the timer
 8001cc2:	480b      	ldr	r0, [pc, #44]	@ (8001cf0 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001cc4:	f003 f860 	bl	8004d88 <HAL_TIM_Base_Stop_IT>
		}
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a0d      	ldr	r2, [pc, #52]	@ (8001d04 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d101      	bne.n	8001cd6 <HAL_TIM_PeriodElapsedCallback+0xc2>
    HAL_IncTick();
 8001cd2:	f000 fb71 	bl	80023b8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	200002d4 	.word	0x200002d4
 8001ce4:	200003f4 	.word	0x200003f4
 8001ce8:	200003fc 	.word	0x200003fc
 8001cec:	20000000 	.word	0x20000000
 8001cf0:	20000320 	.word	0x20000320
 8001cf4:	200003f8 	.word	0x200003f8
 8001cf8:	20000400 	.word	0x20000400
 8001cfc:	48000400 	.word	0x48000400
 8001d00:	20000004 	.word	0x20000004
 8001d04:	40000400 	.word	0x40000400

08001d08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d0c:	b672      	cpsid	i
}
 8001d0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <Error_Handler+0x8>

08001d14 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d1a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d58 <HAL_MspInit+0x44>)
 8001d1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d1e:	4a0e      	ldr	r2, [pc, #56]	@ (8001d58 <HAL_MspInit+0x44>)
 8001d20:	f043 0301 	orr.w	r3, r3, #1
 8001d24:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d26:	4b0c      	ldr	r3, [pc, #48]	@ (8001d58 <HAL_MspInit+0x44>)
 8001d28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	607b      	str	r3, [r7, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d32:	4b09      	ldr	r3, [pc, #36]	@ (8001d58 <HAL_MspInit+0x44>)
 8001d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d36:	4a08      	ldr	r2, [pc, #32]	@ (8001d58 <HAL_MspInit+0x44>)
 8001d38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d3e:	4b06      	ldr	r3, [pc, #24]	@ (8001d58 <HAL_MspInit+0x44>)
 8001d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d46:	603b      	str	r3, [r7, #0]
 8001d48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	370c      	adds	r7, #12
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	40021000 	.word	0x40021000

08001d5c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b08a      	sub	sp, #40	@ 0x28
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d64:	f107 0314 	add.w	r3, r7, #20
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	60da      	str	r2, [r3, #12]
 8001d72:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a17      	ldr	r2, [pc, #92]	@ (8001dd8 <HAL_SPI_MspInit+0x7c>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d128      	bne.n	8001dd0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d7e:	4b17      	ldr	r3, [pc, #92]	@ (8001ddc <HAL_SPI_MspInit+0x80>)
 8001d80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d82:	4a16      	ldr	r2, [pc, #88]	@ (8001ddc <HAL_SPI_MspInit+0x80>)
 8001d84:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d88:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d8a:	4b14      	ldr	r3, [pc, #80]	@ (8001ddc <HAL_SPI_MspInit+0x80>)
 8001d8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d92:	613b      	str	r3, [r7, #16]
 8001d94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d96:	4b11      	ldr	r3, [pc, #68]	@ (8001ddc <HAL_SPI_MspInit+0x80>)
 8001d98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d9a:	4a10      	ldr	r2, [pc, #64]	@ (8001ddc <HAL_SPI_MspInit+0x80>)
 8001d9c:	f043 0301 	orr.w	r3, r3, #1
 8001da0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001da2:	4b0e      	ldr	r3, [pc, #56]	@ (8001ddc <HAL_SPI_MspInit+0x80>)
 8001da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001dae:	23e0      	movs	r3, #224	@ 0xe0
 8001db0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db2:	2302      	movs	r3, #2
 8001db4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001db6:	2301      	movs	r3, #1
 8001db8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001dbe:	2305      	movs	r3, #5
 8001dc0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc2:	f107 0314 	add.w	r3, r7, #20
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dcc:	f000 fc1a 	bl	8002604 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001dd0:	bf00      	nop
 8001dd2:	3728      	adds	r7, #40	@ 0x28
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40013000 	.word	0x40013000
 8001ddc:	40021000 	.word	0x40021000

08001de0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b085      	sub	sp, #20
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001df0:	d10b      	bne.n	8001e0a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001df2:	4b09      	ldr	r3, [pc, #36]	@ (8001e18 <HAL_TIM_PWM_MspInit+0x38>)
 8001df4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df6:	4a08      	ldr	r2, [pc, #32]	@ (8001e18 <HAL_TIM_PWM_MspInit+0x38>)
 8001df8:	f043 0301 	orr.w	r3, r3, #1
 8001dfc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dfe:	4b06      	ldr	r3, [pc, #24]	@ (8001e18 <HAL_TIM_PWM_MspInit+0x38>)
 8001e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	60fb      	str	r3, [r7, #12]
 8001e08:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001e0a:	bf00      	nop
 8001e0c:	3714      	adds	r7, #20
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	40021000 	.word	0x40021000

08001e1c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a1a      	ldr	r2, [pc, #104]	@ (8001e94 <HAL_TIM_Base_MspInit+0x78>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d114      	bne.n	8001e58 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001e98 <HAL_TIM_Base_MspInit+0x7c>)
 8001e30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e32:	4a19      	ldr	r2, [pc, #100]	@ (8001e98 <HAL_TIM_Base_MspInit+0x7c>)
 8001e34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e38:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e3a:	4b17      	ldr	r3, [pc, #92]	@ (8001e98 <HAL_TIM_Base_MspInit+0x7c>)
 8001e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001e46:	2200      	movs	r2, #0
 8001e48:	2100      	movs	r1, #0
 8001e4a:	2019      	movs	r0, #25
 8001e4c:	f000 fbb0 	bl	80025b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001e50:	2019      	movs	r0, #25
 8001e52:	f000 fbc9 	bl	80025e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001e56:	e018      	b.n	8001e8a <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM17)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a0f      	ldr	r2, [pc, #60]	@ (8001e9c <HAL_TIM_Base_MspInit+0x80>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d113      	bne.n	8001e8a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001e62:	4b0d      	ldr	r3, [pc, #52]	@ (8001e98 <HAL_TIM_Base_MspInit+0x7c>)
 8001e64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e66:	4a0c      	ldr	r2, [pc, #48]	@ (8001e98 <HAL_TIM_Base_MspInit+0x7c>)
 8001e68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e98 <HAL_TIM_Base_MspInit+0x7c>)
 8001e70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e76:	60bb      	str	r3, [r7, #8]
 8001e78:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	201a      	movs	r0, #26
 8001e80:	f000 fb96 	bl	80025b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001e84:	201a      	movs	r0, #26
 8001e86:	f000 fbaf 	bl	80025e8 <HAL_NVIC_EnableIRQ>
}
 8001e8a:	bf00      	nop
 8001e8c:	3710      	adds	r7, #16
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	40014400 	.word	0x40014400
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	40014800 	.word	0x40014800

08001ea0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b088      	sub	sp, #32
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 030c 	add.w	r3, r7, #12
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ec0:	d11d      	bne.n	8001efe <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec2:	4b11      	ldr	r3, [pc, #68]	@ (8001f08 <HAL_TIM_MspPostInit+0x68>)
 8001ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec6:	4a10      	ldr	r2, [pc, #64]	@ (8001f08 <HAL_TIM_MspPostInit+0x68>)
 8001ec8:	f043 0301 	orr.w	r3, r3, #1
 8001ecc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ece:	4b0e      	ldr	r3, [pc, #56]	@ (8001f08 <HAL_TIM_MspPostInit+0x68>)
 8001ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	60bb      	str	r3, [r7, #8]
 8001ed8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001eda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ede:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001eec:	2301      	movs	r3, #1
 8001eee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ef0:	f107 030c 	add.w	r3, r7, #12
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001efa:	f000 fb83 	bl	8002604 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001efe:	bf00      	nop
 8001f00:	3720      	adds	r7, #32
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	40021000 	.word	0x40021000

08001f0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b0ac      	sub	sp, #176	@ 0xb0
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f14:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	605a      	str	r2, [r3, #4]
 8001f1e:	609a      	str	r2, [r3, #8]
 8001f20:	60da      	str	r2, [r3, #12]
 8001f22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f24:	f107 0314 	add.w	r3, r7, #20
 8001f28:	2288      	movs	r2, #136	@ 0x88
 8001f2a:	2100      	movs	r1, #0
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f008 fbcd 	bl	800a6cc <memset>
  if(huart->Instance==USART2)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a21      	ldr	r2, [pc, #132]	@ (8001fbc <HAL_UART_MspInit+0xb0>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d13b      	bne.n	8001fb4 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001f40:	2300      	movs	r3, #0
 8001f42:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f44:	f107 0314 	add.w	r3, r7, #20
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f001 fbfd 	bl	8003748 <HAL_RCCEx_PeriphCLKConfig>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001f54:	f7ff fed8 	bl	8001d08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f58:	4b19      	ldr	r3, [pc, #100]	@ (8001fc0 <HAL_UART_MspInit+0xb4>)
 8001f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f5c:	4a18      	ldr	r2, [pc, #96]	@ (8001fc0 <HAL_UART_MspInit+0xb4>)
 8001f5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f62:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f64:	4b16      	ldr	r3, [pc, #88]	@ (8001fc0 <HAL_UART_MspInit+0xb4>)
 8001f66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f6c:	613b      	str	r3, [r7, #16]
 8001f6e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f70:	4b13      	ldr	r3, [pc, #76]	@ (8001fc0 <HAL_UART_MspInit+0xb4>)
 8001f72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f74:	4a12      	ldr	r2, [pc, #72]	@ (8001fc0 <HAL_UART_MspInit+0xb4>)
 8001f76:	f043 0301 	orr.w	r3, r3, #1
 8001f7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f7c:	4b10      	ldr	r3, [pc, #64]	@ (8001fc0 <HAL_UART_MspInit+0xb4>)
 8001f7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f80:	f003 0301 	and.w	r3, r3, #1
 8001f84:	60fb      	str	r3, [r7, #12]
 8001f86:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001f88:	230c      	movs	r3, #12
 8001f8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8e:	2302      	movs	r3, #2
 8001f90:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f94:	2300      	movs	r3, #0
 8001f96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001fa0:	2307      	movs	r3, #7
 8001fa2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fa6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001faa:	4619      	mov	r1, r3
 8001fac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fb0:	f000 fb28 	bl	8002604 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001fb4:	bf00      	nop
 8001fb6:	37b0      	adds	r7, #176	@ 0xb0
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	40004400 	.word	0x40004400
 8001fc0:	40021000 	.word	0x40021000

08001fc4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b08e      	sub	sp, #56	@ 0x38
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8001fd2:	4b34      	ldr	r3, [pc, #208]	@ (80020a4 <HAL_InitTick+0xe0>)
 8001fd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fd6:	4a33      	ldr	r2, [pc, #204]	@ (80020a4 <HAL_InitTick+0xe0>)
 8001fd8:	f043 0302 	orr.w	r3, r3, #2
 8001fdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fde:	4b31      	ldr	r3, [pc, #196]	@ (80020a4 <HAL_InitTick+0xe0>)
 8001fe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fe2:	f003 0302 	and.w	r3, r3, #2
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001fea:	f107 0210 	add.w	r2, r7, #16
 8001fee:	f107 0314 	add.w	r3, r7, #20
 8001ff2:	4611      	mov	r1, r2
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f001 fb15 	bl	8003624 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001ffa:	6a3b      	ldr	r3, [r7, #32]
 8001ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002000:	2b00      	cmp	r3, #0
 8002002:	d103      	bne.n	800200c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002004:	f001 fae2 	bl	80035cc <HAL_RCC_GetPCLK1Freq>
 8002008:	6378      	str	r0, [r7, #52]	@ 0x34
 800200a:	e004      	b.n	8002016 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800200c:	f001 fade 	bl	80035cc <HAL_RCC_GetPCLK1Freq>
 8002010:	4603      	mov	r3, r0
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002018:	4a23      	ldr	r2, [pc, #140]	@ (80020a8 <HAL_InitTick+0xe4>)
 800201a:	fba2 2303 	umull	r2, r3, r2, r3
 800201e:	0c9b      	lsrs	r3, r3, #18
 8002020:	3b01      	subs	r3, #1
 8002022:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8002024:	4b21      	ldr	r3, [pc, #132]	@ (80020ac <HAL_InitTick+0xe8>)
 8002026:	4a22      	ldr	r2, [pc, #136]	@ (80020b0 <HAL_InitTick+0xec>)
 8002028:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 800202a:	4b20      	ldr	r3, [pc, #128]	@ (80020ac <HAL_InitTick+0xe8>)
 800202c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002030:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8002032:	4a1e      	ldr	r2, [pc, #120]	@ (80020ac <HAL_InitTick+0xe8>)
 8002034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002036:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8002038:	4b1c      	ldr	r3, [pc, #112]	@ (80020ac <HAL_InitTick+0xe8>)
 800203a:	2200      	movs	r2, #0
 800203c:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800203e:	4b1b      	ldr	r3, [pc, #108]	@ (80020ac <HAL_InitTick+0xe8>)
 8002040:	2200      	movs	r2, #0
 8002042:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002044:	4b19      	ldr	r3, [pc, #100]	@ (80020ac <HAL_InitTick+0xe8>)
 8002046:	2200      	movs	r2, #0
 8002048:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 800204a:	4818      	ldr	r0, [pc, #96]	@ (80020ac <HAL_InitTick+0xe8>)
 800204c:	f002 fdd4 	bl	8004bf8 <HAL_TIM_Base_Init>
 8002050:	4603      	mov	r3, r0
 8002052:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002056:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800205a:	2b00      	cmp	r3, #0
 800205c:	d11b      	bne.n	8002096 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 800205e:	4813      	ldr	r0, [pc, #76]	@ (80020ac <HAL_InitTick+0xe8>)
 8002060:	f002 fe22 	bl	8004ca8 <HAL_TIM_Base_Start_IT>
 8002064:	4603      	mov	r3, r0
 8002066:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800206a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800206e:	2b00      	cmp	r3, #0
 8002070:	d111      	bne.n	8002096 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002072:	201d      	movs	r0, #29
 8002074:	f000 fab8 	bl	80025e8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2b0f      	cmp	r3, #15
 800207c:	d808      	bhi.n	8002090 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 800207e:	2200      	movs	r2, #0
 8002080:	6879      	ldr	r1, [r7, #4]
 8002082:	201d      	movs	r0, #29
 8002084:	f000 fa94 	bl	80025b0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002088:	4a0a      	ldr	r2, [pc, #40]	@ (80020b4 <HAL_InitTick+0xf0>)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6013      	str	r3, [r2, #0]
 800208e:	e002      	b.n	8002096 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002096:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800209a:	4618      	mov	r0, r3
 800209c:	3738      	adds	r7, #56	@ 0x38
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	40021000 	.word	0x40021000
 80020a8:	431bde83 	.word	0x431bde83
 80020ac:	20000508 	.word	0x20000508
 80020b0:	40000400 	.word	0x40000400
 80020b4:	2000000c 	.word	0x2000000c

080020b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020bc:	bf00      	nop
 80020be:	e7fd      	b.n	80020bc <NMI_Handler+0x4>

080020c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020c4:	bf00      	nop
 80020c6:	e7fd      	b.n	80020c4 <HardFault_Handler+0x4>

080020c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020cc:	bf00      	nop
 80020ce:	e7fd      	b.n	80020cc <MemManage_Handler+0x4>

080020d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020d4:	bf00      	nop
 80020d6:	e7fd      	b.n	80020d4 <BusFault_Handler+0x4>

080020d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020dc:	bf00      	nop
 80020de:	e7fd      	b.n	80020dc <UsageFault_Handler+0x4>

080020e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020e4:	bf00      	nop
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr

080020ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020ee:	b480      	push	{r7}
 80020f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020f2:	bf00      	nop
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002100:	bf00      	nop
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr

0800210a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800210a:	b480      	push	{r7}
 800210c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800210e:	bf00      	nop
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(shutdownButton_Pin);
 800211c:	2002      	movs	r0, #2
 800211e:	f000 fc65 	bl	80029ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002122:	bf00      	nop
 8002124:	bd80      	pop	{r7, pc}
	...

08002128 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800212c:	4802      	ldr	r0, [pc, #8]	@ (8002138 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800212e:	f002 ffb7 	bl	80050a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002132:	bf00      	nop
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	200002d4 	.word	0x200002d4

0800213c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8002140:	4802      	ldr	r0, [pc, #8]	@ (800214c <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8002142:	f002 ffad 	bl	80050a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20000320 	.word	0x20000320

08002150 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002154:	4802      	ldr	r0, [pc, #8]	@ (8002160 <TIM3_IRQHandler+0x10>)
 8002156:	f002 ffa3 	bl	80050a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800215a:	bf00      	nop
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	20000508 	.word	0x20000508

08002164 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002168:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800216c:	f000 fc3e 	bl	80029ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002170:	bf00      	nop
 8002172:	bd80      	pop	{r7, pc}

08002174 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  return 1;
 8002178:	2301      	movs	r3, #1
}
 800217a:	4618      	mov	r0, r3
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <_kill>:

int _kill(int pid, int sig)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800218e:	f008 fb11 	bl	800a7b4 <__errno>
 8002192:	4603      	mov	r3, r0
 8002194:	2216      	movs	r2, #22
 8002196:	601a      	str	r2, [r3, #0]
  return -1;
 8002198:	f04f 33ff 	mov.w	r3, #4294967295
}
 800219c:	4618      	mov	r0, r3
 800219e:	3708      	adds	r7, #8
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <_exit>:

void _exit (int status)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021ac:	f04f 31ff 	mov.w	r1, #4294967295
 80021b0:	6878      	ldr	r0, [r7, #4]
 80021b2:	f7ff ffe7 	bl	8002184 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021b6:	bf00      	nop
 80021b8:	e7fd      	b.n	80021b6 <_exit+0x12>

080021ba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b086      	sub	sp, #24
 80021be:	af00      	add	r7, sp, #0
 80021c0:	60f8      	str	r0, [r7, #12]
 80021c2:	60b9      	str	r1, [r7, #8]
 80021c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021c6:	2300      	movs	r3, #0
 80021c8:	617b      	str	r3, [r7, #20]
 80021ca:	e00a      	b.n	80021e2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021cc:	f3af 8000 	nop.w
 80021d0:	4601      	mov	r1, r0
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	1c5a      	adds	r2, r3, #1
 80021d6:	60ba      	str	r2, [r7, #8]
 80021d8:	b2ca      	uxtb	r2, r1
 80021da:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	3301      	adds	r3, #1
 80021e0:	617b      	str	r3, [r7, #20]
 80021e2:	697a      	ldr	r2, [r7, #20]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	429a      	cmp	r2, r3
 80021e8:	dbf0      	blt.n	80021cc <_read+0x12>
  }

  return len;
 80021ea:	687b      	ldr	r3, [r7, #4]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3718      	adds	r7, #24
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	60b9      	str	r1, [r7, #8]
 80021fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002200:	2300      	movs	r3, #0
 8002202:	617b      	str	r3, [r7, #20]
 8002204:	e009      	b.n	800221a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	1c5a      	adds	r2, r3, #1
 800220a:	60ba      	str	r2, [r7, #8]
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	4618      	mov	r0, r3
 8002210:	f7ff fcee 	bl	8001bf0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	3301      	adds	r3, #1
 8002218:	617b      	str	r3, [r7, #20]
 800221a:	697a      	ldr	r2, [r7, #20]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	429a      	cmp	r2, r3
 8002220:	dbf1      	blt.n	8002206 <_write+0x12>
  }
  return len;
 8002222:	687b      	ldr	r3, [r7, #4]
}
 8002224:	4618      	mov	r0, r3
 8002226:	3718      	adds	r7, #24
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <_close>:

int _close(int file)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002234:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002238:	4618      	mov	r0, r3
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002254:	605a      	str	r2, [r3, #4]
  return 0;
 8002256:	2300      	movs	r3, #0
}
 8002258:	4618      	mov	r0, r3
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <_isatty>:

int _isatty(int file)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800226c:	2301      	movs	r3, #1
}
 800226e:	4618      	mov	r0, r3
 8002270:	370c      	adds	r7, #12
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr

0800227a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800227a:	b480      	push	{r7}
 800227c:	b085      	sub	sp, #20
 800227e:	af00      	add	r7, sp, #0
 8002280:	60f8      	str	r0, [r7, #12]
 8002282:	60b9      	str	r1, [r7, #8]
 8002284:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002286:	2300      	movs	r3, #0
}
 8002288:	4618      	mov	r0, r3
 800228a:	3714      	adds	r7, #20
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b086      	sub	sp, #24
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800229c:	4a14      	ldr	r2, [pc, #80]	@ (80022f0 <_sbrk+0x5c>)
 800229e:	4b15      	ldr	r3, [pc, #84]	@ (80022f4 <_sbrk+0x60>)
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022a8:	4b13      	ldr	r3, [pc, #76]	@ (80022f8 <_sbrk+0x64>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d102      	bne.n	80022b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022b0:	4b11      	ldr	r3, [pc, #68]	@ (80022f8 <_sbrk+0x64>)
 80022b2:	4a12      	ldr	r2, [pc, #72]	@ (80022fc <_sbrk+0x68>)
 80022b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022b6:	4b10      	ldr	r3, [pc, #64]	@ (80022f8 <_sbrk+0x64>)
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4413      	add	r3, r2
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d207      	bcs.n	80022d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022c4:	f008 fa76 	bl	800a7b4 <__errno>
 80022c8:	4603      	mov	r3, r0
 80022ca:	220c      	movs	r2, #12
 80022cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022ce:	f04f 33ff 	mov.w	r3, #4294967295
 80022d2:	e009      	b.n	80022e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022d4:	4b08      	ldr	r3, [pc, #32]	@ (80022f8 <_sbrk+0x64>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022da:	4b07      	ldr	r3, [pc, #28]	@ (80022f8 <_sbrk+0x64>)
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4413      	add	r3, r2
 80022e2:	4a05      	ldr	r2, [pc, #20]	@ (80022f8 <_sbrk+0x64>)
 80022e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022e6:	68fb      	ldr	r3, [r7, #12]
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3718      	adds	r7, #24
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	20018000 	.word	0x20018000
 80022f4:	00000400 	.word	0x00000400
 80022f8:	20000554 	.word	0x20000554
 80022fc:	200006f0 	.word	0x200006f0

08002300 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002304:	4b06      	ldr	r3, [pc, #24]	@ (8002320 <SystemInit+0x20>)
 8002306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800230a:	4a05      	ldr	r2, [pc, #20]	@ (8002320 <SystemInit+0x20>)
 800230c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002310:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002314:	bf00      	nop
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	e000ed00 	.word	0xe000ed00

08002324 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002324:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800235c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002328:	f7ff ffea 	bl	8002300 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800232c:	480c      	ldr	r0, [pc, #48]	@ (8002360 <LoopForever+0x6>)
  ldr r1, =_edata
 800232e:	490d      	ldr	r1, [pc, #52]	@ (8002364 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002330:	4a0d      	ldr	r2, [pc, #52]	@ (8002368 <LoopForever+0xe>)
  movs r3, #0
 8002332:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002334:	e002      	b.n	800233c <LoopCopyDataInit>

08002336 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002336:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002338:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800233a:	3304      	adds	r3, #4

0800233c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800233c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800233e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002340:	d3f9      	bcc.n	8002336 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002342:	4a0a      	ldr	r2, [pc, #40]	@ (800236c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002344:	4c0a      	ldr	r4, [pc, #40]	@ (8002370 <LoopForever+0x16>)
  movs r3, #0
 8002346:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002348:	e001      	b.n	800234e <LoopFillZerobss>

0800234a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800234a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800234c:	3204      	adds	r2, #4

0800234e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800234e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002350:	d3fb      	bcc.n	800234a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002352:	f008 fa35 	bl	800a7c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002356:	f7fe fe7b 	bl	8001050 <main>

0800235a <LoopForever>:

LoopForever:
    b LoopForever
 800235a:	e7fe      	b.n	800235a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800235c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002360:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002364:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8002368:	0800d000 	.word	0x0800d000
  ldr r2, =_sbss
 800236c:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8002370:	200006f0 	.word	0x200006f0

08002374 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002374:	e7fe      	b.n	8002374 <ADC1_2_IRQHandler>
	...

08002378 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800237e:	2300      	movs	r3, #0
 8002380:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002382:	4b0c      	ldr	r3, [pc, #48]	@ (80023b4 <HAL_Init+0x3c>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a0b      	ldr	r2, [pc, #44]	@ (80023b4 <HAL_Init+0x3c>)
 8002388:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800238c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800238e:	2003      	movs	r0, #3
 8002390:	f000 f903 	bl	800259a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002394:	200f      	movs	r0, #15
 8002396:	f7ff fe15 	bl	8001fc4 <HAL_InitTick>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d002      	beq.n	80023a6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	71fb      	strb	r3, [r7, #7]
 80023a4:	e001      	b.n	80023aa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023a6:	f7ff fcb5 	bl	8001d14 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023aa:	79fb      	ldrb	r3, [r7, #7]
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	40022000 	.word	0x40022000

080023b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80023bc:	4b06      	ldr	r3, [pc, #24]	@ (80023d8 <HAL_IncTick+0x20>)
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	461a      	mov	r2, r3
 80023c2:	4b06      	ldr	r3, [pc, #24]	@ (80023dc <HAL_IncTick+0x24>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4413      	add	r3, r2
 80023c8:	4a04      	ldr	r2, [pc, #16]	@ (80023dc <HAL_IncTick+0x24>)
 80023ca:	6013      	str	r3, [r2, #0]
}
 80023cc:	bf00      	nop
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	20000010 	.word	0x20000010
 80023dc:	20000558 	.word	0x20000558

080023e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  return uwTick;
 80023e4:	4b03      	ldr	r3, [pc, #12]	@ (80023f4 <HAL_GetTick+0x14>)
 80023e6:	681b      	ldr	r3, [r3, #0]
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	20000558 	.word	0x20000558

080023f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002400:	f7ff ffee 	bl	80023e0 <HAL_GetTick>
 8002404:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002410:	d005      	beq.n	800241e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002412:	4b0a      	ldr	r3, [pc, #40]	@ (800243c <HAL_Delay+0x44>)
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	461a      	mov	r2, r3
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	4413      	add	r3, r2
 800241c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800241e:	bf00      	nop
 8002420:	f7ff ffde 	bl	80023e0 <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	68fa      	ldr	r2, [r7, #12]
 800242c:	429a      	cmp	r2, r3
 800242e:	d8f7      	bhi.n	8002420 <HAL_Delay+0x28>
  {
  }
}
 8002430:	bf00      	nop
 8002432:	bf00      	nop
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	20000010 	.word	0x20000010

08002440 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f003 0307 	and.w	r3, r3, #7
 800244e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002450:	4b0c      	ldr	r3, [pc, #48]	@ (8002484 <__NVIC_SetPriorityGrouping+0x44>)
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002456:	68ba      	ldr	r2, [r7, #8]
 8002458:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800245c:	4013      	ands	r3, r2
 800245e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002468:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800246c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002470:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002472:	4a04      	ldr	r2, [pc, #16]	@ (8002484 <__NVIC_SetPriorityGrouping+0x44>)
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	60d3      	str	r3, [r2, #12]
}
 8002478:	bf00      	nop
 800247a:	3714      	adds	r7, #20
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr
 8002484:	e000ed00 	.word	0xe000ed00

08002488 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800248c:	4b04      	ldr	r3, [pc, #16]	@ (80024a0 <__NVIC_GetPriorityGrouping+0x18>)
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	0a1b      	lsrs	r3, r3, #8
 8002492:	f003 0307 	and.w	r3, r3, #7
}
 8002496:	4618      	mov	r0, r3
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr
 80024a0:	e000ed00 	.word	0xe000ed00

080024a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	4603      	mov	r3, r0
 80024ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	db0b      	blt.n	80024ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024b6:	79fb      	ldrb	r3, [r7, #7]
 80024b8:	f003 021f 	and.w	r2, r3, #31
 80024bc:	4907      	ldr	r1, [pc, #28]	@ (80024dc <__NVIC_EnableIRQ+0x38>)
 80024be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c2:	095b      	lsrs	r3, r3, #5
 80024c4:	2001      	movs	r0, #1
 80024c6:	fa00 f202 	lsl.w	r2, r0, r2
 80024ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80024ce:	bf00      	nop
 80024d0:	370c      	adds	r7, #12
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	e000e100 	.word	0xe000e100

080024e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	4603      	mov	r3, r0
 80024e8:	6039      	str	r1, [r7, #0]
 80024ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	db0a      	blt.n	800250a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	b2da      	uxtb	r2, r3
 80024f8:	490c      	ldr	r1, [pc, #48]	@ (800252c <__NVIC_SetPriority+0x4c>)
 80024fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fe:	0112      	lsls	r2, r2, #4
 8002500:	b2d2      	uxtb	r2, r2
 8002502:	440b      	add	r3, r1
 8002504:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002508:	e00a      	b.n	8002520 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	b2da      	uxtb	r2, r3
 800250e:	4908      	ldr	r1, [pc, #32]	@ (8002530 <__NVIC_SetPriority+0x50>)
 8002510:	79fb      	ldrb	r3, [r7, #7]
 8002512:	f003 030f 	and.w	r3, r3, #15
 8002516:	3b04      	subs	r3, #4
 8002518:	0112      	lsls	r2, r2, #4
 800251a:	b2d2      	uxtb	r2, r2
 800251c:	440b      	add	r3, r1
 800251e:	761a      	strb	r2, [r3, #24]
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	e000e100 	.word	0xe000e100
 8002530:	e000ed00 	.word	0xe000ed00

08002534 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002534:	b480      	push	{r7}
 8002536:	b089      	sub	sp, #36	@ 0x24
 8002538:	af00      	add	r7, sp, #0
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	60b9      	str	r1, [r7, #8]
 800253e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f003 0307 	and.w	r3, r3, #7
 8002546:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	f1c3 0307 	rsb	r3, r3, #7
 800254e:	2b04      	cmp	r3, #4
 8002550:	bf28      	it	cs
 8002552:	2304      	movcs	r3, #4
 8002554:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	3304      	adds	r3, #4
 800255a:	2b06      	cmp	r3, #6
 800255c:	d902      	bls.n	8002564 <NVIC_EncodePriority+0x30>
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	3b03      	subs	r3, #3
 8002562:	e000      	b.n	8002566 <NVIC_EncodePriority+0x32>
 8002564:	2300      	movs	r3, #0
 8002566:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002568:	f04f 32ff 	mov.w	r2, #4294967295
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	fa02 f303 	lsl.w	r3, r2, r3
 8002572:	43da      	mvns	r2, r3
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	401a      	ands	r2, r3
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800257c:	f04f 31ff 	mov.w	r1, #4294967295
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	fa01 f303 	lsl.w	r3, r1, r3
 8002586:	43d9      	mvns	r1, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800258c:	4313      	orrs	r3, r2
         );
}
 800258e:	4618      	mov	r0, r3
 8002590:	3724      	adds	r7, #36	@ 0x24
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr

0800259a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800259a:	b580      	push	{r7, lr}
 800259c:	b082      	sub	sp, #8
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f7ff ff4c 	bl	8002440 <__NVIC_SetPriorityGrouping>
}
 80025a8:	bf00      	nop
 80025aa:	3708      	adds	r7, #8
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b086      	sub	sp, #24
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
 80025bc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80025be:	2300      	movs	r3, #0
 80025c0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80025c2:	f7ff ff61 	bl	8002488 <__NVIC_GetPriorityGrouping>
 80025c6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	68b9      	ldr	r1, [r7, #8]
 80025cc:	6978      	ldr	r0, [r7, #20]
 80025ce:	f7ff ffb1 	bl	8002534 <NVIC_EncodePriority>
 80025d2:	4602      	mov	r2, r0
 80025d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025d8:	4611      	mov	r1, r2
 80025da:	4618      	mov	r0, r3
 80025dc:	f7ff ff80 	bl	80024e0 <__NVIC_SetPriority>
}
 80025e0:	bf00      	nop
 80025e2:	3718      	adds	r7, #24
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7ff ff54 	bl	80024a4 <__NVIC_EnableIRQ>
}
 80025fc:	bf00      	nop
 80025fe:	3708      	adds	r7, #8
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}

08002604 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002604:	b480      	push	{r7}
 8002606:	b087      	sub	sp, #28
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800260e:	2300      	movs	r3, #0
 8002610:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002612:	e17f      	b.n	8002914 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	2101      	movs	r1, #1
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	fa01 f303 	lsl.w	r3, r1, r3
 8002620:	4013      	ands	r3, r2
 8002622:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2b00      	cmp	r3, #0
 8002628:	f000 8171 	beq.w	800290e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f003 0303 	and.w	r3, r3, #3
 8002634:	2b01      	cmp	r3, #1
 8002636:	d005      	beq.n	8002644 <HAL_GPIO_Init+0x40>
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f003 0303 	and.w	r3, r3, #3
 8002640:	2b02      	cmp	r3, #2
 8002642:	d130      	bne.n	80026a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	2203      	movs	r2, #3
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	43db      	mvns	r3, r3
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	4013      	ands	r3, r2
 800265a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	68da      	ldr	r2, [r3, #12]
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	693a      	ldr	r2, [r7, #16]
 800266a:	4313      	orrs	r3, r2
 800266c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	693a      	ldr	r2, [r7, #16]
 8002672:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800267a:	2201      	movs	r2, #1
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	fa02 f303 	lsl.w	r3, r2, r3
 8002682:	43db      	mvns	r3, r3
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	4013      	ands	r3, r2
 8002688:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	091b      	lsrs	r3, r3, #4
 8002690:	f003 0201 	and.w	r2, r3, #1
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	fa02 f303 	lsl.w	r3, r2, r3
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	4313      	orrs	r3, r2
 800269e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f003 0303 	and.w	r3, r3, #3
 80026ae:	2b03      	cmp	r3, #3
 80026b0:	d118      	bne.n	80026e4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80026b8:	2201      	movs	r2, #1
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	43db      	mvns	r3, r3
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	4013      	ands	r3, r2
 80026c6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	08db      	lsrs	r3, r3, #3
 80026ce:	f003 0201 	and.w	r2, r3, #1
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	693a      	ldr	r2, [r7, #16]
 80026da:	4313      	orrs	r3, r2
 80026dc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	693a      	ldr	r2, [r7, #16]
 80026e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f003 0303 	and.w	r3, r3, #3
 80026ec:	2b03      	cmp	r3, #3
 80026ee:	d017      	beq.n	8002720 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	2203      	movs	r2, #3
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	43db      	mvns	r3, r3
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	4013      	ands	r3, r2
 8002706:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	689a      	ldr	r2, [r3, #8]
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	4313      	orrs	r3, r2
 8002718:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	693a      	ldr	r2, [r7, #16]
 800271e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f003 0303 	and.w	r3, r3, #3
 8002728:	2b02      	cmp	r3, #2
 800272a:	d123      	bne.n	8002774 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	08da      	lsrs	r2, r3, #3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	3208      	adds	r2, #8
 8002734:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002738:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	f003 0307 	and.w	r3, r3, #7
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	220f      	movs	r2, #15
 8002744:	fa02 f303 	lsl.w	r3, r2, r3
 8002748:	43db      	mvns	r3, r3
 800274a:	693a      	ldr	r2, [r7, #16]
 800274c:	4013      	ands	r3, r2
 800274e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	691a      	ldr	r2, [r3, #16]
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	f003 0307 	and.w	r3, r3, #7
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	693a      	ldr	r2, [r7, #16]
 8002762:	4313      	orrs	r3, r2
 8002764:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	08da      	lsrs	r2, r3, #3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	3208      	adds	r2, #8
 800276e:	6939      	ldr	r1, [r7, #16]
 8002770:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	2203      	movs	r2, #3
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	43db      	mvns	r3, r3
 8002786:	693a      	ldr	r2, [r7, #16]
 8002788:	4013      	ands	r3, r2
 800278a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f003 0203 	and.w	r2, r3, #3
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	693a      	ldr	r2, [r7, #16]
 800279e:	4313      	orrs	r3, r2
 80027a0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	693a      	ldr	r2, [r7, #16]
 80027a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f000 80ac 	beq.w	800290e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027b6:	4b5f      	ldr	r3, [pc, #380]	@ (8002934 <HAL_GPIO_Init+0x330>)
 80027b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027ba:	4a5e      	ldr	r2, [pc, #376]	@ (8002934 <HAL_GPIO_Init+0x330>)
 80027bc:	f043 0301 	orr.w	r3, r3, #1
 80027c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80027c2:	4b5c      	ldr	r3, [pc, #368]	@ (8002934 <HAL_GPIO_Init+0x330>)
 80027c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	60bb      	str	r3, [r7, #8]
 80027cc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80027ce:	4a5a      	ldr	r2, [pc, #360]	@ (8002938 <HAL_GPIO_Init+0x334>)
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	089b      	lsrs	r3, r3, #2
 80027d4:	3302      	adds	r3, #2
 80027d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027da:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	f003 0303 	and.w	r3, r3, #3
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	220f      	movs	r2, #15
 80027e6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ea:	43db      	mvns	r3, r3
 80027ec:	693a      	ldr	r2, [r7, #16]
 80027ee:	4013      	ands	r3, r2
 80027f0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80027f8:	d025      	beq.n	8002846 <HAL_GPIO_Init+0x242>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a4f      	ldr	r2, [pc, #316]	@ (800293c <HAL_GPIO_Init+0x338>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d01f      	beq.n	8002842 <HAL_GPIO_Init+0x23e>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a4e      	ldr	r2, [pc, #312]	@ (8002940 <HAL_GPIO_Init+0x33c>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d019      	beq.n	800283e <HAL_GPIO_Init+0x23a>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a4d      	ldr	r2, [pc, #308]	@ (8002944 <HAL_GPIO_Init+0x340>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d013      	beq.n	800283a <HAL_GPIO_Init+0x236>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a4c      	ldr	r2, [pc, #304]	@ (8002948 <HAL_GPIO_Init+0x344>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d00d      	beq.n	8002836 <HAL_GPIO_Init+0x232>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a4b      	ldr	r2, [pc, #300]	@ (800294c <HAL_GPIO_Init+0x348>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d007      	beq.n	8002832 <HAL_GPIO_Init+0x22e>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a4a      	ldr	r2, [pc, #296]	@ (8002950 <HAL_GPIO_Init+0x34c>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d101      	bne.n	800282e <HAL_GPIO_Init+0x22a>
 800282a:	2306      	movs	r3, #6
 800282c:	e00c      	b.n	8002848 <HAL_GPIO_Init+0x244>
 800282e:	2307      	movs	r3, #7
 8002830:	e00a      	b.n	8002848 <HAL_GPIO_Init+0x244>
 8002832:	2305      	movs	r3, #5
 8002834:	e008      	b.n	8002848 <HAL_GPIO_Init+0x244>
 8002836:	2304      	movs	r3, #4
 8002838:	e006      	b.n	8002848 <HAL_GPIO_Init+0x244>
 800283a:	2303      	movs	r3, #3
 800283c:	e004      	b.n	8002848 <HAL_GPIO_Init+0x244>
 800283e:	2302      	movs	r3, #2
 8002840:	e002      	b.n	8002848 <HAL_GPIO_Init+0x244>
 8002842:	2301      	movs	r3, #1
 8002844:	e000      	b.n	8002848 <HAL_GPIO_Init+0x244>
 8002846:	2300      	movs	r3, #0
 8002848:	697a      	ldr	r2, [r7, #20]
 800284a:	f002 0203 	and.w	r2, r2, #3
 800284e:	0092      	lsls	r2, r2, #2
 8002850:	4093      	lsls	r3, r2
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	4313      	orrs	r3, r2
 8002856:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002858:	4937      	ldr	r1, [pc, #220]	@ (8002938 <HAL_GPIO_Init+0x334>)
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	089b      	lsrs	r3, r3, #2
 800285e:	3302      	adds	r3, #2
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002866:	4b3b      	ldr	r3, [pc, #236]	@ (8002954 <HAL_GPIO_Init+0x350>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	43db      	mvns	r3, r3
 8002870:	693a      	ldr	r2, [r7, #16]
 8002872:	4013      	ands	r3, r2
 8002874:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d003      	beq.n	800288a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	4313      	orrs	r3, r2
 8002888:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800288a:	4a32      	ldr	r2, [pc, #200]	@ (8002954 <HAL_GPIO_Init+0x350>)
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002890:	4b30      	ldr	r3, [pc, #192]	@ (8002954 <HAL_GPIO_Init+0x350>)
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	43db      	mvns	r3, r3
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	4013      	ands	r3, r2
 800289e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d003      	beq.n	80028b4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80028ac:	693a      	ldr	r2, [r7, #16]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	4313      	orrs	r3, r2
 80028b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80028b4:	4a27      	ldr	r2, [pc, #156]	@ (8002954 <HAL_GPIO_Init+0x350>)
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80028ba:	4b26      	ldr	r3, [pc, #152]	@ (8002954 <HAL_GPIO_Init+0x350>)
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	43db      	mvns	r3, r3
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	4013      	ands	r3, r2
 80028c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d003      	beq.n	80028de <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80028d6:	693a      	ldr	r2, [r7, #16]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	4313      	orrs	r3, r2
 80028dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80028de:	4a1d      	ldr	r2, [pc, #116]	@ (8002954 <HAL_GPIO_Init+0x350>)
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80028e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002954 <HAL_GPIO_Init+0x350>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	43db      	mvns	r3, r3
 80028ee:	693a      	ldr	r2, [r7, #16]
 80028f0:	4013      	ands	r3, r2
 80028f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d003      	beq.n	8002908 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002900:	693a      	ldr	r2, [r7, #16]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	4313      	orrs	r3, r2
 8002906:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002908:	4a12      	ldr	r2, [pc, #72]	@ (8002954 <HAL_GPIO_Init+0x350>)
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	3301      	adds	r3, #1
 8002912:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	fa22 f303 	lsr.w	r3, r2, r3
 800291e:	2b00      	cmp	r3, #0
 8002920:	f47f ae78 	bne.w	8002614 <HAL_GPIO_Init+0x10>
  }
}
 8002924:	bf00      	nop
 8002926:	bf00      	nop
 8002928:	371c      	adds	r7, #28
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	40021000 	.word	0x40021000
 8002938:	40010000 	.word	0x40010000
 800293c:	48000400 	.word	0x48000400
 8002940:	48000800 	.word	0x48000800
 8002944:	48000c00 	.word	0x48000c00
 8002948:	48001000 	.word	0x48001000
 800294c:	48001400 	.word	0x48001400
 8002950:	48001800 	.word	0x48001800
 8002954:	40010400 	.word	0x40010400

08002958 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002958:	b480      	push	{r7}
 800295a:	b085      	sub	sp, #20
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	460b      	mov	r3, r1
 8002962:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	691a      	ldr	r2, [r3, #16]
 8002968:	887b      	ldrh	r3, [r7, #2]
 800296a:	4013      	ands	r3, r2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d002      	beq.n	8002976 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002970:	2301      	movs	r3, #1
 8002972:	73fb      	strb	r3, [r7, #15]
 8002974:	e001      	b.n	800297a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002976:	2300      	movs	r3, #0
 8002978:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800297a:	7bfb      	ldrb	r3, [r7, #15]
}
 800297c:	4618      	mov	r0, r3
 800297e:	3714      	adds	r7, #20
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	460b      	mov	r3, r1
 8002992:	807b      	strh	r3, [r7, #2]
 8002994:	4613      	mov	r3, r2
 8002996:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002998:	787b      	ldrb	r3, [r7, #1]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d003      	beq.n	80029a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800299e:	887a      	ldrh	r2, [r7, #2]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80029a4:	e002      	b.n	80029ac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80029a6:	887a      	ldrh	r2, [r7, #2]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80029ac:	bf00      	nop
 80029ae:	370c      	adds	r7, #12
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b085      	sub	sp, #20
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	460b      	mov	r3, r1
 80029c2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	695b      	ldr	r3, [r3, #20]
 80029c8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80029ca:	887a      	ldrh	r2, [r7, #2]
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	4013      	ands	r3, r2
 80029d0:	041a      	lsls	r2, r3, #16
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	43d9      	mvns	r1, r3
 80029d6:	887b      	ldrh	r3, [r7, #2]
 80029d8:	400b      	ands	r3, r1
 80029da:	431a      	orrs	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	619a      	str	r2, [r3, #24]
}
 80029e0:	bf00      	nop
 80029e2:	3714      	adds	r7, #20
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr

080029ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	4603      	mov	r3, r0
 80029f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80029f6:	4b08      	ldr	r3, [pc, #32]	@ (8002a18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80029f8:	695a      	ldr	r2, [r3, #20]
 80029fa:	88fb      	ldrh	r3, [r7, #6]
 80029fc:	4013      	ands	r3, r2
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d006      	beq.n	8002a10 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a02:	4a05      	ldr	r2, [pc, #20]	@ (8002a18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a04:	88fb      	ldrh	r3, [r7, #6]
 8002a06:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a08:	88fb      	ldrh	r3, [r7, #6]
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7fe fdf6 	bl	80015fc <HAL_GPIO_EXTI_Callback>
  }
}
 8002a10:	bf00      	nop
 8002a12:	3708      	adds	r7, #8
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	40010400 	.word	0x40010400

08002a1c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002a20:	4b04      	ldr	r3, [pc, #16]	@ (8002a34 <HAL_PWREx_GetVoltageRange+0x18>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	40007000 	.word	0x40007000

08002a38 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a46:	d130      	bne.n	8002aaa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a48:	4b23      	ldr	r3, [pc, #140]	@ (8002ad8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a54:	d038      	beq.n	8002ac8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a56:	4b20      	ldr	r3, [pc, #128]	@ (8002ad8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a5e:	4a1e      	ldr	r2, [pc, #120]	@ (8002ad8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a60:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a64:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002a66:	4b1d      	ldr	r3, [pc, #116]	@ (8002adc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2232      	movs	r2, #50	@ 0x32
 8002a6c:	fb02 f303 	mul.w	r3, r2, r3
 8002a70:	4a1b      	ldr	r2, [pc, #108]	@ (8002ae0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002a72:	fba2 2303 	umull	r2, r3, r2, r3
 8002a76:	0c9b      	lsrs	r3, r3, #18
 8002a78:	3301      	adds	r3, #1
 8002a7a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a7c:	e002      	b.n	8002a84 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	3b01      	subs	r3, #1
 8002a82:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a84:	4b14      	ldr	r3, [pc, #80]	@ (8002ad8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a86:	695b      	ldr	r3, [r3, #20]
 8002a88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a90:	d102      	bne.n	8002a98 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d1f2      	bne.n	8002a7e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a98:	4b0f      	ldr	r3, [pc, #60]	@ (8002ad8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a9a:	695b      	ldr	r3, [r3, #20]
 8002a9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aa0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002aa4:	d110      	bne.n	8002ac8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e00f      	b.n	8002aca <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8002ad8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ab2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ab6:	d007      	beq.n	8002ac8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ab8:	4b07      	ldr	r3, [pc, #28]	@ (8002ad8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ac0:	4a05      	ldr	r2, [pc, #20]	@ (8002ad8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ac2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002ac6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3714      	adds	r7, #20
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	40007000 	.word	0x40007000
 8002adc:	20000008 	.word	0x20000008
 8002ae0:	431bde83 	.word	0x431bde83

08002ae4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b088      	sub	sp, #32
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e3ca      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002af6:	4b97      	ldr	r3, [pc, #604]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f003 030c 	and.w	r3, r3, #12
 8002afe:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b00:	4b94      	ldr	r3, [pc, #592]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	f003 0303 	and.w	r3, r3, #3
 8002b08:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0310 	and.w	r3, r3, #16
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	f000 80e4 	beq.w	8002ce0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d007      	beq.n	8002b2e <HAL_RCC_OscConfig+0x4a>
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	2b0c      	cmp	r3, #12
 8002b22:	f040 808b 	bne.w	8002c3c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	f040 8087 	bne.w	8002c3c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b2e:	4b89      	ldr	r3, [pc, #548]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d005      	beq.n	8002b46 <HAL_RCC_OscConfig+0x62>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	699b      	ldr	r3, [r3, #24]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d101      	bne.n	8002b46 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e3a2      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a1a      	ldr	r2, [r3, #32]
 8002b4a:	4b82      	ldr	r3, [pc, #520]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0308 	and.w	r3, r3, #8
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d004      	beq.n	8002b60 <HAL_RCC_OscConfig+0x7c>
 8002b56:	4b7f      	ldr	r3, [pc, #508]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b5e:	e005      	b.n	8002b6c <HAL_RCC_OscConfig+0x88>
 8002b60:	4b7c      	ldr	r3, [pc, #496]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002b62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b66:	091b      	lsrs	r3, r3, #4
 8002b68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d223      	bcs.n	8002bb8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a1b      	ldr	r3, [r3, #32]
 8002b74:	4618      	mov	r0, r3
 8002b76:	f000 fd87 	bl	8003688 <RCC_SetFlashLatencyFromMSIRange>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d001      	beq.n	8002b84 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e383      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b84:	4b73      	ldr	r3, [pc, #460]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a72      	ldr	r2, [pc, #456]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002b8a:	f043 0308 	orr.w	r3, r3, #8
 8002b8e:	6013      	str	r3, [r2, #0]
 8002b90:	4b70      	ldr	r3, [pc, #448]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a1b      	ldr	r3, [r3, #32]
 8002b9c:	496d      	ldr	r1, [pc, #436]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ba2:	4b6c      	ldr	r3, [pc, #432]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	69db      	ldr	r3, [r3, #28]
 8002bae:	021b      	lsls	r3, r3, #8
 8002bb0:	4968      	ldr	r1, [pc, #416]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	604b      	str	r3, [r1, #4]
 8002bb6:	e025      	b.n	8002c04 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bb8:	4b66      	ldr	r3, [pc, #408]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a65      	ldr	r2, [pc, #404]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002bbe:	f043 0308 	orr.w	r3, r3, #8
 8002bc2:	6013      	str	r3, [r2, #0]
 8002bc4:	4b63      	ldr	r3, [pc, #396]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6a1b      	ldr	r3, [r3, #32]
 8002bd0:	4960      	ldr	r1, [pc, #384]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bd6:	4b5f      	ldr	r3, [pc, #380]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	69db      	ldr	r3, [r3, #28]
 8002be2:	021b      	lsls	r3, r3, #8
 8002be4:	495b      	ldr	r1, [pc, #364]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002be6:	4313      	orrs	r3, r2
 8002be8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bea:	69bb      	ldr	r3, [r7, #24]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d109      	bne.n	8002c04 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f000 fd47 	bl	8003688 <RCC_SetFlashLatencyFromMSIRange>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e343      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c04:	f000 fc4a 	bl	800349c <HAL_RCC_GetSysClockFreq>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	4b52      	ldr	r3, [pc, #328]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	091b      	lsrs	r3, r3, #4
 8002c10:	f003 030f 	and.w	r3, r3, #15
 8002c14:	4950      	ldr	r1, [pc, #320]	@ (8002d58 <HAL_RCC_OscConfig+0x274>)
 8002c16:	5ccb      	ldrb	r3, [r1, r3]
 8002c18:	f003 031f 	and.w	r3, r3, #31
 8002c1c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c20:	4a4e      	ldr	r2, [pc, #312]	@ (8002d5c <HAL_RCC_OscConfig+0x278>)
 8002c22:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002c24:	4b4e      	ldr	r3, [pc, #312]	@ (8002d60 <HAL_RCC_OscConfig+0x27c>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f7ff f9cb 	bl	8001fc4 <HAL_InitTick>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002c32:	7bfb      	ldrb	r3, [r7, #15]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d052      	beq.n	8002cde <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002c38:	7bfb      	ldrb	r3, [r7, #15]
 8002c3a:	e327      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	699b      	ldr	r3, [r3, #24]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d032      	beq.n	8002caa <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c44:	4b43      	ldr	r3, [pc, #268]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a42      	ldr	r2, [pc, #264]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002c4a:	f043 0301 	orr.w	r3, r3, #1
 8002c4e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c50:	f7ff fbc6 	bl	80023e0 <HAL_GetTick>
 8002c54:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c56:	e008      	b.n	8002c6a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c58:	f7ff fbc2 	bl	80023e0 <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d901      	bls.n	8002c6a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e310      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c6a:	4b3a      	ldr	r3, [pc, #232]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0302 	and.w	r3, r3, #2
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d0f0      	beq.n	8002c58 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c76:	4b37      	ldr	r3, [pc, #220]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a36      	ldr	r2, [pc, #216]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002c7c:	f043 0308 	orr.w	r3, r3, #8
 8002c80:	6013      	str	r3, [r2, #0]
 8002c82:	4b34      	ldr	r3, [pc, #208]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a1b      	ldr	r3, [r3, #32]
 8002c8e:	4931      	ldr	r1, [pc, #196]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002c90:	4313      	orrs	r3, r2
 8002c92:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c94:	4b2f      	ldr	r3, [pc, #188]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	69db      	ldr	r3, [r3, #28]
 8002ca0:	021b      	lsls	r3, r3, #8
 8002ca2:	492c      	ldr	r1, [pc, #176]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	604b      	str	r3, [r1, #4]
 8002ca8:	e01a      	b.n	8002ce0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002caa:	4b2a      	ldr	r3, [pc, #168]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a29      	ldr	r2, [pc, #164]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002cb0:	f023 0301 	bic.w	r3, r3, #1
 8002cb4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002cb6:	f7ff fb93 	bl	80023e0 <HAL_GetTick>
 8002cba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002cbc:	e008      	b.n	8002cd0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cbe:	f7ff fb8f 	bl	80023e0 <HAL_GetTick>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d901      	bls.n	8002cd0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002ccc:	2303      	movs	r3, #3
 8002cce:	e2dd      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002cd0:	4b20      	ldr	r3, [pc, #128]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 0302 	and.w	r3, r3, #2
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d1f0      	bne.n	8002cbe <HAL_RCC_OscConfig+0x1da>
 8002cdc:	e000      	b.n	8002ce0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002cde:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0301 	and.w	r3, r3, #1
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d074      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	2b08      	cmp	r3, #8
 8002cf0:	d005      	beq.n	8002cfe <HAL_RCC_OscConfig+0x21a>
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	2b0c      	cmp	r3, #12
 8002cf6:	d10e      	bne.n	8002d16 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	2b03      	cmp	r3, #3
 8002cfc:	d10b      	bne.n	8002d16 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cfe:	4b15      	ldr	r3, [pc, #84]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d064      	beq.n	8002dd4 <HAL_RCC_OscConfig+0x2f0>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d160      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e2ba      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d1e:	d106      	bne.n	8002d2e <HAL_RCC_OscConfig+0x24a>
 8002d20:	4b0c      	ldr	r3, [pc, #48]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a0b      	ldr	r2, [pc, #44]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002d26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d2a:	6013      	str	r3, [r2, #0]
 8002d2c:	e026      	b.n	8002d7c <HAL_RCC_OscConfig+0x298>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d36:	d115      	bne.n	8002d64 <HAL_RCC_OscConfig+0x280>
 8002d38:	4b06      	ldr	r3, [pc, #24]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a05      	ldr	r2, [pc, #20]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002d3e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d42:	6013      	str	r3, [r2, #0]
 8002d44:	4b03      	ldr	r3, [pc, #12]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a02      	ldr	r2, [pc, #8]	@ (8002d54 <HAL_RCC_OscConfig+0x270>)
 8002d4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d4e:	6013      	str	r3, [r2, #0]
 8002d50:	e014      	b.n	8002d7c <HAL_RCC_OscConfig+0x298>
 8002d52:	bf00      	nop
 8002d54:	40021000 	.word	0x40021000
 8002d58:	0800cb6c 	.word	0x0800cb6c
 8002d5c:	20000008 	.word	0x20000008
 8002d60:	2000000c 	.word	0x2000000c
 8002d64:	4ba0      	ldr	r3, [pc, #640]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a9f      	ldr	r2, [pc, #636]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002d6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d6e:	6013      	str	r3, [r2, #0]
 8002d70:	4b9d      	ldr	r3, [pc, #628]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a9c      	ldr	r2, [pc, #624]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002d76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d013      	beq.n	8002dac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d84:	f7ff fb2c 	bl	80023e0 <HAL_GetTick>
 8002d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d8a:	e008      	b.n	8002d9e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d8c:	f7ff fb28 	bl	80023e0 <HAL_GetTick>
 8002d90:	4602      	mov	r2, r0
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	2b64      	cmp	r3, #100	@ 0x64
 8002d98:	d901      	bls.n	8002d9e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e276      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d9e:	4b92      	ldr	r3, [pc, #584]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d0f0      	beq.n	8002d8c <HAL_RCC_OscConfig+0x2a8>
 8002daa:	e014      	b.n	8002dd6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dac:	f7ff fb18 	bl	80023e0 <HAL_GetTick>
 8002db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002db2:	e008      	b.n	8002dc6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002db4:	f7ff fb14 	bl	80023e0 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	2b64      	cmp	r3, #100	@ 0x64
 8002dc0:	d901      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e262      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002dc6:	4b88      	ldr	r3, [pc, #544]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d1f0      	bne.n	8002db4 <HAL_RCC_OscConfig+0x2d0>
 8002dd2:	e000      	b.n	8002dd6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d060      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	2b04      	cmp	r3, #4
 8002de6:	d005      	beq.n	8002df4 <HAL_RCC_OscConfig+0x310>
 8002de8:	69bb      	ldr	r3, [r7, #24]
 8002dea:	2b0c      	cmp	r3, #12
 8002dec:	d119      	bne.n	8002e22 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d116      	bne.n	8002e22 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002df4:	4b7c      	ldr	r3, [pc, #496]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d005      	beq.n	8002e0c <HAL_RCC_OscConfig+0x328>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d101      	bne.n	8002e0c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e23f      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e0c:	4b76      	ldr	r3, [pc, #472]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	691b      	ldr	r3, [r3, #16]
 8002e18:	061b      	lsls	r3, r3, #24
 8002e1a:	4973      	ldr	r1, [pc, #460]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e20:	e040      	b.n	8002ea4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d023      	beq.n	8002e72 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e2a:	4b6f      	ldr	r3, [pc, #444]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a6e      	ldr	r2, [pc, #440]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002e30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e36:	f7ff fad3 	bl	80023e0 <HAL_GetTick>
 8002e3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e3c:	e008      	b.n	8002e50 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e3e:	f7ff facf 	bl	80023e0 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d901      	bls.n	8002e50 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e21d      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e50:	4b65      	ldr	r3, [pc, #404]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d0f0      	beq.n	8002e3e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e5c:	4b62      	ldr	r3, [pc, #392]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	691b      	ldr	r3, [r3, #16]
 8002e68:	061b      	lsls	r3, r3, #24
 8002e6a:	495f      	ldr	r1, [pc, #380]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	604b      	str	r3, [r1, #4]
 8002e70:	e018      	b.n	8002ea4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e72:	4b5d      	ldr	r3, [pc, #372]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a5c      	ldr	r2, [pc, #368]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002e78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e7e:	f7ff faaf 	bl	80023e0 <HAL_GetTick>
 8002e82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e84:	e008      	b.n	8002e98 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e86:	f7ff faab 	bl	80023e0 <HAL_GetTick>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d901      	bls.n	8002e98 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e1f9      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e98:	4b53      	ldr	r3, [pc, #332]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d1f0      	bne.n	8002e86 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0308 	and.w	r3, r3, #8
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d03c      	beq.n	8002f2a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	695b      	ldr	r3, [r3, #20]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d01c      	beq.n	8002ef2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eb8:	4b4b      	ldr	r3, [pc, #300]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002eba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ebe:	4a4a      	ldr	r2, [pc, #296]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002ec0:	f043 0301 	orr.w	r3, r3, #1
 8002ec4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ec8:	f7ff fa8a 	bl	80023e0 <HAL_GetTick>
 8002ecc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ece:	e008      	b.n	8002ee2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ed0:	f7ff fa86 	bl	80023e0 <HAL_GetTick>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	1ad3      	subs	r3, r2, r3
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d901      	bls.n	8002ee2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e1d4      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ee2:	4b41      	ldr	r3, [pc, #260]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002ee4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ee8:	f003 0302 	and.w	r3, r3, #2
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d0ef      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x3ec>
 8002ef0:	e01b      	b.n	8002f2a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ef2:	4b3d      	ldr	r3, [pc, #244]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002ef4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ef8:	4a3b      	ldr	r2, [pc, #236]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002efa:	f023 0301 	bic.w	r3, r3, #1
 8002efe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f02:	f7ff fa6d 	bl	80023e0 <HAL_GetTick>
 8002f06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f08:	e008      	b.n	8002f1c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f0a:	f7ff fa69 	bl	80023e0 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d901      	bls.n	8002f1c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e1b7      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f1c:	4b32      	ldr	r3, [pc, #200]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002f1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f22:	f003 0302 	and.w	r3, r3, #2
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d1ef      	bne.n	8002f0a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0304 	and.w	r3, r3, #4
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	f000 80a6 	beq.w	8003084 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002f3c:	4b2a      	ldr	r3, [pc, #168]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002f3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d10d      	bne.n	8002f64 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f48:	4b27      	ldr	r3, [pc, #156]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002f4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f4c:	4a26      	ldr	r2, [pc, #152]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002f4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f52:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f54:	4b24      	ldr	r3, [pc, #144]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f5c:	60bb      	str	r3, [r7, #8]
 8002f5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f60:	2301      	movs	r3, #1
 8002f62:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f64:	4b21      	ldr	r3, [pc, #132]	@ (8002fec <HAL_RCC_OscConfig+0x508>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d118      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f70:	4b1e      	ldr	r3, [pc, #120]	@ (8002fec <HAL_RCC_OscConfig+0x508>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a1d      	ldr	r2, [pc, #116]	@ (8002fec <HAL_RCC_OscConfig+0x508>)
 8002f76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f7a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f7c:	f7ff fa30 	bl	80023e0 <HAL_GetTick>
 8002f80:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f82:	e008      	b.n	8002f96 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f84:	f7ff fa2c 	bl	80023e0 <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e17a      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f96:	4b15      	ldr	r3, [pc, #84]	@ (8002fec <HAL_RCC_OscConfig+0x508>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d0f0      	beq.n	8002f84 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d108      	bne.n	8002fbc <HAL_RCC_OscConfig+0x4d8>
 8002faa:	4b0f      	ldr	r3, [pc, #60]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fb0:	4a0d      	ldr	r2, [pc, #52]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002fb2:	f043 0301 	orr.w	r3, r3, #1
 8002fb6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fba:	e029      	b.n	8003010 <HAL_RCC_OscConfig+0x52c>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	2b05      	cmp	r3, #5
 8002fc2:	d115      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x50c>
 8002fc4:	4b08      	ldr	r3, [pc, #32]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fca:	4a07      	ldr	r2, [pc, #28]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002fcc:	f043 0304 	orr.w	r3, r3, #4
 8002fd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fd4:	4b04      	ldr	r3, [pc, #16]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fda:	4a03      	ldr	r2, [pc, #12]	@ (8002fe8 <HAL_RCC_OscConfig+0x504>)
 8002fdc:	f043 0301 	orr.w	r3, r3, #1
 8002fe0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fe4:	e014      	b.n	8003010 <HAL_RCC_OscConfig+0x52c>
 8002fe6:	bf00      	nop
 8002fe8:	40021000 	.word	0x40021000
 8002fec:	40007000 	.word	0x40007000
 8002ff0:	4b9c      	ldr	r3, [pc, #624]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 8002ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff6:	4a9b      	ldr	r2, [pc, #620]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 8002ff8:	f023 0301 	bic.w	r3, r3, #1
 8002ffc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003000:	4b98      	ldr	r3, [pc, #608]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 8003002:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003006:	4a97      	ldr	r2, [pc, #604]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 8003008:	f023 0304 	bic.w	r3, r3, #4
 800300c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d016      	beq.n	8003046 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003018:	f7ff f9e2 	bl	80023e0 <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800301e:	e00a      	b.n	8003036 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003020:	f7ff f9de 	bl	80023e0 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800302e:	4293      	cmp	r3, r2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e12a      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003036:	4b8b      	ldr	r3, [pc, #556]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 8003038:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800303c:	f003 0302 	and.w	r3, r3, #2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d0ed      	beq.n	8003020 <HAL_RCC_OscConfig+0x53c>
 8003044:	e015      	b.n	8003072 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003046:	f7ff f9cb 	bl	80023e0 <HAL_GetTick>
 800304a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800304c:	e00a      	b.n	8003064 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800304e:	f7ff f9c7 	bl	80023e0 <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	f241 3288 	movw	r2, #5000	@ 0x1388
 800305c:	4293      	cmp	r3, r2
 800305e:	d901      	bls.n	8003064 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003060:	2303      	movs	r3, #3
 8003062:	e113      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003064:	4b7f      	ldr	r3, [pc, #508]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 8003066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800306a:	f003 0302 	and.w	r3, r3, #2
 800306e:	2b00      	cmp	r3, #0
 8003070:	d1ed      	bne.n	800304e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003072:	7ffb      	ldrb	r3, [r7, #31]
 8003074:	2b01      	cmp	r3, #1
 8003076:	d105      	bne.n	8003084 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003078:	4b7a      	ldr	r3, [pc, #488]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 800307a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800307c:	4a79      	ldr	r2, [pc, #484]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 800307e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003082:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003088:	2b00      	cmp	r3, #0
 800308a:	f000 80fe 	beq.w	800328a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003092:	2b02      	cmp	r3, #2
 8003094:	f040 80d0 	bne.w	8003238 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003098:	4b72      	ldr	r3, [pc, #456]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	f003 0203 	and.w	r2, r3, #3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d130      	bne.n	800310e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b6:	3b01      	subs	r3, #1
 80030b8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d127      	bne.n	800310e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030c8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d11f      	bne.n	800310e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80030d8:	2a07      	cmp	r2, #7
 80030da:	bf14      	ite	ne
 80030dc:	2201      	movne	r2, #1
 80030de:	2200      	moveq	r2, #0
 80030e0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d113      	bne.n	800310e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030f0:	085b      	lsrs	r3, r3, #1
 80030f2:	3b01      	subs	r3, #1
 80030f4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d109      	bne.n	800310e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003104:	085b      	lsrs	r3, r3, #1
 8003106:	3b01      	subs	r3, #1
 8003108:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800310a:	429a      	cmp	r2, r3
 800310c:	d06e      	beq.n	80031ec <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	2b0c      	cmp	r3, #12
 8003112:	d069      	beq.n	80031e8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003114:	4b53      	ldr	r3, [pc, #332]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d105      	bne.n	800312c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003120:	4b50      	ldr	r3, [pc, #320]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d001      	beq.n	8003130 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e0ad      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003130:	4b4c      	ldr	r3, [pc, #304]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a4b      	ldr	r2, [pc, #300]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 8003136:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800313a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800313c:	f7ff f950 	bl	80023e0 <HAL_GetTick>
 8003140:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003142:	e008      	b.n	8003156 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003144:	f7ff f94c 	bl	80023e0 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	2b02      	cmp	r3, #2
 8003150:	d901      	bls.n	8003156 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e09a      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003156:	4b43      	ldr	r3, [pc, #268]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d1f0      	bne.n	8003144 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003162:	4b40      	ldr	r3, [pc, #256]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 8003164:	68da      	ldr	r2, [r3, #12]
 8003166:	4b40      	ldr	r3, [pc, #256]	@ (8003268 <HAL_RCC_OscConfig+0x784>)
 8003168:	4013      	ands	r3, r2
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003172:	3a01      	subs	r2, #1
 8003174:	0112      	lsls	r2, r2, #4
 8003176:	4311      	orrs	r1, r2
 8003178:	687a      	ldr	r2, [r7, #4]
 800317a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800317c:	0212      	lsls	r2, r2, #8
 800317e:	4311      	orrs	r1, r2
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003184:	0852      	lsrs	r2, r2, #1
 8003186:	3a01      	subs	r2, #1
 8003188:	0552      	lsls	r2, r2, #21
 800318a:	4311      	orrs	r1, r2
 800318c:	687a      	ldr	r2, [r7, #4]
 800318e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003190:	0852      	lsrs	r2, r2, #1
 8003192:	3a01      	subs	r2, #1
 8003194:	0652      	lsls	r2, r2, #25
 8003196:	4311      	orrs	r1, r2
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800319c:	0912      	lsrs	r2, r2, #4
 800319e:	0452      	lsls	r2, r2, #17
 80031a0:	430a      	orrs	r2, r1
 80031a2:	4930      	ldr	r1, [pc, #192]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 80031a4:	4313      	orrs	r3, r2
 80031a6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80031a8:	4b2e      	ldr	r3, [pc, #184]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a2d      	ldr	r2, [pc, #180]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 80031ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031b2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80031b4:	4b2b      	ldr	r3, [pc, #172]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	4a2a      	ldr	r2, [pc, #168]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 80031ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031be:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031c0:	f7ff f90e 	bl	80023e0 <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031c8:	f7ff f90a 	bl	80023e0 <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e058      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031da:	4b22      	ldr	r3, [pc, #136]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d0f0      	beq.n	80031c8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031e6:	e050      	b.n	800328a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e04f      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031ec:	4b1d      	ldr	r3, [pc, #116]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d148      	bne.n	800328a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80031f8:	4b1a      	ldr	r3, [pc, #104]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a19      	ldr	r2, [pc, #100]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 80031fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003202:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003204:	4b17      	ldr	r3, [pc, #92]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	4a16      	ldr	r2, [pc, #88]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 800320a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800320e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003210:	f7ff f8e6 	bl	80023e0 <HAL_GetTick>
 8003214:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003216:	e008      	b.n	800322a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003218:	f7ff f8e2 	bl	80023e0 <HAL_GetTick>
 800321c:	4602      	mov	r2, r0
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	2b02      	cmp	r3, #2
 8003224:	d901      	bls.n	800322a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003226:	2303      	movs	r3, #3
 8003228:	e030      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800322a:	4b0e      	ldr	r3, [pc, #56]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d0f0      	beq.n	8003218 <HAL_RCC_OscConfig+0x734>
 8003236:	e028      	b.n	800328a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	2b0c      	cmp	r3, #12
 800323c:	d023      	beq.n	8003286 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800323e:	4b09      	ldr	r3, [pc, #36]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a08      	ldr	r2, [pc, #32]	@ (8003264 <HAL_RCC_OscConfig+0x780>)
 8003244:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003248:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800324a:	f7ff f8c9 	bl	80023e0 <HAL_GetTick>
 800324e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003250:	e00c      	b.n	800326c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003252:	f7ff f8c5 	bl	80023e0 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d905      	bls.n	800326c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e013      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
 8003264:	40021000 	.word	0x40021000
 8003268:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800326c:	4b09      	ldr	r3, [pc, #36]	@ (8003294 <HAL_RCC_OscConfig+0x7b0>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d1ec      	bne.n	8003252 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003278:	4b06      	ldr	r3, [pc, #24]	@ (8003294 <HAL_RCC_OscConfig+0x7b0>)
 800327a:	68da      	ldr	r2, [r3, #12]
 800327c:	4905      	ldr	r1, [pc, #20]	@ (8003294 <HAL_RCC_OscConfig+0x7b0>)
 800327e:	4b06      	ldr	r3, [pc, #24]	@ (8003298 <HAL_RCC_OscConfig+0x7b4>)
 8003280:	4013      	ands	r3, r2
 8003282:	60cb      	str	r3, [r1, #12]
 8003284:	e001      	b.n	800328a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e000      	b.n	800328c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800328a:	2300      	movs	r3, #0
}
 800328c:	4618      	mov	r0, r3
 800328e:	3720      	adds	r7, #32
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	40021000 	.word	0x40021000
 8003298:	feeefffc 	.word	0xfeeefffc

0800329c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d101      	bne.n	80032b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e0e7      	b.n	8003480 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032b0:	4b75      	ldr	r3, [pc, #468]	@ (8003488 <HAL_RCC_ClockConfig+0x1ec>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0307 	and.w	r3, r3, #7
 80032b8:	683a      	ldr	r2, [r7, #0]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d910      	bls.n	80032e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032be:	4b72      	ldr	r3, [pc, #456]	@ (8003488 <HAL_RCC_ClockConfig+0x1ec>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f023 0207 	bic.w	r2, r3, #7
 80032c6:	4970      	ldr	r1, [pc, #448]	@ (8003488 <HAL_RCC_ClockConfig+0x1ec>)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ce:	4b6e      	ldr	r3, [pc, #440]	@ (8003488 <HAL_RCC_ClockConfig+0x1ec>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0307 	and.w	r3, r3, #7
 80032d6:	683a      	ldr	r2, [r7, #0]
 80032d8:	429a      	cmp	r2, r3
 80032da:	d001      	beq.n	80032e0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e0cf      	b.n	8003480 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0302 	and.w	r3, r3, #2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d010      	beq.n	800330e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	689a      	ldr	r2, [r3, #8]
 80032f0:	4b66      	ldr	r3, [pc, #408]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d908      	bls.n	800330e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032fc:	4b63      	ldr	r3, [pc, #396]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	4960      	ldr	r1, [pc, #384]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 800330a:	4313      	orrs	r3, r2
 800330c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0301 	and.w	r3, r3, #1
 8003316:	2b00      	cmp	r3, #0
 8003318:	d04c      	beq.n	80033b4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	2b03      	cmp	r3, #3
 8003320:	d107      	bne.n	8003332 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003322:	4b5a      	ldr	r3, [pc, #360]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d121      	bne.n	8003372 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e0a6      	b.n	8003480 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	2b02      	cmp	r3, #2
 8003338:	d107      	bne.n	800334a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800333a:	4b54      	ldr	r3, [pc, #336]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d115      	bne.n	8003372 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e09a      	b.n	8003480 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d107      	bne.n	8003362 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003352:	4b4e      	ldr	r3, [pc, #312]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0302 	and.w	r3, r3, #2
 800335a:	2b00      	cmp	r3, #0
 800335c:	d109      	bne.n	8003372 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e08e      	b.n	8003480 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003362:	4b4a      	ldr	r3, [pc, #296]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800336a:	2b00      	cmp	r3, #0
 800336c:	d101      	bne.n	8003372 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e086      	b.n	8003480 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003372:	4b46      	ldr	r3, [pc, #280]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	f023 0203 	bic.w	r2, r3, #3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	4943      	ldr	r1, [pc, #268]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 8003380:	4313      	orrs	r3, r2
 8003382:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003384:	f7ff f82c 	bl	80023e0 <HAL_GetTick>
 8003388:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800338a:	e00a      	b.n	80033a2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800338c:	f7ff f828 	bl	80023e0 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	f241 3288 	movw	r2, #5000	@ 0x1388
 800339a:	4293      	cmp	r3, r2
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e06e      	b.n	8003480 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033a2:	4b3a      	ldr	r3, [pc, #232]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f003 020c 	and.w	r2, r3, #12
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d1eb      	bne.n	800338c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d010      	beq.n	80033e2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	689a      	ldr	r2, [r3, #8]
 80033c4:	4b31      	ldr	r3, [pc, #196]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d208      	bcs.n	80033e2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033d0:	4b2e      	ldr	r3, [pc, #184]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	492b      	ldr	r1, [pc, #172]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 80033de:	4313      	orrs	r3, r2
 80033e0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033e2:	4b29      	ldr	r3, [pc, #164]	@ (8003488 <HAL_RCC_ClockConfig+0x1ec>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0307 	and.w	r3, r3, #7
 80033ea:	683a      	ldr	r2, [r7, #0]
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d210      	bcs.n	8003412 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033f0:	4b25      	ldr	r3, [pc, #148]	@ (8003488 <HAL_RCC_ClockConfig+0x1ec>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f023 0207 	bic.w	r2, r3, #7
 80033f8:	4923      	ldr	r1, [pc, #140]	@ (8003488 <HAL_RCC_ClockConfig+0x1ec>)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003400:	4b21      	ldr	r3, [pc, #132]	@ (8003488 <HAL_RCC_ClockConfig+0x1ec>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0307 	and.w	r3, r3, #7
 8003408:	683a      	ldr	r2, [r7, #0]
 800340a:	429a      	cmp	r2, r3
 800340c:	d001      	beq.n	8003412 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e036      	b.n	8003480 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0304 	and.w	r3, r3, #4
 800341a:	2b00      	cmp	r3, #0
 800341c:	d008      	beq.n	8003430 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800341e:	4b1b      	ldr	r3, [pc, #108]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	4918      	ldr	r1, [pc, #96]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 800342c:	4313      	orrs	r3, r2
 800342e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0308 	and.w	r3, r3, #8
 8003438:	2b00      	cmp	r3, #0
 800343a:	d009      	beq.n	8003450 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800343c:	4b13      	ldr	r3, [pc, #76]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	691b      	ldr	r3, [r3, #16]
 8003448:	00db      	lsls	r3, r3, #3
 800344a:	4910      	ldr	r1, [pc, #64]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 800344c:	4313      	orrs	r3, r2
 800344e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003450:	f000 f824 	bl	800349c <HAL_RCC_GetSysClockFreq>
 8003454:	4602      	mov	r2, r0
 8003456:	4b0d      	ldr	r3, [pc, #52]	@ (800348c <HAL_RCC_ClockConfig+0x1f0>)
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	091b      	lsrs	r3, r3, #4
 800345c:	f003 030f 	and.w	r3, r3, #15
 8003460:	490b      	ldr	r1, [pc, #44]	@ (8003490 <HAL_RCC_ClockConfig+0x1f4>)
 8003462:	5ccb      	ldrb	r3, [r1, r3]
 8003464:	f003 031f 	and.w	r3, r3, #31
 8003468:	fa22 f303 	lsr.w	r3, r2, r3
 800346c:	4a09      	ldr	r2, [pc, #36]	@ (8003494 <HAL_RCC_ClockConfig+0x1f8>)
 800346e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003470:	4b09      	ldr	r3, [pc, #36]	@ (8003498 <HAL_RCC_ClockConfig+0x1fc>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4618      	mov	r0, r3
 8003476:	f7fe fda5 	bl	8001fc4 <HAL_InitTick>
 800347a:	4603      	mov	r3, r0
 800347c:	72fb      	strb	r3, [r7, #11]

  return status;
 800347e:	7afb      	ldrb	r3, [r7, #11]
}
 8003480:	4618      	mov	r0, r3
 8003482:	3710      	adds	r7, #16
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}
 8003488:	40022000 	.word	0x40022000
 800348c:	40021000 	.word	0x40021000
 8003490:	0800cb6c 	.word	0x0800cb6c
 8003494:	20000008 	.word	0x20000008
 8003498:	2000000c 	.word	0x2000000c

0800349c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800349c:	b480      	push	{r7}
 800349e:	b089      	sub	sp, #36	@ 0x24
 80034a0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80034a2:	2300      	movs	r3, #0
 80034a4:	61fb      	str	r3, [r7, #28]
 80034a6:	2300      	movs	r3, #0
 80034a8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034aa:	4b3e      	ldr	r3, [pc, #248]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	f003 030c 	and.w	r3, r3, #12
 80034b2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034b4:	4b3b      	ldr	r3, [pc, #236]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	f003 0303 	and.w	r3, r3, #3
 80034bc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d005      	beq.n	80034d0 <HAL_RCC_GetSysClockFreq+0x34>
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	2b0c      	cmp	r3, #12
 80034c8:	d121      	bne.n	800350e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d11e      	bne.n	800350e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80034d0:	4b34      	ldr	r3, [pc, #208]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0308 	and.w	r3, r3, #8
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d107      	bne.n	80034ec <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80034dc:	4b31      	ldr	r3, [pc, #196]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80034de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034e2:	0a1b      	lsrs	r3, r3, #8
 80034e4:	f003 030f 	and.w	r3, r3, #15
 80034e8:	61fb      	str	r3, [r7, #28]
 80034ea:	e005      	b.n	80034f8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80034ec:	4b2d      	ldr	r3, [pc, #180]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	091b      	lsrs	r3, r3, #4
 80034f2:	f003 030f 	and.w	r3, r3, #15
 80034f6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80034f8:	4a2b      	ldr	r2, [pc, #172]	@ (80035a8 <HAL_RCC_GetSysClockFreq+0x10c>)
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003500:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d10d      	bne.n	8003524 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800350c:	e00a      	b.n	8003524 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	2b04      	cmp	r3, #4
 8003512:	d102      	bne.n	800351a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003514:	4b25      	ldr	r3, [pc, #148]	@ (80035ac <HAL_RCC_GetSysClockFreq+0x110>)
 8003516:	61bb      	str	r3, [r7, #24]
 8003518:	e004      	b.n	8003524 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	2b08      	cmp	r3, #8
 800351e:	d101      	bne.n	8003524 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003520:	4b23      	ldr	r3, [pc, #140]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003522:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	2b0c      	cmp	r3, #12
 8003528:	d134      	bne.n	8003594 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800352a:	4b1e      	ldr	r3, [pc, #120]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800352c:	68db      	ldr	r3, [r3, #12]
 800352e:	f003 0303 	and.w	r3, r3, #3
 8003532:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	2b02      	cmp	r3, #2
 8003538:	d003      	beq.n	8003542 <HAL_RCC_GetSysClockFreq+0xa6>
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	2b03      	cmp	r3, #3
 800353e:	d003      	beq.n	8003548 <HAL_RCC_GetSysClockFreq+0xac>
 8003540:	e005      	b.n	800354e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003542:	4b1a      	ldr	r3, [pc, #104]	@ (80035ac <HAL_RCC_GetSysClockFreq+0x110>)
 8003544:	617b      	str	r3, [r7, #20]
      break;
 8003546:	e005      	b.n	8003554 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003548:	4b19      	ldr	r3, [pc, #100]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x114>)
 800354a:	617b      	str	r3, [r7, #20]
      break;
 800354c:	e002      	b.n	8003554 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	617b      	str	r3, [r7, #20]
      break;
 8003552:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003554:	4b13      	ldr	r3, [pc, #76]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	091b      	lsrs	r3, r3, #4
 800355a:	f003 0307 	and.w	r3, r3, #7
 800355e:	3301      	adds	r3, #1
 8003560:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003562:	4b10      	ldr	r3, [pc, #64]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	0a1b      	lsrs	r3, r3, #8
 8003568:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800356c:	697a      	ldr	r2, [r7, #20]
 800356e:	fb03 f202 	mul.w	r2, r3, r2
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	fbb2 f3f3 	udiv	r3, r2, r3
 8003578:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800357a:	4b0a      	ldr	r3, [pc, #40]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800357c:	68db      	ldr	r3, [r3, #12]
 800357e:	0e5b      	lsrs	r3, r3, #25
 8003580:	f003 0303 	and.w	r3, r3, #3
 8003584:	3301      	adds	r3, #1
 8003586:	005b      	lsls	r3, r3, #1
 8003588:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800358a:	697a      	ldr	r2, [r7, #20]
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003592:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003594:	69bb      	ldr	r3, [r7, #24]
}
 8003596:	4618      	mov	r0, r3
 8003598:	3724      	adds	r7, #36	@ 0x24
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	40021000 	.word	0x40021000
 80035a8:	0800cb84 	.word	0x0800cb84
 80035ac:	00f42400 	.word	0x00f42400
 80035b0:	007a1200 	.word	0x007a1200

080035b4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035b8:	4b03      	ldr	r3, [pc, #12]	@ (80035c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80035ba:	681b      	ldr	r3, [r3, #0]
}
 80035bc:	4618      	mov	r0, r3
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	20000008 	.word	0x20000008

080035cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80035d0:	f7ff fff0 	bl	80035b4 <HAL_RCC_GetHCLKFreq>
 80035d4:	4602      	mov	r2, r0
 80035d6:	4b06      	ldr	r3, [pc, #24]	@ (80035f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	0a1b      	lsrs	r3, r3, #8
 80035dc:	f003 0307 	and.w	r3, r3, #7
 80035e0:	4904      	ldr	r1, [pc, #16]	@ (80035f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80035e2:	5ccb      	ldrb	r3, [r1, r3]
 80035e4:	f003 031f 	and.w	r3, r3, #31
 80035e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	40021000 	.word	0x40021000
 80035f4:	0800cb7c 	.word	0x0800cb7c

080035f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80035fc:	f7ff ffda 	bl	80035b4 <HAL_RCC_GetHCLKFreq>
 8003600:	4602      	mov	r2, r0
 8003602:	4b06      	ldr	r3, [pc, #24]	@ (800361c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	0adb      	lsrs	r3, r3, #11
 8003608:	f003 0307 	and.w	r3, r3, #7
 800360c:	4904      	ldr	r1, [pc, #16]	@ (8003620 <HAL_RCC_GetPCLK2Freq+0x28>)
 800360e:	5ccb      	ldrb	r3, [r1, r3]
 8003610:	f003 031f 	and.w	r3, r3, #31
 8003614:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003618:	4618      	mov	r0, r3
 800361a:	bd80      	pop	{r7, pc}
 800361c:	40021000 	.word	0x40021000
 8003620:	0800cb7c 	.word	0x0800cb7c

08003624 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	220f      	movs	r2, #15
 8003632:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003634:	4b12      	ldr	r3, [pc, #72]	@ (8003680 <HAL_RCC_GetClockConfig+0x5c>)
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f003 0203 	and.w	r2, r3, #3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003640:	4b0f      	ldr	r3, [pc, #60]	@ (8003680 <HAL_RCC_GetClockConfig+0x5c>)
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800364c:	4b0c      	ldr	r3, [pc, #48]	@ (8003680 <HAL_RCC_GetClockConfig+0x5c>)
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003658:	4b09      	ldr	r3, [pc, #36]	@ (8003680 <HAL_RCC_GetClockConfig+0x5c>)
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	08db      	lsrs	r3, r3, #3
 800365e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003666:	4b07      	ldr	r3, [pc, #28]	@ (8003684 <HAL_RCC_GetClockConfig+0x60>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0207 	and.w	r2, r3, #7
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	601a      	str	r2, [r3, #0]
}
 8003672:	bf00      	nop
 8003674:	370c      	adds	r7, #12
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop
 8003680:	40021000 	.word	0x40021000
 8003684:	40022000 	.word	0x40022000

08003688 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003690:	2300      	movs	r3, #0
 8003692:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003694:	4b2a      	ldr	r3, [pc, #168]	@ (8003740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003698:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800369c:	2b00      	cmp	r3, #0
 800369e:	d003      	beq.n	80036a8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80036a0:	f7ff f9bc 	bl	8002a1c <HAL_PWREx_GetVoltageRange>
 80036a4:	6178      	str	r0, [r7, #20]
 80036a6:	e014      	b.n	80036d2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80036a8:	4b25      	ldr	r3, [pc, #148]	@ (8003740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ac:	4a24      	ldr	r2, [pc, #144]	@ (8003740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80036b4:	4b22      	ldr	r3, [pc, #136]	@ (8003740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036bc:	60fb      	str	r3, [r7, #12]
 80036be:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80036c0:	f7ff f9ac 	bl	8002a1c <HAL_PWREx_GetVoltageRange>
 80036c4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80036c6:	4b1e      	ldr	r3, [pc, #120]	@ (8003740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ca:	4a1d      	ldr	r2, [pc, #116]	@ (8003740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036d0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036d8:	d10b      	bne.n	80036f2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2b80      	cmp	r3, #128	@ 0x80
 80036de:	d919      	bls.n	8003714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2ba0      	cmp	r3, #160	@ 0xa0
 80036e4:	d902      	bls.n	80036ec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80036e6:	2302      	movs	r3, #2
 80036e8:	613b      	str	r3, [r7, #16]
 80036ea:	e013      	b.n	8003714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80036ec:	2301      	movs	r3, #1
 80036ee:	613b      	str	r3, [r7, #16]
 80036f0:	e010      	b.n	8003714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2b80      	cmp	r3, #128	@ 0x80
 80036f6:	d902      	bls.n	80036fe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80036f8:	2303      	movs	r3, #3
 80036fa:	613b      	str	r3, [r7, #16]
 80036fc:	e00a      	b.n	8003714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2b80      	cmp	r3, #128	@ 0x80
 8003702:	d102      	bne.n	800370a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003704:	2302      	movs	r3, #2
 8003706:	613b      	str	r3, [r7, #16]
 8003708:	e004      	b.n	8003714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2b70      	cmp	r3, #112	@ 0x70
 800370e:	d101      	bne.n	8003714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003710:	2301      	movs	r3, #1
 8003712:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003714:	4b0b      	ldr	r3, [pc, #44]	@ (8003744 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f023 0207 	bic.w	r2, r3, #7
 800371c:	4909      	ldr	r1, [pc, #36]	@ (8003744 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	4313      	orrs	r3, r2
 8003722:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003724:	4b07      	ldr	r3, [pc, #28]	@ (8003744 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0307 	and.w	r3, r3, #7
 800372c:	693a      	ldr	r2, [r7, #16]
 800372e:	429a      	cmp	r2, r3
 8003730:	d001      	beq.n	8003736 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e000      	b.n	8003738 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003736:	2300      	movs	r3, #0
}
 8003738:	4618      	mov	r0, r3
 800373a:	3718      	adds	r7, #24
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}
 8003740:	40021000 	.word	0x40021000
 8003744:	40022000 	.word	0x40022000

08003748 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b086      	sub	sp, #24
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003750:	2300      	movs	r3, #0
 8003752:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003754:	2300      	movs	r3, #0
 8003756:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003760:	2b00      	cmp	r3, #0
 8003762:	d041      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003768:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800376c:	d02a      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800376e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003772:	d824      	bhi.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003774:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003778:	d008      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800377a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800377e:	d81e      	bhi.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003780:	2b00      	cmp	r3, #0
 8003782:	d00a      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003784:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003788:	d010      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x64>
 800378a:	e018      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800378c:	4b86      	ldr	r3, [pc, #536]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	4a85      	ldr	r2, [pc, #532]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003792:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003796:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003798:	e015      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	3304      	adds	r3, #4
 800379e:	2100      	movs	r1, #0
 80037a0:	4618      	mov	r0, r3
 80037a2:	f000 fabb 	bl	8003d1c <RCCEx_PLLSAI1_Config>
 80037a6:	4603      	mov	r3, r0
 80037a8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037aa:	e00c      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	3320      	adds	r3, #32
 80037b0:	2100      	movs	r1, #0
 80037b2:	4618      	mov	r0, r3
 80037b4:	f000 fba6 	bl	8003f04 <RCCEx_PLLSAI2_Config>
 80037b8:	4603      	mov	r3, r0
 80037ba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037bc:	e003      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	74fb      	strb	r3, [r7, #19]
      break;
 80037c2:	e000      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80037c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037c6:	7cfb      	ldrb	r3, [r7, #19]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d10b      	bne.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037cc:	4b76      	ldr	r3, [pc, #472]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037d2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80037da:	4973      	ldr	r1, [pc, #460]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037dc:	4313      	orrs	r3, r2
 80037de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80037e2:	e001      	b.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037e4:	7cfb      	ldrb	r3, [r7, #19]
 80037e6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d041      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037f8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80037fc:	d02a      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80037fe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003802:	d824      	bhi.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003804:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003808:	d008      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800380a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800380e:	d81e      	bhi.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00a      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003814:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003818:	d010      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800381a:	e018      	b.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800381c:	4b62      	ldr	r3, [pc, #392]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	4a61      	ldr	r2, [pc, #388]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003822:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003826:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003828:	e015      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	3304      	adds	r3, #4
 800382e:	2100      	movs	r1, #0
 8003830:	4618      	mov	r0, r3
 8003832:	f000 fa73 	bl	8003d1c <RCCEx_PLLSAI1_Config>
 8003836:	4603      	mov	r3, r0
 8003838:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800383a:	e00c      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	3320      	adds	r3, #32
 8003840:	2100      	movs	r1, #0
 8003842:	4618      	mov	r0, r3
 8003844:	f000 fb5e 	bl	8003f04 <RCCEx_PLLSAI2_Config>
 8003848:	4603      	mov	r3, r0
 800384a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800384c:	e003      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	74fb      	strb	r3, [r7, #19]
      break;
 8003852:	e000      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003854:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003856:	7cfb      	ldrb	r3, [r7, #19]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d10b      	bne.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800385c:	4b52      	ldr	r3, [pc, #328]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800385e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003862:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800386a:	494f      	ldr	r1, [pc, #316]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800386c:	4313      	orrs	r3, r2
 800386e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003872:	e001      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003874:	7cfb      	ldrb	r3, [r7, #19]
 8003876:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003880:	2b00      	cmp	r3, #0
 8003882:	f000 80a0 	beq.w	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003886:	2300      	movs	r3, #0
 8003888:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800388a:	4b47      	ldr	r3, [pc, #284]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800388c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800388e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d101      	bne.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003896:	2301      	movs	r3, #1
 8003898:	e000      	b.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800389a:	2300      	movs	r3, #0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d00d      	beq.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038a0:	4b41      	ldr	r3, [pc, #260]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038a4:	4a40      	ldr	r2, [pc, #256]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80038ac:	4b3e      	ldr	r3, [pc, #248]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b4:	60bb      	str	r3, [r7, #8]
 80038b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038b8:	2301      	movs	r3, #1
 80038ba:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038bc:	4b3b      	ldr	r3, [pc, #236]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a3a      	ldr	r2, [pc, #232]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80038c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80038c8:	f7fe fd8a 	bl	80023e0 <HAL_GetTick>
 80038cc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80038ce:	e009      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038d0:	f7fe fd86 	bl	80023e0 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d902      	bls.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	74fb      	strb	r3, [r7, #19]
        break;
 80038e2:	e005      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80038e4:	4b31      	ldr	r3, [pc, #196]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d0ef      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80038f0:	7cfb      	ldrb	r3, [r7, #19]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d15c      	bne.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80038f6:	4b2c      	ldr	r3, [pc, #176]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003900:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d01f      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800390e:	697a      	ldr	r2, [r7, #20]
 8003910:	429a      	cmp	r2, r3
 8003912:	d019      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003914:	4b24      	ldr	r3, [pc, #144]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003916:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800391a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800391e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003920:	4b21      	ldr	r3, [pc, #132]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003926:	4a20      	ldr	r2, [pc, #128]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800392c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003930:	4b1d      	ldr	r3, [pc, #116]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003936:	4a1c      	ldr	r2, [pc, #112]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003938:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800393c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003940:	4a19      	ldr	r2, [pc, #100]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d016      	beq.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003952:	f7fe fd45 	bl	80023e0 <HAL_GetTick>
 8003956:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003958:	e00b      	b.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800395a:	f7fe fd41 	bl	80023e0 <HAL_GetTick>
 800395e:	4602      	mov	r2, r0
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003968:	4293      	cmp	r3, r2
 800396a:	d902      	bls.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	74fb      	strb	r3, [r7, #19]
            break;
 8003970:	e006      	b.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003972:	4b0d      	ldr	r3, [pc, #52]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003974:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003978:	f003 0302 	and.w	r3, r3, #2
 800397c:	2b00      	cmp	r3, #0
 800397e:	d0ec      	beq.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003980:	7cfb      	ldrb	r3, [r7, #19]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d10c      	bne.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003986:	4b08      	ldr	r3, [pc, #32]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003988:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800398c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003996:	4904      	ldr	r1, [pc, #16]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003998:	4313      	orrs	r3, r2
 800399a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800399e:	e009      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80039a0:	7cfb      	ldrb	r3, [r7, #19]
 80039a2:	74bb      	strb	r3, [r7, #18]
 80039a4:	e006      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80039a6:	bf00      	nop
 80039a8:	40021000 	.word	0x40021000
 80039ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039b0:	7cfb      	ldrb	r3, [r7, #19]
 80039b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039b4:	7c7b      	ldrb	r3, [r7, #17]
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d105      	bne.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039ba:	4b9e      	ldr	r3, [pc, #632]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039be:	4a9d      	ldr	r2, [pc, #628]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039c4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d00a      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039d2:	4b98      	ldr	r3, [pc, #608]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039d8:	f023 0203 	bic.w	r2, r3, #3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039e0:	4994      	ldr	r1, [pc, #592]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039e2:	4313      	orrs	r3, r2
 80039e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d00a      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80039f4:	4b8f      	ldr	r3, [pc, #572]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039fa:	f023 020c 	bic.w	r2, r3, #12
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a02:	498c      	ldr	r1, [pc, #560]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0304 	and.w	r3, r3, #4
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00a      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a16:	4b87      	ldr	r3, [pc, #540]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a1c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a24:	4983      	ldr	r1, [pc, #524]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0308 	and.w	r3, r3, #8
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d00a      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a38:	4b7e      	ldr	r3, [pc, #504]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a3e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a46:	497b      	ldr	r1, [pc, #492]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0310 	and.w	r3, r3, #16
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d00a      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003a5a:	4b76      	ldr	r3, [pc, #472]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a60:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a68:	4972      	ldr	r1, [pc, #456]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0320 	and.w	r3, r3, #32
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d00a      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a7c:	4b6d      	ldr	r3, [pc, #436]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a82:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a8a:	496a      	ldr	r1, [pc, #424]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00a      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a9e:	4b65      	ldr	r3, [pc, #404]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aa4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aac:	4961      	ldr	r1, [pc, #388]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00a      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003ac0:	4b5c      	ldr	r3, [pc, #368]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ac6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ace:	4959      	ldr	r1, [pc, #356]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d00a      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ae2:	4b54      	ldr	r3, [pc, #336]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ae8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003af0:	4950      	ldr	r1, [pc, #320]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d00a      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b04:	4b4b      	ldr	r3, [pc, #300]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b0a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b12:	4948      	ldr	r1, [pc, #288]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b14:	4313      	orrs	r3, r2
 8003b16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d00a      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b26:	4b43      	ldr	r3, [pc, #268]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b2c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b34:	493f      	ldr	r1, [pc, #252]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d028      	beq.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b48:	4b3a      	ldr	r3, [pc, #232]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b4e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b56:	4937      	ldr	r1, [pc, #220]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b66:	d106      	bne.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b68:	4b32      	ldr	r3, [pc, #200]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	4a31      	ldr	r2, [pc, #196]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b72:	60d3      	str	r3, [r2, #12]
 8003b74:	e011      	b.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b7a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b7e:	d10c      	bne.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	3304      	adds	r3, #4
 8003b84:	2101      	movs	r1, #1
 8003b86:	4618      	mov	r0, r3
 8003b88:	f000 f8c8 	bl	8003d1c <RCCEx_PLLSAI1_Config>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003b90:	7cfb      	ldrb	r3, [r7, #19]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d001      	beq.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003b96:	7cfb      	ldrb	r3, [r7, #19]
 8003b98:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d028      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003ba6:	4b23      	ldr	r3, [pc, #140]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bac:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bb4:	491f      	ldr	r1, [pc, #124]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bc0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003bc4:	d106      	bne.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bc6:	4b1b      	ldr	r3, [pc, #108]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	4a1a      	ldr	r2, [pc, #104]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bcc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003bd0:	60d3      	str	r3, [r2, #12]
 8003bd2:	e011      	b.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bd8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003bdc:	d10c      	bne.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	3304      	adds	r3, #4
 8003be2:	2101      	movs	r1, #1
 8003be4:	4618      	mov	r0, r3
 8003be6:	f000 f899 	bl	8003d1c <RCCEx_PLLSAI1_Config>
 8003bea:	4603      	mov	r3, r0
 8003bec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003bee:	7cfb      	ldrb	r3, [r7, #19]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d001      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003bf4:	7cfb      	ldrb	r3, [r7, #19]
 8003bf6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d02b      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c04:	4b0b      	ldr	r3, [pc, #44]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c0a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c12:	4908      	ldr	r1, [pc, #32]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c14:	4313      	orrs	r3, r2
 8003c16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c22:	d109      	bne.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c24:	4b03      	ldr	r3, [pc, #12]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	4a02      	ldr	r2, [pc, #8]	@ (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c2e:	60d3      	str	r3, [r2, #12]
 8003c30:	e014      	b.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003c32:	bf00      	nop
 8003c34:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c3c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c40:	d10c      	bne.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	3304      	adds	r3, #4
 8003c46:	2101      	movs	r1, #1
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f000 f867 	bl	8003d1c <RCCEx_PLLSAI1_Config>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c52:	7cfb      	ldrb	r3, [r7, #19]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d001      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003c58:	7cfb      	ldrb	r3, [r7, #19]
 8003c5a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d02f      	beq.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c68:	4b2b      	ldr	r3, [pc, #172]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c6e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c76:	4928      	ldr	r1, [pc, #160]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c86:	d10d      	bne.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	3304      	adds	r3, #4
 8003c8c:	2102      	movs	r1, #2
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f000 f844 	bl	8003d1c <RCCEx_PLLSAI1_Config>
 8003c94:	4603      	mov	r3, r0
 8003c96:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c98:	7cfb      	ldrb	r3, [r7, #19]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d014      	beq.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003c9e:	7cfb      	ldrb	r3, [r7, #19]
 8003ca0:	74bb      	strb	r3, [r7, #18]
 8003ca2:	e011      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ca8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003cac:	d10c      	bne.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	3320      	adds	r3, #32
 8003cb2:	2102      	movs	r1, #2
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f000 f925 	bl	8003f04 <RCCEx_PLLSAI2_Config>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cbe:	7cfb      	ldrb	r3, [r7, #19]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d001      	beq.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003cc4:	7cfb      	ldrb	r3, [r7, #19]
 8003cc6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d00a      	beq.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003cd4:	4b10      	ldr	r3, [pc, #64]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cda:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ce2:	490d      	ldr	r1, [pc, #52]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d00b      	beq.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003cf6:	4b08      	ldr	r3, [pc, #32]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003cf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cfc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d06:	4904      	ldr	r1, [pc, #16]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003d0e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3718      	adds	r7, #24
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	40021000 	.word	0x40021000

08003d1c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d26:	2300      	movs	r3, #0
 8003d28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d2a:	4b75      	ldr	r3, [pc, #468]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	f003 0303 	and.w	r3, r3, #3
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d018      	beq.n	8003d68 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003d36:	4b72      	ldr	r3, [pc, #456]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	f003 0203 	and.w	r2, r3, #3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d10d      	bne.n	8003d62 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
       ||
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d009      	beq.n	8003d62 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003d4e:	4b6c      	ldr	r3, [pc, #432]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	091b      	lsrs	r3, r3, #4
 8003d54:	f003 0307 	and.w	r3, r3, #7
 8003d58:	1c5a      	adds	r2, r3, #1
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
       ||
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d047      	beq.n	8003df2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	73fb      	strb	r3, [r7, #15]
 8003d66:	e044      	b.n	8003df2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2b03      	cmp	r3, #3
 8003d6e:	d018      	beq.n	8003da2 <RCCEx_PLLSAI1_Config+0x86>
 8003d70:	2b03      	cmp	r3, #3
 8003d72:	d825      	bhi.n	8003dc0 <RCCEx_PLLSAI1_Config+0xa4>
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d002      	beq.n	8003d7e <RCCEx_PLLSAI1_Config+0x62>
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d009      	beq.n	8003d90 <RCCEx_PLLSAI1_Config+0x74>
 8003d7c:	e020      	b.n	8003dc0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d7e:	4b60      	ldr	r3, [pc, #384]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d11d      	bne.n	8003dc6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d8e:	e01a      	b.n	8003dc6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d90:	4b5b      	ldr	r3, [pc, #364]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d116      	bne.n	8003dca <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003da0:	e013      	b.n	8003dca <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003da2:	4b57      	ldr	r3, [pc, #348]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d10f      	bne.n	8003dce <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003dae:	4b54      	ldr	r3, [pc, #336]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d109      	bne.n	8003dce <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003dbe:	e006      	b.n	8003dce <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	73fb      	strb	r3, [r7, #15]
      break;
 8003dc4:	e004      	b.n	8003dd0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003dc6:	bf00      	nop
 8003dc8:	e002      	b.n	8003dd0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003dca:	bf00      	nop
 8003dcc:	e000      	b.n	8003dd0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003dce:	bf00      	nop
    }

    if(status == HAL_OK)
 8003dd0:	7bfb      	ldrb	r3, [r7, #15]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d10d      	bne.n	8003df2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003dd6:	4b4a      	ldr	r3, [pc, #296]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6819      	ldr	r1, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	3b01      	subs	r3, #1
 8003de8:	011b      	lsls	r3, r3, #4
 8003dea:	430b      	orrs	r3, r1
 8003dec:	4944      	ldr	r1, [pc, #272]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dee:	4313      	orrs	r3, r2
 8003df0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003df2:	7bfb      	ldrb	r3, [r7, #15]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d17d      	bne.n	8003ef4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003df8:	4b41      	ldr	r3, [pc, #260]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a40      	ldr	r2, [pc, #256]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dfe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e04:	f7fe faec 	bl	80023e0 <HAL_GetTick>
 8003e08:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e0a:	e009      	b.n	8003e20 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e0c:	f7fe fae8 	bl	80023e0 <HAL_GetTick>
 8003e10:	4602      	mov	r2, r0
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d902      	bls.n	8003e20 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	73fb      	strb	r3, [r7, #15]
        break;
 8003e1e:	e005      	b.n	8003e2c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e20:	4b37      	ldr	r3, [pc, #220]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d1ef      	bne.n	8003e0c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e2c:	7bfb      	ldrb	r3, [r7, #15]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d160      	bne.n	8003ef4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d111      	bne.n	8003e5c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e38:	4b31      	ldr	r3, [pc, #196]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e3a:	691b      	ldr	r3, [r3, #16]
 8003e3c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003e40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	6892      	ldr	r2, [r2, #8]
 8003e48:	0211      	lsls	r1, r2, #8
 8003e4a:	687a      	ldr	r2, [r7, #4]
 8003e4c:	68d2      	ldr	r2, [r2, #12]
 8003e4e:	0912      	lsrs	r2, r2, #4
 8003e50:	0452      	lsls	r2, r2, #17
 8003e52:	430a      	orrs	r2, r1
 8003e54:	492a      	ldr	r1, [pc, #168]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	610b      	str	r3, [r1, #16]
 8003e5a:	e027      	b.n	8003eac <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d112      	bne.n	8003e88 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e62:	4b27      	ldr	r3, [pc, #156]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003e6a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	6892      	ldr	r2, [r2, #8]
 8003e72:	0211      	lsls	r1, r2, #8
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	6912      	ldr	r2, [r2, #16]
 8003e78:	0852      	lsrs	r2, r2, #1
 8003e7a:	3a01      	subs	r2, #1
 8003e7c:	0552      	lsls	r2, r2, #21
 8003e7e:	430a      	orrs	r2, r1
 8003e80:	491f      	ldr	r1, [pc, #124]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e82:	4313      	orrs	r3, r2
 8003e84:	610b      	str	r3, [r1, #16]
 8003e86:	e011      	b.n	8003eac <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e88:	4b1d      	ldr	r3, [pc, #116]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e8a:	691b      	ldr	r3, [r3, #16]
 8003e8c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003e90:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	6892      	ldr	r2, [r2, #8]
 8003e98:	0211      	lsls	r1, r2, #8
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	6952      	ldr	r2, [r2, #20]
 8003e9e:	0852      	lsrs	r2, r2, #1
 8003ea0:	3a01      	subs	r2, #1
 8003ea2:	0652      	lsls	r2, r2, #25
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	4916      	ldr	r1, [pc, #88]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003eac:	4b14      	ldr	r3, [pc, #80]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a13      	ldr	r2, [pc, #76]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eb2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003eb6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eb8:	f7fe fa92 	bl	80023e0 <HAL_GetTick>
 8003ebc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ebe:	e009      	b.n	8003ed4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ec0:	f7fe fa8e 	bl	80023e0 <HAL_GetTick>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	d902      	bls.n	8003ed4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	73fb      	strb	r3, [r7, #15]
          break;
 8003ed2:	e005      	b.n	8003ee0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d0ef      	beq.n	8003ec0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003ee0:	7bfb      	ldrb	r3, [r7, #15]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d106      	bne.n	8003ef4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003ee6:	4b06      	ldr	r3, [pc, #24]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ee8:	691a      	ldr	r2, [r3, #16]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	699b      	ldr	r3, [r3, #24]
 8003eee:	4904      	ldr	r1, [pc, #16]	@ (8003f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	40021000 	.word	0x40021000

08003f04 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f12:	4b6a      	ldr	r3, [pc, #424]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	f003 0303 	and.w	r3, r3, #3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d018      	beq.n	8003f50 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003f1e:	4b67      	ldr	r3, [pc, #412]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	f003 0203 	and.w	r2, r3, #3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d10d      	bne.n	8003f4a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
       ||
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d009      	beq.n	8003f4a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003f36:	4b61      	ldr	r3, [pc, #388]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	091b      	lsrs	r3, r3, #4
 8003f3c:	f003 0307 	and.w	r3, r3, #7
 8003f40:	1c5a      	adds	r2, r3, #1
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
       ||
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d047      	beq.n	8003fda <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	73fb      	strb	r3, [r7, #15]
 8003f4e:	e044      	b.n	8003fda <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2b03      	cmp	r3, #3
 8003f56:	d018      	beq.n	8003f8a <RCCEx_PLLSAI2_Config+0x86>
 8003f58:	2b03      	cmp	r3, #3
 8003f5a:	d825      	bhi.n	8003fa8 <RCCEx_PLLSAI2_Config+0xa4>
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d002      	beq.n	8003f66 <RCCEx_PLLSAI2_Config+0x62>
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d009      	beq.n	8003f78 <RCCEx_PLLSAI2_Config+0x74>
 8003f64:	e020      	b.n	8003fa8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003f66:	4b55      	ldr	r3, [pc, #340]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0302 	and.w	r3, r3, #2
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d11d      	bne.n	8003fae <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f76:	e01a      	b.n	8003fae <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003f78:	4b50      	ldr	r3, [pc, #320]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d116      	bne.n	8003fb2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f88:	e013      	b.n	8003fb2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003f8a:	4b4c      	ldr	r3, [pc, #304]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d10f      	bne.n	8003fb6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003f96:	4b49      	ldr	r3, [pc, #292]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d109      	bne.n	8003fb6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003fa6:	e006      	b.n	8003fb6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	73fb      	strb	r3, [r7, #15]
      break;
 8003fac:	e004      	b.n	8003fb8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003fae:	bf00      	nop
 8003fb0:	e002      	b.n	8003fb8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003fb2:	bf00      	nop
 8003fb4:	e000      	b.n	8003fb8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003fb6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003fb8:	7bfb      	ldrb	r3, [r7, #15]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d10d      	bne.n	8003fda <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003fbe:	4b3f      	ldr	r3, [pc, #252]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6819      	ldr	r1, [r3, #0]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	011b      	lsls	r3, r3, #4
 8003fd2:	430b      	orrs	r3, r1
 8003fd4:	4939      	ldr	r1, [pc, #228]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003fda:	7bfb      	ldrb	r3, [r7, #15]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d167      	bne.n	80040b0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003fe0:	4b36      	ldr	r3, [pc, #216]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a35      	ldr	r2, [pc, #212]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fe6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fec:	f7fe f9f8 	bl	80023e0 <HAL_GetTick>
 8003ff0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ff2:	e009      	b.n	8004008 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ff4:	f7fe f9f4 	bl	80023e0 <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d902      	bls.n	8004008 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	73fb      	strb	r3, [r7, #15]
        break;
 8004006:	e005      	b.n	8004014 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004008:	4b2c      	ldr	r3, [pc, #176]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004010:	2b00      	cmp	r3, #0
 8004012:	d1ef      	bne.n	8003ff4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004014:	7bfb      	ldrb	r3, [r7, #15]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d14a      	bne.n	80040b0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d111      	bne.n	8004044 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004020:	4b26      	ldr	r3, [pc, #152]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004022:	695b      	ldr	r3, [r3, #20]
 8004024:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004028:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	6892      	ldr	r2, [r2, #8]
 8004030:	0211      	lsls	r1, r2, #8
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	68d2      	ldr	r2, [r2, #12]
 8004036:	0912      	lsrs	r2, r2, #4
 8004038:	0452      	lsls	r2, r2, #17
 800403a:	430a      	orrs	r2, r1
 800403c:	491f      	ldr	r1, [pc, #124]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800403e:	4313      	orrs	r3, r2
 8004040:	614b      	str	r3, [r1, #20]
 8004042:	e011      	b.n	8004068 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004044:	4b1d      	ldr	r3, [pc, #116]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004046:	695b      	ldr	r3, [r3, #20]
 8004048:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800404c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	6892      	ldr	r2, [r2, #8]
 8004054:	0211      	lsls	r1, r2, #8
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	6912      	ldr	r2, [r2, #16]
 800405a:	0852      	lsrs	r2, r2, #1
 800405c:	3a01      	subs	r2, #1
 800405e:	0652      	lsls	r2, r2, #25
 8004060:	430a      	orrs	r2, r1
 8004062:	4916      	ldr	r1, [pc, #88]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004064:	4313      	orrs	r3, r2
 8004066:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004068:	4b14      	ldr	r3, [pc, #80]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a13      	ldr	r2, [pc, #76]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800406e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004072:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004074:	f7fe f9b4 	bl	80023e0 <HAL_GetTick>
 8004078:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800407a:	e009      	b.n	8004090 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800407c:	f7fe f9b0 	bl	80023e0 <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2b02      	cmp	r3, #2
 8004088:	d902      	bls.n	8004090 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	73fb      	strb	r3, [r7, #15]
          break;
 800408e:	e005      	b.n	800409c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004090:	4b0a      	ldr	r3, [pc, #40]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004098:	2b00      	cmp	r3, #0
 800409a:	d0ef      	beq.n	800407c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800409c:	7bfb      	ldrb	r3, [r7, #15]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d106      	bne.n	80040b0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80040a2:	4b06      	ldr	r3, [pc, #24]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 80040a4:	695a      	ldr	r2, [r3, #20]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	4904      	ldr	r1, [pc, #16]	@ (80040bc <RCCEx_PLLSAI2_Config+0x1b8>)
 80040ac:	4313      	orrs	r3, r2
 80040ae:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80040b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3710      	adds	r7, #16
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	40021000 	.word	0x40021000

080040c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d101      	bne.n	80040d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e095      	b.n	80041fe <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d108      	bne.n	80040ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040e2:	d009      	beq.n	80040f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	61da      	str	r2, [r3, #28]
 80040ea:	e005      	b.n	80040f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2b00      	cmp	r3, #0
 8004108:	d106      	bne.n	8004118 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7fd fe22 	bl	8001d5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2202      	movs	r2, #2
 800411c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800412e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004138:	d902      	bls.n	8004140 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800413a:	2300      	movs	r3, #0
 800413c:	60fb      	str	r3, [r7, #12]
 800413e:	e002      	b.n	8004146 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004140:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004144:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800414e:	d007      	beq.n	8004160 <HAL_SPI_Init+0xa0>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004158:	d002      	beq.n	8004160 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004170:	431a      	orrs	r2, r3
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	f003 0302 	and.w	r3, r3, #2
 800417a:	431a      	orrs	r2, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	695b      	ldr	r3, [r3, #20]
 8004180:	f003 0301 	and.w	r3, r3, #1
 8004184:	431a      	orrs	r2, r3
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800418e:	431a      	orrs	r2, r3
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	69db      	ldr	r3, [r3, #28]
 8004194:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004198:	431a      	orrs	r2, r3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a1b      	ldr	r3, [r3, #32]
 800419e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041a2:	ea42 0103 	orr.w	r1, r2, r3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041aa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	430a      	orrs	r2, r1
 80041b4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	699b      	ldr	r3, [r3, #24]
 80041ba:	0c1b      	lsrs	r3, r3, #16
 80041bc:	f003 0204 	and.w	r2, r3, #4
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c4:	f003 0310 	and.w	r3, r3, #16
 80041c8:	431a      	orrs	r2, r3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041ce:	f003 0308 	and.w	r3, r3, #8
 80041d2:	431a      	orrs	r2, r3
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80041dc:	ea42 0103 	orr.w	r1, r2, r3
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	430a      	orrs	r2, r1
 80041ec:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2200      	movs	r2, #0
 80041f2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3710      	adds	r7, #16
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}

08004206 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004206:	b580      	push	{r7, lr}
 8004208:	b088      	sub	sp, #32
 800420a:	af00      	add	r7, sp, #0
 800420c:	60f8      	str	r0, [r7, #12]
 800420e:	60b9      	str	r1, [r7, #8]
 8004210:	603b      	str	r3, [r7, #0]
 8004212:	4613      	mov	r3, r2
 8004214:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004216:	f7fe f8e3 	bl	80023e0 <HAL_GetTick>
 800421a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800421c:	88fb      	ldrh	r3, [r7, #6]
 800421e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004226:	b2db      	uxtb	r3, r3
 8004228:	2b01      	cmp	r3, #1
 800422a:	d001      	beq.n	8004230 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800422c:	2302      	movs	r3, #2
 800422e:	e15c      	b.n	80044ea <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d002      	beq.n	800423c <HAL_SPI_Transmit+0x36>
 8004236:	88fb      	ldrh	r3, [r7, #6]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d101      	bne.n	8004240 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e154      	b.n	80044ea <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004246:	2b01      	cmp	r3, #1
 8004248:	d101      	bne.n	800424e <HAL_SPI_Transmit+0x48>
 800424a:	2302      	movs	r3, #2
 800424c:	e14d      	b.n	80044ea <HAL_SPI_Transmit+0x2e4>
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2201      	movs	r2, #1
 8004252:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2203      	movs	r2, #3
 800425a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2200      	movs	r2, #0
 8004262:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	68ba      	ldr	r2, [r7, #8]
 8004268:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	88fa      	ldrh	r2, [r7, #6]
 800426e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	88fa      	ldrh	r2, [r7, #6]
 8004274:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2200      	movs	r2, #0
 800427a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2200      	movs	r2, #0
 8004280:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2200      	movs	r2, #0
 8004290:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2200      	movs	r2, #0
 8004296:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042a0:	d10f      	bne.n	80042c2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80042c0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042cc:	2b40      	cmp	r3, #64	@ 0x40
 80042ce:	d007      	beq.n	80042e0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80042e8:	d952      	bls.n	8004390 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d002      	beq.n	80042f8 <HAL_SPI_Transmit+0xf2>
 80042f2:	8b7b      	ldrh	r3, [r7, #26]
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d145      	bne.n	8004384 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042fc:	881a      	ldrh	r2, [r3, #0]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004308:	1c9a      	adds	r2, r3, #2
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004312:	b29b      	uxth	r3, r3
 8004314:	3b01      	subs	r3, #1
 8004316:	b29a      	uxth	r2, r3
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800431c:	e032      	b.n	8004384 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	f003 0302 	and.w	r3, r3, #2
 8004328:	2b02      	cmp	r3, #2
 800432a:	d112      	bne.n	8004352 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004330:	881a      	ldrh	r2, [r3, #0]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800433c:	1c9a      	adds	r2, r3, #2
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004346:	b29b      	uxth	r3, r3
 8004348:	3b01      	subs	r3, #1
 800434a:	b29a      	uxth	r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004350:	e018      	b.n	8004384 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004352:	f7fe f845 	bl	80023e0 <HAL_GetTick>
 8004356:	4602      	mov	r2, r0
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	683a      	ldr	r2, [r7, #0]
 800435e:	429a      	cmp	r2, r3
 8004360:	d803      	bhi.n	800436a <HAL_SPI_Transmit+0x164>
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004368:	d102      	bne.n	8004370 <HAL_SPI_Transmit+0x16a>
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d109      	bne.n	8004384 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2200      	movs	r2, #0
 800437c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	e0b2      	b.n	80044ea <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004388:	b29b      	uxth	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	d1c7      	bne.n	800431e <HAL_SPI_Transmit+0x118>
 800438e:	e083      	b.n	8004498 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d002      	beq.n	800439e <HAL_SPI_Transmit+0x198>
 8004398:	8b7b      	ldrh	r3, [r7, #26]
 800439a:	2b01      	cmp	r3, #1
 800439c:	d177      	bne.n	800448e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d912      	bls.n	80043ce <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ac:	881a      	ldrh	r2, [r3, #0]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043b8:	1c9a      	adds	r2, r3, #2
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	3b02      	subs	r3, #2
 80043c6:	b29a      	uxth	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80043cc:	e05f      	b.n	800448e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	330c      	adds	r3, #12
 80043d8:	7812      	ldrb	r2, [r2, #0]
 80043da:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043e0:	1c5a      	adds	r2, r3, #1
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	3b01      	subs	r3, #1
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80043f4:	e04b      	b.n	800448e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	f003 0302 	and.w	r3, r3, #2
 8004400:	2b02      	cmp	r3, #2
 8004402:	d12b      	bne.n	800445c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004408:	b29b      	uxth	r3, r3
 800440a:	2b01      	cmp	r3, #1
 800440c:	d912      	bls.n	8004434 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004412:	881a      	ldrh	r2, [r3, #0]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800441e:	1c9a      	adds	r2, r3, #2
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004428:	b29b      	uxth	r3, r3
 800442a:	3b02      	subs	r3, #2
 800442c:	b29a      	uxth	r2, r3
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004432:	e02c      	b.n	800448e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	330c      	adds	r3, #12
 800443e:	7812      	ldrb	r2, [r2, #0]
 8004440:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004446:	1c5a      	adds	r2, r3, #1
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004450:	b29b      	uxth	r3, r3
 8004452:	3b01      	subs	r3, #1
 8004454:	b29a      	uxth	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800445a:	e018      	b.n	800448e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800445c:	f7fd ffc0 	bl	80023e0 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	683a      	ldr	r2, [r7, #0]
 8004468:	429a      	cmp	r2, r3
 800446a:	d803      	bhi.n	8004474 <HAL_SPI_Transmit+0x26e>
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004472:	d102      	bne.n	800447a <HAL_SPI_Transmit+0x274>
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d109      	bne.n	800448e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2201      	movs	r2, #1
 800447e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2200      	movs	r2, #0
 8004486:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e02d      	b.n	80044ea <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004492:	b29b      	uxth	r3, r3
 8004494:	2b00      	cmp	r3, #0
 8004496:	d1ae      	bne.n	80043f6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004498:	69fa      	ldr	r2, [r7, #28]
 800449a:	6839      	ldr	r1, [r7, #0]
 800449c:	68f8      	ldr	r0, [r7, #12]
 800449e:	f000 fb65 	bl	8004b6c <SPI_EndRxTxTransaction>
 80044a2:	4603      	mov	r3, r0
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d002      	beq.n	80044ae <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2220      	movs	r2, #32
 80044ac:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d10a      	bne.n	80044cc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80044b6:	2300      	movs	r3, #0
 80044b8:	617b      	str	r3, [r7, #20]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	617b      	str	r3, [r7, #20]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	617b      	str	r3, [r7, #20]
 80044ca:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d001      	beq.n	80044e8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e000      	b.n	80044ea <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80044e8:	2300      	movs	r3, #0
  }
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3720      	adds	r7, #32
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}

080044f2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80044f2:	b580      	push	{r7, lr}
 80044f4:	b08a      	sub	sp, #40	@ 0x28
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	60f8      	str	r0, [r7, #12]
 80044fa:	60b9      	str	r1, [r7, #8]
 80044fc:	607a      	str	r2, [r7, #4]
 80044fe:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004500:	2301      	movs	r3, #1
 8004502:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004504:	f7fd ff6c 	bl	80023e0 <HAL_GetTick>
 8004508:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004510:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004518:	887b      	ldrh	r3, [r7, #2]
 800451a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800451c:	887b      	ldrh	r3, [r7, #2]
 800451e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004520:	7ffb      	ldrb	r3, [r7, #31]
 8004522:	2b01      	cmp	r3, #1
 8004524:	d00c      	beq.n	8004540 <HAL_SPI_TransmitReceive+0x4e>
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800452c:	d106      	bne.n	800453c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d102      	bne.n	800453c <HAL_SPI_TransmitReceive+0x4a>
 8004536:	7ffb      	ldrb	r3, [r7, #31]
 8004538:	2b04      	cmp	r3, #4
 800453a:	d001      	beq.n	8004540 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800453c:	2302      	movs	r3, #2
 800453e:	e1f3      	b.n	8004928 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d005      	beq.n	8004552 <HAL_SPI_TransmitReceive+0x60>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d002      	beq.n	8004552 <HAL_SPI_TransmitReceive+0x60>
 800454c:	887b      	ldrh	r3, [r7, #2]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d101      	bne.n	8004556 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e1e8      	b.n	8004928 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800455c:	2b01      	cmp	r3, #1
 800455e:	d101      	bne.n	8004564 <HAL_SPI_TransmitReceive+0x72>
 8004560:	2302      	movs	r3, #2
 8004562:	e1e1      	b.n	8004928 <HAL_SPI_TransmitReceive+0x436>
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004572:	b2db      	uxtb	r3, r3
 8004574:	2b04      	cmp	r3, #4
 8004576:	d003      	beq.n	8004580 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2205      	movs	r2, #5
 800457c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2200      	movs	r2, #0
 8004584:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	887a      	ldrh	r2, [r7, #2]
 8004590:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	887a      	ldrh	r2, [r7, #2]
 8004598:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	68ba      	ldr	r2, [r7, #8]
 80045a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	887a      	ldrh	r2, [r7, #2]
 80045a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	887a      	ldrh	r2, [r7, #2]
 80045ac:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2200      	movs	r2, #0
 80045b2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2200      	movs	r2, #0
 80045b8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80045c2:	d802      	bhi.n	80045ca <HAL_SPI_TransmitReceive+0xd8>
 80045c4:	8abb      	ldrh	r3, [r7, #20]
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d908      	bls.n	80045dc <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	685a      	ldr	r2, [r3, #4]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80045d8:	605a      	str	r2, [r3, #4]
 80045da:	e007      	b.n	80045ec <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	685a      	ldr	r2, [r3, #4]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80045ea:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045f6:	2b40      	cmp	r3, #64	@ 0x40
 80045f8:	d007      	beq.n	800460a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004608:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004612:	f240 8083 	bls.w	800471c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d002      	beq.n	8004624 <HAL_SPI_TransmitReceive+0x132>
 800461e:	8afb      	ldrh	r3, [r7, #22]
 8004620:	2b01      	cmp	r3, #1
 8004622:	d16f      	bne.n	8004704 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004628:	881a      	ldrh	r2, [r3, #0]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004634:	1c9a      	adds	r2, r3, #2
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800463e:	b29b      	uxth	r3, r3
 8004640:	3b01      	subs	r3, #1
 8004642:	b29a      	uxth	r2, r3
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004648:	e05c      	b.n	8004704 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	f003 0302 	and.w	r3, r3, #2
 8004654:	2b02      	cmp	r3, #2
 8004656:	d11b      	bne.n	8004690 <HAL_SPI_TransmitReceive+0x19e>
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800465c:	b29b      	uxth	r3, r3
 800465e:	2b00      	cmp	r3, #0
 8004660:	d016      	beq.n	8004690 <HAL_SPI_TransmitReceive+0x19e>
 8004662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004664:	2b01      	cmp	r3, #1
 8004666:	d113      	bne.n	8004690 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800466c:	881a      	ldrh	r2, [r3, #0]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004678:	1c9a      	adds	r2, r3, #2
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004682:	b29b      	uxth	r3, r3
 8004684:	3b01      	subs	r3, #1
 8004686:	b29a      	uxth	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800468c:	2300      	movs	r3, #0
 800468e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	f003 0301 	and.w	r3, r3, #1
 800469a:	2b01      	cmp	r3, #1
 800469c:	d11c      	bne.n	80046d8 <HAL_SPI_TransmitReceive+0x1e6>
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d016      	beq.n	80046d8 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68da      	ldr	r2, [r3, #12]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b4:	b292      	uxth	r2, r2
 80046b6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046bc:	1c9a      	adds	r2, r3, #2
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046c8:	b29b      	uxth	r3, r3
 80046ca:	3b01      	subs	r3, #1
 80046cc:	b29a      	uxth	r2, r3
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80046d4:	2301      	movs	r3, #1
 80046d6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80046d8:	f7fd fe82 	bl	80023e0 <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	6a3b      	ldr	r3, [r7, #32]
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d80d      	bhi.n	8004704 <HAL_SPI_TransmitReceive+0x212>
 80046e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ee:	d009      	beq.n	8004704 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004700:	2303      	movs	r3, #3
 8004702:	e111      	b.n	8004928 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004708:	b29b      	uxth	r3, r3
 800470a:	2b00      	cmp	r3, #0
 800470c:	d19d      	bne.n	800464a <HAL_SPI_TransmitReceive+0x158>
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004714:	b29b      	uxth	r3, r3
 8004716:	2b00      	cmp	r3, #0
 8004718:	d197      	bne.n	800464a <HAL_SPI_TransmitReceive+0x158>
 800471a:	e0e5      	b.n	80048e8 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d003      	beq.n	800472c <HAL_SPI_TransmitReceive+0x23a>
 8004724:	8afb      	ldrh	r3, [r7, #22]
 8004726:	2b01      	cmp	r3, #1
 8004728:	f040 80d1 	bne.w	80048ce <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004730:	b29b      	uxth	r3, r3
 8004732:	2b01      	cmp	r3, #1
 8004734:	d912      	bls.n	800475c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800473a:	881a      	ldrh	r2, [r3, #0]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004746:	1c9a      	adds	r2, r3, #2
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004750:	b29b      	uxth	r3, r3
 8004752:	3b02      	subs	r3, #2
 8004754:	b29a      	uxth	r2, r3
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800475a:	e0b8      	b.n	80048ce <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	330c      	adds	r3, #12
 8004766:	7812      	ldrb	r2, [r2, #0]
 8004768:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800476e:	1c5a      	adds	r2, r3, #1
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004778:	b29b      	uxth	r3, r3
 800477a:	3b01      	subs	r3, #1
 800477c:	b29a      	uxth	r2, r3
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004782:	e0a4      	b.n	80048ce <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	f003 0302 	and.w	r3, r3, #2
 800478e:	2b02      	cmp	r3, #2
 8004790:	d134      	bne.n	80047fc <HAL_SPI_TransmitReceive+0x30a>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004796:	b29b      	uxth	r3, r3
 8004798:	2b00      	cmp	r3, #0
 800479a:	d02f      	beq.n	80047fc <HAL_SPI_TransmitReceive+0x30a>
 800479c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d12c      	bne.n	80047fc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d912      	bls.n	80047d2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b0:	881a      	ldrh	r2, [r3, #0]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047bc:	1c9a      	adds	r2, r3, #2
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	3b02      	subs	r3, #2
 80047ca:	b29a      	uxth	r2, r3
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80047d0:	e012      	b.n	80047f8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	330c      	adds	r3, #12
 80047dc:	7812      	ldrb	r2, [r2, #0]
 80047de:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e4:	1c5a      	adds	r2, r3, #1
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	3b01      	subs	r3, #1
 80047f2:	b29a      	uxth	r2, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80047f8:	2300      	movs	r3, #0
 80047fa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	f003 0301 	and.w	r3, r3, #1
 8004806:	2b01      	cmp	r3, #1
 8004808:	d148      	bne.n	800489c <HAL_SPI_TransmitReceive+0x3aa>
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004810:	b29b      	uxth	r3, r3
 8004812:	2b00      	cmp	r3, #0
 8004814:	d042      	beq.n	800489c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800481c:	b29b      	uxth	r3, r3
 800481e:	2b01      	cmp	r3, #1
 8004820:	d923      	bls.n	800486a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	68da      	ldr	r2, [r3, #12]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800482c:	b292      	uxth	r2, r2
 800482e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004834:	1c9a      	adds	r2, r3, #2
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004840:	b29b      	uxth	r3, r3
 8004842:	3b02      	subs	r3, #2
 8004844:	b29a      	uxth	r2, r3
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004852:	b29b      	uxth	r3, r3
 8004854:	2b01      	cmp	r3, #1
 8004856:	d81f      	bhi.n	8004898 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	685a      	ldr	r2, [r3, #4]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004866:	605a      	str	r2, [r3, #4]
 8004868:	e016      	b.n	8004898 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f103 020c 	add.w	r2, r3, #12
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004876:	7812      	ldrb	r2, [r2, #0]
 8004878:	b2d2      	uxtb	r2, r2
 800487a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004880:	1c5a      	adds	r2, r3, #1
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800488c:	b29b      	uxth	r3, r3
 800488e:	3b01      	subs	r3, #1
 8004890:	b29a      	uxth	r2, r3
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004898:	2301      	movs	r3, #1
 800489a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800489c:	f7fd fda0 	bl	80023e0 <HAL_GetTick>
 80048a0:	4602      	mov	r2, r0
 80048a2:	6a3b      	ldr	r3, [r7, #32]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d803      	bhi.n	80048b4 <HAL_SPI_TransmitReceive+0x3c2>
 80048ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048b2:	d102      	bne.n	80048ba <HAL_SPI_TransmitReceive+0x3c8>
 80048b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d109      	bne.n	80048ce <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2201      	movs	r2, #1
 80048be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e02c      	b.n	8004928 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	f47f af55 	bne.w	8004784 <HAL_SPI_TransmitReceive+0x292>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	f47f af4e 	bne.w	8004784 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048e8:	6a3a      	ldr	r2, [r7, #32]
 80048ea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80048ec:	68f8      	ldr	r0, [r7, #12]
 80048ee:	f000 f93d 	bl	8004b6c <SPI_EndRxTxTransaction>
 80048f2:	4603      	mov	r3, r0
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d008      	beq.n	800490a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2220      	movs	r2, #32
 80048fc:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e00e      	b.n	8004928 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800491e:	2b00      	cmp	r3, #0
 8004920:	d001      	beq.n	8004926 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e000      	b.n	8004928 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004926:	2300      	movs	r3, #0
  }
}
 8004928:	4618      	mov	r0, r3
 800492a:	3728      	adds	r7, #40	@ 0x28
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}

08004930 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b088      	sub	sp, #32
 8004934:	af00      	add	r7, sp, #0
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	60b9      	str	r1, [r7, #8]
 800493a:	603b      	str	r3, [r7, #0]
 800493c:	4613      	mov	r3, r2
 800493e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004940:	f7fd fd4e 	bl	80023e0 <HAL_GetTick>
 8004944:	4602      	mov	r2, r0
 8004946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004948:	1a9b      	subs	r3, r3, r2
 800494a:	683a      	ldr	r2, [r7, #0]
 800494c:	4413      	add	r3, r2
 800494e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004950:	f7fd fd46 	bl	80023e0 <HAL_GetTick>
 8004954:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004956:	4b39      	ldr	r3, [pc, #228]	@ (8004a3c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	015b      	lsls	r3, r3, #5
 800495c:	0d1b      	lsrs	r3, r3, #20
 800495e:	69fa      	ldr	r2, [r7, #28]
 8004960:	fb02 f303 	mul.w	r3, r2, r3
 8004964:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004966:	e054      	b.n	8004a12 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800496e:	d050      	beq.n	8004a12 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004970:	f7fd fd36 	bl	80023e0 <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	69bb      	ldr	r3, [r7, #24]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	69fa      	ldr	r2, [r7, #28]
 800497c:	429a      	cmp	r2, r3
 800497e:	d902      	bls.n	8004986 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d13d      	bne.n	8004a02 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	685a      	ldr	r2, [r3, #4]
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004994:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800499e:	d111      	bne.n	80049c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049a8:	d004      	beq.n	80049b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049b2:	d107      	bne.n	80049c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049cc:	d10f      	bne.n	80049ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80049dc:	601a      	str	r2, [r3, #0]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80049ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2201      	movs	r2, #1
 80049f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2200      	movs	r2, #0
 80049fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e017      	b.n	8004a32 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d101      	bne.n	8004a0c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	3b01      	subs	r3, #1
 8004a10:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	689a      	ldr	r2, [r3, #8]
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	68ba      	ldr	r2, [r7, #8]
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	bf0c      	ite	eq
 8004a22:	2301      	moveq	r3, #1
 8004a24:	2300      	movne	r3, #0
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	461a      	mov	r2, r3
 8004a2a:	79fb      	ldrb	r3, [r7, #7]
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d19b      	bne.n	8004968 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3720      	adds	r7, #32
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	20000008 	.word	0x20000008

08004a40 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b08a      	sub	sp, #40	@ 0x28
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	60f8      	str	r0, [r7, #12]
 8004a48:	60b9      	str	r1, [r7, #8]
 8004a4a:	607a      	str	r2, [r7, #4]
 8004a4c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004a52:	f7fd fcc5 	bl	80023e0 <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a5a:	1a9b      	subs	r3, r3, r2
 8004a5c:	683a      	ldr	r2, [r7, #0]
 8004a5e:	4413      	add	r3, r2
 8004a60:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004a62:	f7fd fcbd 	bl	80023e0 <HAL_GetTick>
 8004a66:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	330c      	adds	r3, #12
 8004a6e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004a70:	4b3d      	ldr	r3, [pc, #244]	@ (8004b68 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	4613      	mov	r3, r2
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	4413      	add	r3, r2
 8004a7a:	00da      	lsls	r2, r3, #3
 8004a7c:	1ad3      	subs	r3, r2, r3
 8004a7e:	0d1b      	lsrs	r3, r3, #20
 8004a80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a82:	fb02 f303 	mul.w	r3, r2, r3
 8004a86:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004a88:	e060      	b.n	8004b4c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004a90:	d107      	bne.n	8004aa2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d104      	bne.n	8004aa2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004a98:	69fb      	ldr	r3, [r7, #28]
 8004a9a:	781b      	ldrb	r3, [r3, #0]
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004aa0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aa8:	d050      	beq.n	8004b4c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004aaa:	f7fd fc99 	bl	80023e0 <HAL_GetTick>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	6a3b      	ldr	r3, [r7, #32]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d902      	bls.n	8004ac0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d13d      	bne.n	8004b3c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	685a      	ldr	r2, [r3, #4]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004ace:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ad8:	d111      	bne.n	8004afe <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ae2:	d004      	beq.n	8004aee <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aec:	d107      	bne.n	8004afe <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004afc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b06:	d10f      	bne.n	8004b28 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b16:	601a      	str	r2, [r3, #0]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b26:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004b38:	2303      	movs	r3, #3
 8004b3a:	e010      	b.n	8004b5e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004b3c:	69bb      	ldr	r3, [r7, #24]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d101      	bne.n	8004b46 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004b42:	2300      	movs	r3, #0
 8004b44:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004b46:	69bb      	ldr	r3, [r7, #24]
 8004b48:	3b01      	subs	r3, #1
 8004b4a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	689a      	ldr	r2, [r3, #8]
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	4013      	ands	r3, r2
 8004b56:	687a      	ldr	r2, [r7, #4]
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d196      	bne.n	8004a8a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004b5c:	2300      	movs	r3, #0
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3728      	adds	r7, #40	@ 0x28
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	bf00      	nop
 8004b68:	20000008 	.word	0x20000008

08004b6c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b086      	sub	sp, #24
 8004b70:	af02      	add	r7, sp, #8
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	9300      	str	r3, [sp, #0]
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004b84:	68f8      	ldr	r0, [r7, #12]
 8004b86:	f7ff ff5b 	bl	8004a40 <SPI_WaitFifoStateUntilTimeout>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d007      	beq.n	8004ba0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b94:	f043 0220 	orr.w	r2, r3, #32
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	e027      	b.n	8004bf0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	9300      	str	r3, [sp, #0]
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	2180      	movs	r1, #128	@ 0x80
 8004baa:	68f8      	ldr	r0, [r7, #12]
 8004bac:	f7ff fec0 	bl	8004930 <SPI_WaitFlagStateUntilTimeout>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d007      	beq.n	8004bc6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bba:	f043 0220 	orr.w	r2, r3, #32
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e014      	b.n	8004bf0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	9300      	str	r3, [sp, #0]
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004bd2:	68f8      	ldr	r0, [r7, #12]
 8004bd4:	f7ff ff34 	bl	8004a40 <SPI_WaitFifoStateUntilTimeout>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d007      	beq.n	8004bee <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004be2:	f043 0220 	orr.w	r2, r3, #32
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e000      	b.n	8004bf0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004bee:	2300      	movs	r3, #0
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3710      	adds	r7, #16
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d101      	bne.n	8004c0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e049      	b.n	8004c9e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d106      	bne.n	8004c24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f7fd f8fc 	bl	8001e1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2202      	movs	r2, #2
 8004c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	3304      	adds	r3, #4
 8004c34:	4619      	mov	r1, r3
 8004c36:	4610      	mov	r0, r2
 8004c38:	f000 fc76 	bl	8005528 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2201      	movs	r2, #1
 8004c68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3708      	adds	r7, #8
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
	...

08004ca8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b085      	sub	sp, #20
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d001      	beq.n	8004cc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e04f      	b.n	8004d60 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2202      	movs	r2, #2
 8004cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	68da      	ldr	r2, [r3, #12]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f042 0201 	orr.w	r2, r2, #1
 8004cd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a23      	ldr	r2, [pc, #140]	@ (8004d6c <HAL_TIM_Base_Start_IT+0xc4>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d01d      	beq.n	8004d1e <HAL_TIM_Base_Start_IT+0x76>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cea:	d018      	beq.n	8004d1e <HAL_TIM_Base_Start_IT+0x76>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a1f      	ldr	r2, [pc, #124]	@ (8004d70 <HAL_TIM_Base_Start_IT+0xc8>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d013      	beq.n	8004d1e <HAL_TIM_Base_Start_IT+0x76>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a1e      	ldr	r2, [pc, #120]	@ (8004d74 <HAL_TIM_Base_Start_IT+0xcc>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d00e      	beq.n	8004d1e <HAL_TIM_Base_Start_IT+0x76>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a1c      	ldr	r2, [pc, #112]	@ (8004d78 <HAL_TIM_Base_Start_IT+0xd0>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d009      	beq.n	8004d1e <HAL_TIM_Base_Start_IT+0x76>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a1b      	ldr	r2, [pc, #108]	@ (8004d7c <HAL_TIM_Base_Start_IT+0xd4>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d004      	beq.n	8004d1e <HAL_TIM_Base_Start_IT+0x76>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a19      	ldr	r2, [pc, #100]	@ (8004d80 <HAL_TIM_Base_Start_IT+0xd8>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d115      	bne.n	8004d4a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	689a      	ldr	r2, [r3, #8]
 8004d24:	4b17      	ldr	r3, [pc, #92]	@ (8004d84 <HAL_TIM_Base_Start_IT+0xdc>)
 8004d26:	4013      	ands	r3, r2
 8004d28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2b06      	cmp	r3, #6
 8004d2e:	d015      	beq.n	8004d5c <HAL_TIM_Base_Start_IT+0xb4>
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d36:	d011      	beq.n	8004d5c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f042 0201 	orr.w	r2, r2, #1
 8004d46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d48:	e008      	b.n	8004d5c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f042 0201 	orr.w	r2, r2, #1
 8004d58:	601a      	str	r2, [r3, #0]
 8004d5a:	e000      	b.n	8004d5e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d5c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004d5e:	2300      	movs	r3, #0
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3714      	adds	r7, #20
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr
 8004d6c:	40012c00 	.word	0x40012c00
 8004d70:	40000400 	.word	0x40000400
 8004d74:	40000800 	.word	0x40000800
 8004d78:	40000c00 	.word	0x40000c00
 8004d7c:	40013400 	.word	0x40013400
 8004d80:	40014000 	.word	0x40014000
 8004d84:	00010007 	.word	0x00010007

08004d88 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	68da      	ldr	r2, [r3, #12]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f022 0201 	bic.w	r2, r2, #1
 8004d9e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	6a1a      	ldr	r2, [r3, #32]
 8004da6:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004daa:	4013      	ands	r3, r2
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d10f      	bne.n	8004dd0 <HAL_TIM_Base_Stop_IT+0x48>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	6a1a      	ldr	r2, [r3, #32]
 8004db6:	f240 4344 	movw	r3, #1092	@ 0x444
 8004dba:	4013      	ands	r3, r2
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d107      	bne.n	8004dd0 <HAL_TIM_Base_Stop_IT+0x48>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f022 0201 	bic.w	r2, r2, #1
 8004dce:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004dd8:	2300      	movs	r3, #0
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	370c      	adds	r7, #12
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr

08004de6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004de6:	b580      	push	{r7, lr}
 8004de8:	b082      	sub	sp, #8
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d101      	bne.n	8004df8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e049      	b.n	8004e8c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d106      	bne.n	8004e12 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f7fc ffe7 	bl	8001de0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2202      	movs	r2, #2
 8004e16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	3304      	adds	r3, #4
 8004e22:	4619      	mov	r1, r3
 8004e24:	4610      	mov	r0, r2
 8004e26:	f000 fb7f 	bl	8005528 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2201      	movs	r2, #1
 8004e36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2201      	movs	r2, #1
 8004e46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2201      	movs	r2, #1
 8004e56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2201      	movs	r2, #1
 8004e66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2201      	movs	r2, #1
 8004e76:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2201      	movs	r2, #1
 8004e86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e8a:	2300      	movs	r3, #0
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3708      	adds	r7, #8
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}

08004e94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d109      	bne.n	8004eb8 <HAL_TIM_PWM_Start+0x24>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	bf14      	ite	ne
 8004eb0:	2301      	movne	r3, #1
 8004eb2:	2300      	moveq	r3, #0
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	e03c      	b.n	8004f32 <HAL_TIM_PWM_Start+0x9e>
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	2b04      	cmp	r3, #4
 8004ebc:	d109      	bne.n	8004ed2 <HAL_TIM_PWM_Start+0x3e>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	bf14      	ite	ne
 8004eca:	2301      	movne	r3, #1
 8004ecc:	2300      	moveq	r3, #0
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	e02f      	b.n	8004f32 <HAL_TIM_PWM_Start+0x9e>
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	2b08      	cmp	r3, #8
 8004ed6:	d109      	bne.n	8004eec <HAL_TIM_PWM_Start+0x58>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	bf14      	ite	ne
 8004ee4:	2301      	movne	r3, #1
 8004ee6:	2300      	moveq	r3, #0
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	e022      	b.n	8004f32 <HAL_TIM_PWM_Start+0x9e>
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	2b0c      	cmp	r3, #12
 8004ef0:	d109      	bne.n	8004f06 <HAL_TIM_PWM_Start+0x72>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	bf14      	ite	ne
 8004efe:	2301      	movne	r3, #1
 8004f00:	2300      	moveq	r3, #0
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	e015      	b.n	8004f32 <HAL_TIM_PWM_Start+0x9e>
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	2b10      	cmp	r3, #16
 8004f0a:	d109      	bne.n	8004f20 <HAL_TIM_PWM_Start+0x8c>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	bf14      	ite	ne
 8004f18:	2301      	movne	r3, #1
 8004f1a:	2300      	moveq	r3, #0
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	e008      	b.n	8004f32 <HAL_TIM_PWM_Start+0x9e>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	bf14      	ite	ne
 8004f2c:	2301      	movne	r3, #1
 8004f2e:	2300      	moveq	r3, #0
 8004f30:	b2db      	uxtb	r3, r3
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d001      	beq.n	8004f3a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e09c      	b.n	8005074 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d104      	bne.n	8004f4a <HAL_TIM_PWM_Start+0xb6>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2202      	movs	r2, #2
 8004f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f48:	e023      	b.n	8004f92 <HAL_TIM_PWM_Start+0xfe>
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	2b04      	cmp	r3, #4
 8004f4e:	d104      	bne.n	8004f5a <HAL_TIM_PWM_Start+0xc6>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2202      	movs	r2, #2
 8004f54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f58:	e01b      	b.n	8004f92 <HAL_TIM_PWM_Start+0xfe>
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	2b08      	cmp	r3, #8
 8004f5e:	d104      	bne.n	8004f6a <HAL_TIM_PWM_Start+0xd6>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2202      	movs	r2, #2
 8004f64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f68:	e013      	b.n	8004f92 <HAL_TIM_PWM_Start+0xfe>
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	2b0c      	cmp	r3, #12
 8004f6e:	d104      	bne.n	8004f7a <HAL_TIM_PWM_Start+0xe6>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2202      	movs	r2, #2
 8004f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f78:	e00b      	b.n	8004f92 <HAL_TIM_PWM_Start+0xfe>
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	2b10      	cmp	r3, #16
 8004f7e:	d104      	bne.n	8004f8a <HAL_TIM_PWM_Start+0xf6>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2202      	movs	r2, #2
 8004f84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f88:	e003      	b.n	8004f92 <HAL_TIM_PWM_Start+0xfe>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2202      	movs	r2, #2
 8004f8e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2201      	movs	r2, #1
 8004f98:	6839      	ldr	r1, [r7, #0]
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f000 fe40 	bl	8005c20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a35      	ldr	r2, [pc, #212]	@ (800507c <HAL_TIM_PWM_Start+0x1e8>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d013      	beq.n	8004fd2 <HAL_TIM_PWM_Start+0x13e>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a34      	ldr	r2, [pc, #208]	@ (8005080 <HAL_TIM_PWM_Start+0x1ec>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d00e      	beq.n	8004fd2 <HAL_TIM_PWM_Start+0x13e>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a32      	ldr	r2, [pc, #200]	@ (8005084 <HAL_TIM_PWM_Start+0x1f0>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d009      	beq.n	8004fd2 <HAL_TIM_PWM_Start+0x13e>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a31      	ldr	r2, [pc, #196]	@ (8005088 <HAL_TIM_PWM_Start+0x1f4>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d004      	beq.n	8004fd2 <HAL_TIM_PWM_Start+0x13e>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a2f      	ldr	r2, [pc, #188]	@ (800508c <HAL_TIM_PWM_Start+0x1f8>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d101      	bne.n	8004fd6 <HAL_TIM_PWM_Start+0x142>
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e000      	b.n	8004fd8 <HAL_TIM_PWM_Start+0x144>
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d007      	beq.n	8004fec <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004fea:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a22      	ldr	r2, [pc, #136]	@ (800507c <HAL_TIM_PWM_Start+0x1e8>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d01d      	beq.n	8005032 <HAL_TIM_PWM_Start+0x19e>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ffe:	d018      	beq.n	8005032 <HAL_TIM_PWM_Start+0x19e>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a22      	ldr	r2, [pc, #136]	@ (8005090 <HAL_TIM_PWM_Start+0x1fc>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d013      	beq.n	8005032 <HAL_TIM_PWM_Start+0x19e>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a21      	ldr	r2, [pc, #132]	@ (8005094 <HAL_TIM_PWM_Start+0x200>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d00e      	beq.n	8005032 <HAL_TIM_PWM_Start+0x19e>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a1f      	ldr	r2, [pc, #124]	@ (8005098 <HAL_TIM_PWM_Start+0x204>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d009      	beq.n	8005032 <HAL_TIM_PWM_Start+0x19e>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a17      	ldr	r2, [pc, #92]	@ (8005080 <HAL_TIM_PWM_Start+0x1ec>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d004      	beq.n	8005032 <HAL_TIM_PWM_Start+0x19e>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a15      	ldr	r2, [pc, #84]	@ (8005084 <HAL_TIM_PWM_Start+0x1f0>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d115      	bne.n	800505e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	689a      	ldr	r2, [r3, #8]
 8005038:	4b18      	ldr	r3, [pc, #96]	@ (800509c <HAL_TIM_PWM_Start+0x208>)
 800503a:	4013      	ands	r3, r2
 800503c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2b06      	cmp	r3, #6
 8005042:	d015      	beq.n	8005070 <HAL_TIM_PWM_Start+0x1dc>
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800504a:	d011      	beq.n	8005070 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f042 0201 	orr.w	r2, r2, #1
 800505a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800505c:	e008      	b.n	8005070 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f042 0201 	orr.w	r2, r2, #1
 800506c:	601a      	str	r2, [r3, #0]
 800506e:	e000      	b.n	8005072 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005070:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005072:	2300      	movs	r3, #0
}
 8005074:	4618      	mov	r0, r3
 8005076:	3710      	adds	r7, #16
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}
 800507c:	40012c00 	.word	0x40012c00
 8005080:	40013400 	.word	0x40013400
 8005084:	40014000 	.word	0x40014000
 8005088:	40014400 	.word	0x40014400
 800508c:	40014800 	.word	0x40014800
 8005090:	40000400 	.word	0x40000400
 8005094:	40000800 	.word	0x40000800
 8005098:	40000c00 	.word	0x40000c00
 800509c:	00010007 	.word	0x00010007

080050a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b084      	sub	sp, #16
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	691b      	ldr	r3, [r3, #16]
 80050b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	f003 0302 	and.w	r3, r3, #2
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d020      	beq.n	8005104 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f003 0302 	and.w	r3, r3, #2
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d01b      	beq.n	8005104 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f06f 0202 	mvn.w	r2, #2
 80050d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2201      	movs	r2, #1
 80050da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	699b      	ldr	r3, [r3, #24]
 80050e2:	f003 0303 	and.w	r3, r3, #3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d003      	beq.n	80050f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f000 f9fe 	bl	80054ec <HAL_TIM_IC_CaptureCallback>
 80050f0:	e005      	b.n	80050fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f000 f9f0 	bl	80054d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050f8:	6878      	ldr	r0, [r7, #4]
 80050fa:	f000 fa01 	bl	8005500 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	f003 0304 	and.w	r3, r3, #4
 800510a:	2b00      	cmp	r3, #0
 800510c:	d020      	beq.n	8005150 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	f003 0304 	and.w	r3, r3, #4
 8005114:	2b00      	cmp	r3, #0
 8005116:	d01b      	beq.n	8005150 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f06f 0204 	mvn.w	r2, #4
 8005120:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2202      	movs	r2, #2
 8005126:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	699b      	ldr	r3, [r3, #24]
 800512e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005132:	2b00      	cmp	r3, #0
 8005134:	d003      	beq.n	800513e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f000 f9d8 	bl	80054ec <HAL_TIM_IC_CaptureCallback>
 800513c:	e005      	b.n	800514a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 f9ca 	bl	80054d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f000 f9db 	bl	8005500 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	f003 0308 	and.w	r3, r3, #8
 8005156:	2b00      	cmp	r3, #0
 8005158:	d020      	beq.n	800519c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f003 0308 	and.w	r3, r3, #8
 8005160:	2b00      	cmp	r3, #0
 8005162:	d01b      	beq.n	800519c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f06f 0208 	mvn.w	r2, #8
 800516c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2204      	movs	r2, #4
 8005172:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	69db      	ldr	r3, [r3, #28]
 800517a:	f003 0303 	and.w	r3, r3, #3
 800517e:	2b00      	cmp	r3, #0
 8005180:	d003      	beq.n	800518a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f000 f9b2 	bl	80054ec <HAL_TIM_IC_CaptureCallback>
 8005188:	e005      	b.n	8005196 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f000 f9a4 	bl	80054d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005190:	6878      	ldr	r0, [r7, #4]
 8005192:	f000 f9b5 	bl	8005500 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	f003 0310 	and.w	r3, r3, #16
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d020      	beq.n	80051e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	f003 0310 	and.w	r3, r3, #16
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d01b      	beq.n	80051e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f06f 0210 	mvn.w	r2, #16
 80051b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2208      	movs	r2, #8
 80051be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	69db      	ldr	r3, [r3, #28]
 80051c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d003      	beq.n	80051d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 f98c 	bl	80054ec <HAL_TIM_IC_CaptureCallback>
 80051d4:	e005      	b.n	80051e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	f000 f97e 	bl	80054d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f000 f98f 	bl	8005500 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	f003 0301 	and.w	r3, r3, #1
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d00c      	beq.n	800520c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f003 0301 	and.w	r3, r3, #1
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d007      	beq.n	800520c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f06f 0201 	mvn.w	r2, #1
 8005204:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f7fc fd04 	bl	8001c14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005212:	2b00      	cmp	r3, #0
 8005214:	d104      	bne.n	8005220 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800521c:	2b00      	cmp	r3, #0
 800521e:	d00c      	beq.n	800523a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005226:	2b00      	cmp	r3, #0
 8005228:	d007      	beq.n	800523a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005232:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005234:	6878      	ldr	r0, [r7, #4]
 8005236:	f000 fdab 	bl	8005d90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005240:	2b00      	cmp	r3, #0
 8005242:	d00c      	beq.n	800525e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800524a:	2b00      	cmp	r3, #0
 800524c:	d007      	beq.n	800525e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005256:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f000 fda3 	bl	8005da4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005264:	2b00      	cmp	r3, #0
 8005266:	d00c      	beq.n	8005282 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800526e:	2b00      	cmp	r3, #0
 8005270:	d007      	beq.n	8005282 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800527a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f000 f949 	bl	8005514 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	f003 0320 	and.w	r3, r3, #32
 8005288:	2b00      	cmp	r3, #0
 800528a:	d00c      	beq.n	80052a6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f003 0320 	and.w	r3, r3, #32
 8005292:	2b00      	cmp	r3, #0
 8005294:	d007      	beq.n	80052a6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f06f 0220 	mvn.w	r2, #32
 800529e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80052a0:	6878      	ldr	r0, [r7, #4]
 80052a2:	f000 fd6b 	bl	8005d7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80052a6:	bf00      	nop
 80052a8:	3710      	adds	r7, #16
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
	...

080052b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b086      	sub	sp, #24
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	60f8      	str	r0, [r7, #12]
 80052b8:	60b9      	str	r1, [r7, #8]
 80052ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052bc:	2300      	movs	r3, #0
 80052be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	d101      	bne.n	80052ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80052ca:	2302      	movs	r3, #2
 80052cc:	e0ff      	b.n	80054ce <HAL_TIM_PWM_ConfigChannel+0x21e>
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2201      	movs	r2, #1
 80052d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2b14      	cmp	r3, #20
 80052da:	f200 80f0 	bhi.w	80054be <HAL_TIM_PWM_ConfigChannel+0x20e>
 80052de:	a201      	add	r2, pc, #4	@ (adr r2, 80052e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80052e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052e4:	08005339 	.word	0x08005339
 80052e8:	080054bf 	.word	0x080054bf
 80052ec:	080054bf 	.word	0x080054bf
 80052f0:	080054bf 	.word	0x080054bf
 80052f4:	08005379 	.word	0x08005379
 80052f8:	080054bf 	.word	0x080054bf
 80052fc:	080054bf 	.word	0x080054bf
 8005300:	080054bf 	.word	0x080054bf
 8005304:	080053bb 	.word	0x080053bb
 8005308:	080054bf 	.word	0x080054bf
 800530c:	080054bf 	.word	0x080054bf
 8005310:	080054bf 	.word	0x080054bf
 8005314:	080053fb 	.word	0x080053fb
 8005318:	080054bf 	.word	0x080054bf
 800531c:	080054bf 	.word	0x080054bf
 8005320:	080054bf 	.word	0x080054bf
 8005324:	0800543d 	.word	0x0800543d
 8005328:	080054bf 	.word	0x080054bf
 800532c:	080054bf 	.word	0x080054bf
 8005330:	080054bf 	.word	0x080054bf
 8005334:	0800547d 	.word	0x0800547d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	68b9      	ldr	r1, [r7, #8]
 800533e:	4618      	mov	r0, r3
 8005340:	f000 f998 	bl	8005674 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	699a      	ldr	r2, [r3, #24]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f042 0208 	orr.w	r2, r2, #8
 8005352:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	699a      	ldr	r2, [r3, #24]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f022 0204 	bic.w	r2, r2, #4
 8005362:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	6999      	ldr	r1, [r3, #24]
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	691a      	ldr	r2, [r3, #16]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	430a      	orrs	r2, r1
 8005374:	619a      	str	r2, [r3, #24]
      break;
 8005376:	e0a5      	b.n	80054c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	68b9      	ldr	r1, [r7, #8]
 800537e:	4618      	mov	r0, r3
 8005380:	f000 fa08 	bl	8005794 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	699a      	ldr	r2, [r3, #24]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005392:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	699a      	ldr	r2, [r3, #24]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	6999      	ldr	r1, [r3, #24]
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	021a      	lsls	r2, r3, #8
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	430a      	orrs	r2, r1
 80053b6:	619a      	str	r2, [r3, #24]
      break;
 80053b8:	e084      	b.n	80054c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	68b9      	ldr	r1, [r7, #8]
 80053c0:	4618      	mov	r0, r3
 80053c2:	f000 fa71 	bl	80058a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	69da      	ldr	r2, [r3, #28]
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f042 0208 	orr.w	r2, r2, #8
 80053d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	69da      	ldr	r2, [r3, #28]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f022 0204 	bic.w	r2, r2, #4
 80053e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	69d9      	ldr	r1, [r3, #28]
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	691a      	ldr	r2, [r3, #16]
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	430a      	orrs	r2, r1
 80053f6:	61da      	str	r2, [r3, #28]
      break;
 80053f8:	e064      	b.n	80054c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68b9      	ldr	r1, [r7, #8]
 8005400:	4618      	mov	r0, r3
 8005402:	f000 fad9 	bl	80059b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	69da      	ldr	r2, [r3, #28]
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005414:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	69da      	ldr	r2, [r3, #28]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005424:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	69d9      	ldr	r1, [r3, #28]
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	021a      	lsls	r2, r3, #8
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	430a      	orrs	r2, r1
 8005438:	61da      	str	r2, [r3, #28]
      break;
 800543a:	e043      	b.n	80054c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	68b9      	ldr	r1, [r7, #8]
 8005442:	4618      	mov	r0, r3
 8005444:	f000 fb22 	bl	8005a8c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f042 0208 	orr.w	r2, r2, #8
 8005456:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f022 0204 	bic.w	r2, r2, #4
 8005466:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	691a      	ldr	r2, [r3, #16]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	430a      	orrs	r2, r1
 8005478:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800547a:	e023      	b.n	80054c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	68b9      	ldr	r1, [r7, #8]
 8005482:	4618      	mov	r0, r3
 8005484:	f000 fb66 	bl	8005b54 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005496:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054a6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	021a      	lsls	r2, r3, #8
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	430a      	orrs	r2, r1
 80054ba:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80054bc:	e002      	b.n	80054c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	75fb      	strb	r3, [r7, #23]
      break;
 80054c2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2200      	movs	r2, #0
 80054c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80054cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	3718      	adds	r7, #24
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bd80      	pop	{r7, pc}
 80054d6:	bf00      	nop

080054d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054d8:	b480      	push	{r7}
 80054da:	b083      	sub	sp, #12
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054e0:	bf00      	nop
 80054e2:	370c      	adds	r7, #12
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr

080054ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b083      	sub	sp, #12
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054f4:	bf00      	nop
 80054f6:	370c      	adds	r7, #12
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr

08005500 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005500:	b480      	push	{r7}
 8005502:	b083      	sub	sp, #12
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005508:	bf00      	nop
 800550a:	370c      	adds	r7, #12
 800550c:	46bd      	mov	sp, r7
 800550e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005512:	4770      	bx	lr

08005514 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005514:	b480      	push	{r7}
 8005516:	b083      	sub	sp, #12
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800551c:	bf00      	nop
 800551e:	370c      	adds	r7, #12
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr

08005528 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005528:	b480      	push	{r7}
 800552a:	b085      	sub	sp, #20
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
 8005530:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a46      	ldr	r2, [pc, #280]	@ (8005654 <TIM_Base_SetConfig+0x12c>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d013      	beq.n	8005568 <TIM_Base_SetConfig+0x40>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005546:	d00f      	beq.n	8005568 <TIM_Base_SetConfig+0x40>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	4a43      	ldr	r2, [pc, #268]	@ (8005658 <TIM_Base_SetConfig+0x130>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d00b      	beq.n	8005568 <TIM_Base_SetConfig+0x40>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	4a42      	ldr	r2, [pc, #264]	@ (800565c <TIM_Base_SetConfig+0x134>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d007      	beq.n	8005568 <TIM_Base_SetConfig+0x40>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	4a41      	ldr	r2, [pc, #260]	@ (8005660 <TIM_Base_SetConfig+0x138>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d003      	beq.n	8005568 <TIM_Base_SetConfig+0x40>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	4a40      	ldr	r2, [pc, #256]	@ (8005664 <TIM_Base_SetConfig+0x13c>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d108      	bne.n	800557a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800556e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	4313      	orrs	r3, r2
 8005578:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a35      	ldr	r2, [pc, #212]	@ (8005654 <TIM_Base_SetConfig+0x12c>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d01f      	beq.n	80055c2 <TIM_Base_SetConfig+0x9a>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005588:	d01b      	beq.n	80055c2 <TIM_Base_SetConfig+0x9a>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4a32      	ldr	r2, [pc, #200]	@ (8005658 <TIM_Base_SetConfig+0x130>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d017      	beq.n	80055c2 <TIM_Base_SetConfig+0x9a>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a31      	ldr	r2, [pc, #196]	@ (800565c <TIM_Base_SetConfig+0x134>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d013      	beq.n	80055c2 <TIM_Base_SetConfig+0x9a>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a30      	ldr	r2, [pc, #192]	@ (8005660 <TIM_Base_SetConfig+0x138>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d00f      	beq.n	80055c2 <TIM_Base_SetConfig+0x9a>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	4a2f      	ldr	r2, [pc, #188]	@ (8005664 <TIM_Base_SetConfig+0x13c>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d00b      	beq.n	80055c2 <TIM_Base_SetConfig+0x9a>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a2e      	ldr	r2, [pc, #184]	@ (8005668 <TIM_Base_SetConfig+0x140>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d007      	beq.n	80055c2 <TIM_Base_SetConfig+0x9a>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a2d      	ldr	r2, [pc, #180]	@ (800566c <TIM_Base_SetConfig+0x144>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d003      	beq.n	80055c2 <TIM_Base_SetConfig+0x9a>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a2c      	ldr	r2, [pc, #176]	@ (8005670 <TIM_Base_SetConfig+0x148>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d108      	bne.n	80055d4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	695b      	ldr	r3, [r3, #20]
 80055de:	4313      	orrs	r3, r2
 80055e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	68fa      	ldr	r2, [r7, #12]
 80055e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	689a      	ldr	r2, [r3, #8]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	4a16      	ldr	r2, [pc, #88]	@ (8005654 <TIM_Base_SetConfig+0x12c>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d00f      	beq.n	8005620 <TIM_Base_SetConfig+0xf8>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4a18      	ldr	r2, [pc, #96]	@ (8005664 <TIM_Base_SetConfig+0x13c>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d00b      	beq.n	8005620 <TIM_Base_SetConfig+0xf8>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	4a17      	ldr	r2, [pc, #92]	@ (8005668 <TIM_Base_SetConfig+0x140>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d007      	beq.n	8005620 <TIM_Base_SetConfig+0xf8>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4a16      	ldr	r2, [pc, #88]	@ (800566c <TIM_Base_SetConfig+0x144>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d003      	beq.n	8005620 <TIM_Base_SetConfig+0xf8>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4a15      	ldr	r2, [pc, #84]	@ (8005670 <TIM_Base_SetConfig+0x148>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d103      	bne.n	8005628 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	691a      	ldr	r2, [r3, #16]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	f003 0301 	and.w	r3, r3, #1
 8005636:	2b01      	cmp	r3, #1
 8005638:	d105      	bne.n	8005646 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	691b      	ldr	r3, [r3, #16]
 800563e:	f023 0201 	bic.w	r2, r3, #1
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	611a      	str	r2, [r3, #16]
  }
}
 8005646:	bf00      	nop
 8005648:	3714      	adds	r7, #20
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr
 8005652:	bf00      	nop
 8005654:	40012c00 	.word	0x40012c00
 8005658:	40000400 	.word	0x40000400
 800565c:	40000800 	.word	0x40000800
 8005660:	40000c00 	.word	0x40000c00
 8005664:	40013400 	.word	0x40013400
 8005668:	40014000 	.word	0x40014000
 800566c:	40014400 	.word	0x40014400
 8005670:	40014800 	.word	0x40014800

08005674 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005674:	b480      	push	{r7}
 8005676:	b087      	sub	sp, #28
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6a1b      	ldr	r3, [r3, #32]
 8005682:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6a1b      	ldr	r3, [r3, #32]
 8005688:	f023 0201 	bic.w	r2, r3, #1
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f023 0303 	bic.w	r3, r3, #3
 80056ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	68fa      	ldr	r2, [r7, #12]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	f023 0302 	bic.w	r3, r3, #2
 80056c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	697a      	ldr	r2, [r7, #20]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a2c      	ldr	r2, [pc, #176]	@ (8005780 <TIM_OC1_SetConfig+0x10c>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d00f      	beq.n	80056f4 <TIM_OC1_SetConfig+0x80>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	4a2b      	ldr	r2, [pc, #172]	@ (8005784 <TIM_OC1_SetConfig+0x110>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d00b      	beq.n	80056f4 <TIM_OC1_SetConfig+0x80>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a2a      	ldr	r2, [pc, #168]	@ (8005788 <TIM_OC1_SetConfig+0x114>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d007      	beq.n	80056f4 <TIM_OC1_SetConfig+0x80>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a29      	ldr	r2, [pc, #164]	@ (800578c <TIM_OC1_SetConfig+0x118>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d003      	beq.n	80056f4 <TIM_OC1_SetConfig+0x80>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	4a28      	ldr	r2, [pc, #160]	@ (8005790 <TIM_OC1_SetConfig+0x11c>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d10c      	bne.n	800570e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	f023 0308 	bic.w	r3, r3, #8
 80056fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	697a      	ldr	r2, [r7, #20]
 8005702:	4313      	orrs	r3, r2
 8005704:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	f023 0304 	bic.w	r3, r3, #4
 800570c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a1b      	ldr	r2, [pc, #108]	@ (8005780 <TIM_OC1_SetConfig+0x10c>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d00f      	beq.n	8005736 <TIM_OC1_SetConfig+0xc2>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a1a      	ldr	r2, [pc, #104]	@ (8005784 <TIM_OC1_SetConfig+0x110>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d00b      	beq.n	8005736 <TIM_OC1_SetConfig+0xc2>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4a19      	ldr	r2, [pc, #100]	@ (8005788 <TIM_OC1_SetConfig+0x114>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d007      	beq.n	8005736 <TIM_OC1_SetConfig+0xc2>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a18      	ldr	r2, [pc, #96]	@ (800578c <TIM_OC1_SetConfig+0x118>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d003      	beq.n	8005736 <TIM_OC1_SetConfig+0xc2>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a17      	ldr	r2, [pc, #92]	@ (8005790 <TIM_OC1_SetConfig+0x11c>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d111      	bne.n	800575a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800573c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005744:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	695b      	ldr	r3, [r3, #20]
 800574a:	693a      	ldr	r2, [r7, #16]
 800574c:	4313      	orrs	r3, r2
 800574e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	699b      	ldr	r3, [r3, #24]
 8005754:	693a      	ldr	r2, [r7, #16]
 8005756:	4313      	orrs	r3, r2
 8005758:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	693a      	ldr	r2, [r7, #16]
 800575e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	68fa      	ldr	r2, [r7, #12]
 8005764:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	685a      	ldr	r2, [r3, #4]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	697a      	ldr	r2, [r7, #20]
 8005772:	621a      	str	r2, [r3, #32]
}
 8005774:	bf00      	nop
 8005776:	371c      	adds	r7, #28
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr
 8005780:	40012c00 	.word	0x40012c00
 8005784:	40013400 	.word	0x40013400
 8005788:	40014000 	.word	0x40014000
 800578c:	40014400 	.word	0x40014400
 8005790:	40014800 	.word	0x40014800

08005794 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005794:	b480      	push	{r7}
 8005796:	b087      	sub	sp, #28
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6a1b      	ldr	r3, [r3, #32]
 80057a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6a1b      	ldr	r3, [r3, #32]
 80057a8:	f023 0210 	bic.w	r2, r3, #16
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	699b      	ldr	r3, [r3, #24]
 80057ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80057c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	021b      	lsls	r3, r3, #8
 80057d6:	68fa      	ldr	r2, [r7, #12]
 80057d8:	4313      	orrs	r3, r2
 80057da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	f023 0320 	bic.w	r3, r3, #32
 80057e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	011b      	lsls	r3, r3, #4
 80057ea:	697a      	ldr	r2, [r7, #20]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	4a28      	ldr	r2, [pc, #160]	@ (8005894 <TIM_OC2_SetConfig+0x100>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d003      	beq.n	8005800 <TIM_OC2_SetConfig+0x6c>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	4a27      	ldr	r2, [pc, #156]	@ (8005898 <TIM_OC2_SetConfig+0x104>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d10d      	bne.n	800581c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005806:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	011b      	lsls	r3, r3, #4
 800580e:	697a      	ldr	r2, [r7, #20]
 8005810:	4313      	orrs	r3, r2
 8005812:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800581a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	4a1d      	ldr	r2, [pc, #116]	@ (8005894 <TIM_OC2_SetConfig+0x100>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d00f      	beq.n	8005844 <TIM_OC2_SetConfig+0xb0>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	4a1c      	ldr	r2, [pc, #112]	@ (8005898 <TIM_OC2_SetConfig+0x104>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d00b      	beq.n	8005844 <TIM_OC2_SetConfig+0xb0>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	4a1b      	ldr	r2, [pc, #108]	@ (800589c <TIM_OC2_SetConfig+0x108>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d007      	beq.n	8005844 <TIM_OC2_SetConfig+0xb0>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	4a1a      	ldr	r2, [pc, #104]	@ (80058a0 <TIM_OC2_SetConfig+0x10c>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d003      	beq.n	8005844 <TIM_OC2_SetConfig+0xb0>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a19      	ldr	r2, [pc, #100]	@ (80058a4 <TIM_OC2_SetConfig+0x110>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d113      	bne.n	800586c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800584a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005852:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	695b      	ldr	r3, [r3, #20]
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	693a      	ldr	r2, [r7, #16]
 800585c:	4313      	orrs	r3, r2
 800585e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	699b      	ldr	r3, [r3, #24]
 8005864:	009b      	lsls	r3, r3, #2
 8005866:	693a      	ldr	r2, [r7, #16]
 8005868:	4313      	orrs	r3, r2
 800586a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	693a      	ldr	r2, [r7, #16]
 8005870:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	68fa      	ldr	r2, [r7, #12]
 8005876:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	685a      	ldr	r2, [r3, #4]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	697a      	ldr	r2, [r7, #20]
 8005884:	621a      	str	r2, [r3, #32]
}
 8005886:	bf00      	nop
 8005888:	371c      	adds	r7, #28
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr
 8005892:	bf00      	nop
 8005894:	40012c00 	.word	0x40012c00
 8005898:	40013400 	.word	0x40013400
 800589c:	40014000 	.word	0x40014000
 80058a0:	40014400 	.word	0x40014400
 80058a4:	40014800 	.word	0x40014800

080058a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b087      	sub	sp, #28
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6a1b      	ldr	r3, [r3, #32]
 80058b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6a1b      	ldr	r3, [r3, #32]
 80058bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	69db      	ldr	r3, [r3, #28]
 80058ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f023 0303 	bic.w	r3, r3, #3
 80058e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	68fa      	ldr	r2, [r7, #12]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80058f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	021b      	lsls	r3, r3, #8
 80058fc:	697a      	ldr	r2, [r7, #20]
 80058fe:	4313      	orrs	r3, r2
 8005900:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a27      	ldr	r2, [pc, #156]	@ (80059a4 <TIM_OC3_SetConfig+0xfc>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d003      	beq.n	8005912 <TIM_OC3_SetConfig+0x6a>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a26      	ldr	r2, [pc, #152]	@ (80059a8 <TIM_OC3_SetConfig+0x100>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d10d      	bne.n	800592e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005918:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	021b      	lsls	r3, r3, #8
 8005920:	697a      	ldr	r2, [r7, #20]
 8005922:	4313      	orrs	r3, r2
 8005924:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800592c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	4a1c      	ldr	r2, [pc, #112]	@ (80059a4 <TIM_OC3_SetConfig+0xfc>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d00f      	beq.n	8005956 <TIM_OC3_SetConfig+0xae>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a1b      	ldr	r2, [pc, #108]	@ (80059a8 <TIM_OC3_SetConfig+0x100>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d00b      	beq.n	8005956 <TIM_OC3_SetConfig+0xae>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	4a1a      	ldr	r2, [pc, #104]	@ (80059ac <TIM_OC3_SetConfig+0x104>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d007      	beq.n	8005956 <TIM_OC3_SetConfig+0xae>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a19      	ldr	r2, [pc, #100]	@ (80059b0 <TIM_OC3_SetConfig+0x108>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d003      	beq.n	8005956 <TIM_OC3_SetConfig+0xae>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a18      	ldr	r2, [pc, #96]	@ (80059b4 <TIM_OC3_SetConfig+0x10c>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d113      	bne.n	800597e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800595c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005964:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	695b      	ldr	r3, [r3, #20]
 800596a:	011b      	lsls	r3, r3, #4
 800596c:	693a      	ldr	r2, [r7, #16]
 800596e:	4313      	orrs	r3, r2
 8005970:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	699b      	ldr	r3, [r3, #24]
 8005976:	011b      	lsls	r3, r3, #4
 8005978:	693a      	ldr	r2, [r7, #16]
 800597a:	4313      	orrs	r3, r2
 800597c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	693a      	ldr	r2, [r7, #16]
 8005982:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	68fa      	ldr	r2, [r7, #12]
 8005988:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	685a      	ldr	r2, [r3, #4]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	697a      	ldr	r2, [r7, #20]
 8005996:	621a      	str	r2, [r3, #32]
}
 8005998:	bf00      	nop
 800599a:	371c      	adds	r7, #28
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr
 80059a4:	40012c00 	.word	0x40012c00
 80059a8:	40013400 	.word	0x40013400
 80059ac:	40014000 	.word	0x40014000
 80059b0:	40014400 	.word	0x40014400
 80059b4:	40014800 	.word	0x40014800

080059b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b087      	sub	sp, #28
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6a1b      	ldr	r3, [r3, #32]
 80059c6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6a1b      	ldr	r3, [r3, #32]
 80059cc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	69db      	ldr	r3, [r3, #28]
 80059de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80059e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	021b      	lsls	r3, r3, #8
 80059fa:	68fa      	ldr	r2, [r7, #12]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	031b      	lsls	r3, r3, #12
 8005a0e:	693a      	ldr	r2, [r7, #16]
 8005a10:	4313      	orrs	r3, r2
 8005a12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	4a18      	ldr	r2, [pc, #96]	@ (8005a78 <TIM_OC4_SetConfig+0xc0>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d00f      	beq.n	8005a3c <TIM_OC4_SetConfig+0x84>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	4a17      	ldr	r2, [pc, #92]	@ (8005a7c <TIM_OC4_SetConfig+0xc4>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d00b      	beq.n	8005a3c <TIM_OC4_SetConfig+0x84>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	4a16      	ldr	r2, [pc, #88]	@ (8005a80 <TIM_OC4_SetConfig+0xc8>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d007      	beq.n	8005a3c <TIM_OC4_SetConfig+0x84>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	4a15      	ldr	r2, [pc, #84]	@ (8005a84 <TIM_OC4_SetConfig+0xcc>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d003      	beq.n	8005a3c <TIM_OC4_SetConfig+0x84>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	4a14      	ldr	r2, [pc, #80]	@ (8005a88 <TIM_OC4_SetConfig+0xd0>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d109      	bne.n	8005a50 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	695b      	ldr	r3, [r3, #20]
 8005a48:	019b      	lsls	r3, r3, #6
 8005a4a:	697a      	ldr	r2, [r7, #20]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	697a      	ldr	r2, [r7, #20]
 8005a54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	68fa      	ldr	r2, [r7, #12]
 8005a5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	685a      	ldr	r2, [r3, #4]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	693a      	ldr	r2, [r7, #16]
 8005a68:	621a      	str	r2, [r3, #32]
}
 8005a6a:	bf00      	nop
 8005a6c:	371c      	adds	r7, #28
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr
 8005a76:	bf00      	nop
 8005a78:	40012c00 	.word	0x40012c00
 8005a7c:	40013400 	.word	0x40013400
 8005a80:	40014000 	.word	0x40014000
 8005a84:	40014400 	.word	0x40014400
 8005a88:	40014800 	.word	0x40014800

08005a8c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b087      	sub	sp, #28
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a1b      	ldr	r3, [r3, #32]
 8005a9a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a1b      	ldr	r3, [r3, #32]
 8005aa0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005aba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005abe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	68fa      	ldr	r2, [r7, #12]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005ad0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	041b      	lsls	r3, r3, #16
 8005ad8:	693a      	ldr	r2, [r7, #16]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	4a17      	ldr	r2, [pc, #92]	@ (8005b40 <TIM_OC5_SetConfig+0xb4>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d00f      	beq.n	8005b06 <TIM_OC5_SetConfig+0x7a>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a16      	ldr	r2, [pc, #88]	@ (8005b44 <TIM_OC5_SetConfig+0xb8>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d00b      	beq.n	8005b06 <TIM_OC5_SetConfig+0x7a>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	4a15      	ldr	r2, [pc, #84]	@ (8005b48 <TIM_OC5_SetConfig+0xbc>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d007      	beq.n	8005b06 <TIM_OC5_SetConfig+0x7a>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	4a14      	ldr	r2, [pc, #80]	@ (8005b4c <TIM_OC5_SetConfig+0xc0>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d003      	beq.n	8005b06 <TIM_OC5_SetConfig+0x7a>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a13      	ldr	r2, [pc, #76]	@ (8005b50 <TIM_OC5_SetConfig+0xc4>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d109      	bne.n	8005b1a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b0c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	695b      	ldr	r3, [r3, #20]
 8005b12:	021b      	lsls	r3, r3, #8
 8005b14:	697a      	ldr	r2, [r7, #20]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	697a      	ldr	r2, [r7, #20]
 8005b1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	685a      	ldr	r2, [r3, #4]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	693a      	ldr	r2, [r7, #16]
 8005b32:	621a      	str	r2, [r3, #32]
}
 8005b34:	bf00      	nop
 8005b36:	371c      	adds	r7, #28
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr
 8005b40:	40012c00 	.word	0x40012c00
 8005b44:	40013400 	.word	0x40013400
 8005b48:	40014000 	.word	0x40014000
 8005b4c:	40014400 	.word	0x40014400
 8005b50:	40014800 	.word	0x40014800

08005b54 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b087      	sub	sp, #28
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6a1b      	ldr	r3, [r3, #32]
 8005b68:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	021b      	lsls	r3, r3, #8
 8005b8e:	68fa      	ldr	r2, [r7, #12]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005b9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	051b      	lsls	r3, r3, #20
 8005ba2:	693a      	ldr	r2, [r7, #16]
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a18      	ldr	r2, [pc, #96]	@ (8005c0c <TIM_OC6_SetConfig+0xb8>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d00f      	beq.n	8005bd0 <TIM_OC6_SetConfig+0x7c>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a17      	ldr	r2, [pc, #92]	@ (8005c10 <TIM_OC6_SetConfig+0xbc>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d00b      	beq.n	8005bd0 <TIM_OC6_SetConfig+0x7c>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a16      	ldr	r2, [pc, #88]	@ (8005c14 <TIM_OC6_SetConfig+0xc0>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d007      	beq.n	8005bd0 <TIM_OC6_SetConfig+0x7c>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a15      	ldr	r2, [pc, #84]	@ (8005c18 <TIM_OC6_SetConfig+0xc4>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d003      	beq.n	8005bd0 <TIM_OC6_SetConfig+0x7c>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a14      	ldr	r2, [pc, #80]	@ (8005c1c <TIM_OC6_SetConfig+0xc8>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d109      	bne.n	8005be4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005bd6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	695b      	ldr	r3, [r3, #20]
 8005bdc:	029b      	lsls	r3, r3, #10
 8005bde:	697a      	ldr	r2, [r7, #20]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	697a      	ldr	r2, [r7, #20]
 8005be8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	685a      	ldr	r2, [r3, #4]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	693a      	ldr	r2, [r7, #16]
 8005bfc:	621a      	str	r2, [r3, #32]
}
 8005bfe:	bf00      	nop
 8005c00:	371c      	adds	r7, #28
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr
 8005c0a:	bf00      	nop
 8005c0c:	40012c00 	.word	0x40012c00
 8005c10:	40013400 	.word	0x40013400
 8005c14:	40014000 	.word	0x40014000
 8005c18:	40014400 	.word	0x40014400
 8005c1c:	40014800 	.word	0x40014800

08005c20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b087      	sub	sp, #28
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	60f8      	str	r0, [r7, #12]
 8005c28:	60b9      	str	r1, [r7, #8]
 8005c2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	f003 031f 	and.w	r3, r3, #31
 8005c32:	2201      	movs	r2, #1
 8005c34:	fa02 f303 	lsl.w	r3, r2, r3
 8005c38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6a1a      	ldr	r2, [r3, #32]
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	43db      	mvns	r3, r3
 8005c42:	401a      	ands	r2, r3
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	6a1a      	ldr	r2, [r3, #32]
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	f003 031f 	and.w	r3, r3, #31
 8005c52:	6879      	ldr	r1, [r7, #4]
 8005c54:	fa01 f303 	lsl.w	r3, r1, r3
 8005c58:	431a      	orrs	r2, r3
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	621a      	str	r2, [r3, #32]
}
 8005c5e:	bf00      	nop
 8005c60:	371c      	adds	r7, #28
 8005c62:	46bd      	mov	sp, r7
 8005c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c68:	4770      	bx	lr
	...

08005c6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d101      	bne.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c80:	2302      	movs	r3, #2
 8005c82:	e068      	b.n	8005d56 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2202      	movs	r2, #2
 8005c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a2e      	ldr	r2, [pc, #184]	@ (8005d64 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d004      	beq.n	8005cb8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a2d      	ldr	r2, [pc, #180]	@ (8005d68 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d108      	bne.n	8005cca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005cbe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	68fa      	ldr	r2, [r7, #12]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cd0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	68fa      	ldr	r2, [r7, #12]
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	68fa      	ldr	r2, [r7, #12]
 8005ce2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a1e      	ldr	r2, [pc, #120]	@ (8005d64 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d01d      	beq.n	8005d2a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cf6:	d018      	beq.n	8005d2a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a1b      	ldr	r2, [pc, #108]	@ (8005d6c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d013      	beq.n	8005d2a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a1a      	ldr	r2, [pc, #104]	@ (8005d70 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d00e      	beq.n	8005d2a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a18      	ldr	r2, [pc, #96]	@ (8005d74 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d009      	beq.n	8005d2a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a13      	ldr	r2, [pc, #76]	@ (8005d68 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d004      	beq.n	8005d2a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a14      	ldr	r2, [pc, #80]	@ (8005d78 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d10c      	bne.n	8005d44 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	68ba      	ldr	r2, [r7, #8]
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68ba      	ldr	r2, [r7, #8]
 8005d42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2201      	movs	r2, #1
 8005d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d54:	2300      	movs	r3, #0
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3714      	adds	r7, #20
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr
 8005d62:	bf00      	nop
 8005d64:	40012c00 	.word	0x40012c00
 8005d68:	40013400 	.word	0x40013400
 8005d6c:	40000400 	.word	0x40000400
 8005d70:	40000800 	.word	0x40000800
 8005d74:	40000c00 	.word	0x40000c00
 8005d78:	40014000 	.word	0x40014000

08005d7c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b083      	sub	sp, #12
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d98:	bf00      	nop
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005dac:	bf00      	nop
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b082      	sub	sp, #8
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d101      	bne.n	8005dca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e040      	b.n	8005e4c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d106      	bne.n	8005de0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f7fc f896 	bl	8001f0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2224      	movs	r2, #36	@ 0x24
 8005de4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f022 0201 	bic.w	r2, r2, #1
 8005df4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d002      	beq.n	8005e04 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f000 fb6a 	bl	80064d8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f000 f8af 	bl	8005f68 <UART_SetConfig>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d101      	bne.n	8005e14 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	e01b      	b.n	8005e4c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	685a      	ldr	r2, [r3, #4]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e22:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	689a      	ldr	r2, [r3, #8]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005e32:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	681a      	ldr	r2, [r3, #0]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f042 0201 	orr.w	r2, r2, #1
 8005e42:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f000 fbe9 	bl	800661c <UART_CheckIdleState>
 8005e4a:	4603      	mov	r3, r0
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3708      	adds	r7, #8
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}

08005e54 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b08a      	sub	sp, #40	@ 0x28
 8005e58:	af02      	add	r7, sp, #8
 8005e5a:	60f8      	str	r0, [r7, #12]
 8005e5c:	60b9      	str	r1, [r7, #8]
 8005e5e:	603b      	str	r3, [r7, #0]
 8005e60:	4613      	mov	r3, r2
 8005e62:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e68:	2b20      	cmp	r3, #32
 8005e6a:	d177      	bne.n	8005f5c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d002      	beq.n	8005e78 <HAL_UART_Transmit+0x24>
 8005e72:	88fb      	ldrh	r3, [r7, #6]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d101      	bne.n	8005e7c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	e070      	b.n	8005f5e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2221      	movs	r2, #33	@ 0x21
 8005e88:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e8a:	f7fc faa9 	bl	80023e0 <HAL_GetTick>
 8005e8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	88fa      	ldrh	r2, [r7, #6]
 8005e94:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	88fa      	ldrh	r2, [r7, #6]
 8005e9c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ea8:	d108      	bne.n	8005ebc <HAL_UART_Transmit+0x68>
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d104      	bne.n	8005ebc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	61bb      	str	r3, [r7, #24]
 8005eba:	e003      	b.n	8005ec4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ec4:	e02f      	b.n	8005f26 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	9300      	str	r3, [sp, #0]
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	2180      	movs	r1, #128	@ 0x80
 8005ed0:	68f8      	ldr	r0, [r7, #12]
 8005ed2:	f000 fc4b 	bl	800676c <UART_WaitOnFlagUntilTimeout>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d004      	beq.n	8005ee6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2220      	movs	r2, #32
 8005ee0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	e03b      	b.n	8005f5e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005ee6:	69fb      	ldr	r3, [r7, #28]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d10b      	bne.n	8005f04 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	881a      	ldrh	r2, [r3, #0]
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ef8:	b292      	uxth	r2, r2
 8005efa:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005efc:	69bb      	ldr	r3, [r7, #24]
 8005efe:	3302      	adds	r3, #2
 8005f00:	61bb      	str	r3, [r7, #24]
 8005f02:	e007      	b.n	8005f14 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f04:	69fb      	ldr	r3, [r7, #28]
 8005f06:	781a      	ldrb	r2, [r3, #0]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	3301      	adds	r3, #1
 8005f12:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	b29a      	uxth	r2, r3
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d1c9      	bne.n	8005ec6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	9300      	str	r3, [sp, #0]
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	2140      	movs	r1, #64	@ 0x40
 8005f3c:	68f8      	ldr	r0, [r7, #12]
 8005f3e:	f000 fc15 	bl	800676c <UART_WaitOnFlagUntilTimeout>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d004      	beq.n	8005f52 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2220      	movs	r2, #32
 8005f4c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005f4e:	2303      	movs	r3, #3
 8005f50:	e005      	b.n	8005f5e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2220      	movs	r2, #32
 8005f56:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	e000      	b.n	8005f5e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005f5c:	2302      	movs	r3, #2
  }
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	3720      	adds	r7, #32
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}
	...

08005f68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f6c:	b08a      	sub	sp, #40	@ 0x28
 8005f6e:	af00      	add	r7, sp, #0
 8005f70:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f72:	2300      	movs	r3, #0
 8005f74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	689a      	ldr	r2, [r3, #8]
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	691b      	ldr	r3, [r3, #16]
 8005f80:	431a      	orrs	r2, r3
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	695b      	ldr	r3, [r3, #20]
 8005f86:	431a      	orrs	r2, r3
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	69db      	ldr	r3, [r3, #28]
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	4ba4      	ldr	r3, [pc, #656]	@ (8006228 <UART_SetConfig+0x2c0>)
 8005f98:	4013      	ands	r3, r2
 8005f9a:	68fa      	ldr	r2, [r7, #12]
 8005f9c:	6812      	ldr	r2, [r2, #0]
 8005f9e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005fa0:	430b      	orrs	r3, r1
 8005fa2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	68da      	ldr	r2, [r3, #12]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	430a      	orrs	r2, r1
 8005fb8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	699b      	ldr	r3, [r3, #24]
 8005fbe:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a99      	ldr	r2, [pc, #612]	@ (800622c <UART_SetConfig+0x2c4>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d004      	beq.n	8005fd4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6a1b      	ldr	r3, [r3, #32]
 8005fce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fe4:	430a      	orrs	r2, r1
 8005fe6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a90      	ldr	r2, [pc, #576]	@ (8006230 <UART_SetConfig+0x2c8>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d126      	bne.n	8006040 <UART_SetConfig+0xd8>
 8005ff2:	4b90      	ldr	r3, [pc, #576]	@ (8006234 <UART_SetConfig+0x2cc>)
 8005ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ff8:	f003 0303 	and.w	r3, r3, #3
 8005ffc:	2b03      	cmp	r3, #3
 8005ffe:	d81b      	bhi.n	8006038 <UART_SetConfig+0xd0>
 8006000:	a201      	add	r2, pc, #4	@ (adr r2, 8006008 <UART_SetConfig+0xa0>)
 8006002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006006:	bf00      	nop
 8006008:	08006019 	.word	0x08006019
 800600c:	08006029 	.word	0x08006029
 8006010:	08006021 	.word	0x08006021
 8006014:	08006031 	.word	0x08006031
 8006018:	2301      	movs	r3, #1
 800601a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800601e:	e116      	b.n	800624e <UART_SetConfig+0x2e6>
 8006020:	2302      	movs	r3, #2
 8006022:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006026:	e112      	b.n	800624e <UART_SetConfig+0x2e6>
 8006028:	2304      	movs	r3, #4
 800602a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800602e:	e10e      	b.n	800624e <UART_SetConfig+0x2e6>
 8006030:	2308      	movs	r3, #8
 8006032:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006036:	e10a      	b.n	800624e <UART_SetConfig+0x2e6>
 8006038:	2310      	movs	r3, #16
 800603a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800603e:	e106      	b.n	800624e <UART_SetConfig+0x2e6>
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a7c      	ldr	r2, [pc, #496]	@ (8006238 <UART_SetConfig+0x2d0>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d138      	bne.n	80060bc <UART_SetConfig+0x154>
 800604a:	4b7a      	ldr	r3, [pc, #488]	@ (8006234 <UART_SetConfig+0x2cc>)
 800604c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006050:	f003 030c 	and.w	r3, r3, #12
 8006054:	2b0c      	cmp	r3, #12
 8006056:	d82d      	bhi.n	80060b4 <UART_SetConfig+0x14c>
 8006058:	a201      	add	r2, pc, #4	@ (adr r2, 8006060 <UART_SetConfig+0xf8>)
 800605a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800605e:	bf00      	nop
 8006060:	08006095 	.word	0x08006095
 8006064:	080060b5 	.word	0x080060b5
 8006068:	080060b5 	.word	0x080060b5
 800606c:	080060b5 	.word	0x080060b5
 8006070:	080060a5 	.word	0x080060a5
 8006074:	080060b5 	.word	0x080060b5
 8006078:	080060b5 	.word	0x080060b5
 800607c:	080060b5 	.word	0x080060b5
 8006080:	0800609d 	.word	0x0800609d
 8006084:	080060b5 	.word	0x080060b5
 8006088:	080060b5 	.word	0x080060b5
 800608c:	080060b5 	.word	0x080060b5
 8006090:	080060ad 	.word	0x080060ad
 8006094:	2300      	movs	r3, #0
 8006096:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800609a:	e0d8      	b.n	800624e <UART_SetConfig+0x2e6>
 800609c:	2302      	movs	r3, #2
 800609e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060a2:	e0d4      	b.n	800624e <UART_SetConfig+0x2e6>
 80060a4:	2304      	movs	r3, #4
 80060a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060aa:	e0d0      	b.n	800624e <UART_SetConfig+0x2e6>
 80060ac:	2308      	movs	r3, #8
 80060ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060b2:	e0cc      	b.n	800624e <UART_SetConfig+0x2e6>
 80060b4:	2310      	movs	r3, #16
 80060b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060ba:	e0c8      	b.n	800624e <UART_SetConfig+0x2e6>
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a5e      	ldr	r2, [pc, #376]	@ (800623c <UART_SetConfig+0x2d4>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d125      	bne.n	8006112 <UART_SetConfig+0x1aa>
 80060c6:	4b5b      	ldr	r3, [pc, #364]	@ (8006234 <UART_SetConfig+0x2cc>)
 80060c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060cc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80060d0:	2b30      	cmp	r3, #48	@ 0x30
 80060d2:	d016      	beq.n	8006102 <UART_SetConfig+0x19a>
 80060d4:	2b30      	cmp	r3, #48	@ 0x30
 80060d6:	d818      	bhi.n	800610a <UART_SetConfig+0x1a2>
 80060d8:	2b20      	cmp	r3, #32
 80060da:	d00a      	beq.n	80060f2 <UART_SetConfig+0x18a>
 80060dc:	2b20      	cmp	r3, #32
 80060de:	d814      	bhi.n	800610a <UART_SetConfig+0x1a2>
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d002      	beq.n	80060ea <UART_SetConfig+0x182>
 80060e4:	2b10      	cmp	r3, #16
 80060e6:	d008      	beq.n	80060fa <UART_SetConfig+0x192>
 80060e8:	e00f      	b.n	800610a <UART_SetConfig+0x1a2>
 80060ea:	2300      	movs	r3, #0
 80060ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060f0:	e0ad      	b.n	800624e <UART_SetConfig+0x2e6>
 80060f2:	2302      	movs	r3, #2
 80060f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060f8:	e0a9      	b.n	800624e <UART_SetConfig+0x2e6>
 80060fa:	2304      	movs	r3, #4
 80060fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006100:	e0a5      	b.n	800624e <UART_SetConfig+0x2e6>
 8006102:	2308      	movs	r3, #8
 8006104:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006108:	e0a1      	b.n	800624e <UART_SetConfig+0x2e6>
 800610a:	2310      	movs	r3, #16
 800610c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006110:	e09d      	b.n	800624e <UART_SetConfig+0x2e6>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a4a      	ldr	r2, [pc, #296]	@ (8006240 <UART_SetConfig+0x2d8>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d125      	bne.n	8006168 <UART_SetConfig+0x200>
 800611c:	4b45      	ldr	r3, [pc, #276]	@ (8006234 <UART_SetConfig+0x2cc>)
 800611e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006122:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006126:	2bc0      	cmp	r3, #192	@ 0xc0
 8006128:	d016      	beq.n	8006158 <UART_SetConfig+0x1f0>
 800612a:	2bc0      	cmp	r3, #192	@ 0xc0
 800612c:	d818      	bhi.n	8006160 <UART_SetConfig+0x1f8>
 800612e:	2b80      	cmp	r3, #128	@ 0x80
 8006130:	d00a      	beq.n	8006148 <UART_SetConfig+0x1e0>
 8006132:	2b80      	cmp	r3, #128	@ 0x80
 8006134:	d814      	bhi.n	8006160 <UART_SetConfig+0x1f8>
 8006136:	2b00      	cmp	r3, #0
 8006138:	d002      	beq.n	8006140 <UART_SetConfig+0x1d8>
 800613a:	2b40      	cmp	r3, #64	@ 0x40
 800613c:	d008      	beq.n	8006150 <UART_SetConfig+0x1e8>
 800613e:	e00f      	b.n	8006160 <UART_SetConfig+0x1f8>
 8006140:	2300      	movs	r3, #0
 8006142:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006146:	e082      	b.n	800624e <UART_SetConfig+0x2e6>
 8006148:	2302      	movs	r3, #2
 800614a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800614e:	e07e      	b.n	800624e <UART_SetConfig+0x2e6>
 8006150:	2304      	movs	r3, #4
 8006152:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006156:	e07a      	b.n	800624e <UART_SetConfig+0x2e6>
 8006158:	2308      	movs	r3, #8
 800615a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800615e:	e076      	b.n	800624e <UART_SetConfig+0x2e6>
 8006160:	2310      	movs	r3, #16
 8006162:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006166:	e072      	b.n	800624e <UART_SetConfig+0x2e6>
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a35      	ldr	r2, [pc, #212]	@ (8006244 <UART_SetConfig+0x2dc>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d12a      	bne.n	80061c8 <UART_SetConfig+0x260>
 8006172:	4b30      	ldr	r3, [pc, #192]	@ (8006234 <UART_SetConfig+0x2cc>)
 8006174:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006178:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800617c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006180:	d01a      	beq.n	80061b8 <UART_SetConfig+0x250>
 8006182:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006186:	d81b      	bhi.n	80061c0 <UART_SetConfig+0x258>
 8006188:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800618c:	d00c      	beq.n	80061a8 <UART_SetConfig+0x240>
 800618e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006192:	d815      	bhi.n	80061c0 <UART_SetConfig+0x258>
 8006194:	2b00      	cmp	r3, #0
 8006196:	d003      	beq.n	80061a0 <UART_SetConfig+0x238>
 8006198:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800619c:	d008      	beq.n	80061b0 <UART_SetConfig+0x248>
 800619e:	e00f      	b.n	80061c0 <UART_SetConfig+0x258>
 80061a0:	2300      	movs	r3, #0
 80061a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061a6:	e052      	b.n	800624e <UART_SetConfig+0x2e6>
 80061a8:	2302      	movs	r3, #2
 80061aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061ae:	e04e      	b.n	800624e <UART_SetConfig+0x2e6>
 80061b0:	2304      	movs	r3, #4
 80061b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061b6:	e04a      	b.n	800624e <UART_SetConfig+0x2e6>
 80061b8:	2308      	movs	r3, #8
 80061ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061be:	e046      	b.n	800624e <UART_SetConfig+0x2e6>
 80061c0:	2310      	movs	r3, #16
 80061c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061c6:	e042      	b.n	800624e <UART_SetConfig+0x2e6>
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a17      	ldr	r2, [pc, #92]	@ (800622c <UART_SetConfig+0x2c4>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d13a      	bne.n	8006248 <UART_SetConfig+0x2e0>
 80061d2:	4b18      	ldr	r3, [pc, #96]	@ (8006234 <UART_SetConfig+0x2cc>)
 80061d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061d8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80061dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80061e0:	d01a      	beq.n	8006218 <UART_SetConfig+0x2b0>
 80061e2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80061e6:	d81b      	bhi.n	8006220 <UART_SetConfig+0x2b8>
 80061e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061ec:	d00c      	beq.n	8006208 <UART_SetConfig+0x2a0>
 80061ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061f2:	d815      	bhi.n	8006220 <UART_SetConfig+0x2b8>
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d003      	beq.n	8006200 <UART_SetConfig+0x298>
 80061f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061fc:	d008      	beq.n	8006210 <UART_SetConfig+0x2a8>
 80061fe:	e00f      	b.n	8006220 <UART_SetConfig+0x2b8>
 8006200:	2300      	movs	r3, #0
 8006202:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006206:	e022      	b.n	800624e <UART_SetConfig+0x2e6>
 8006208:	2302      	movs	r3, #2
 800620a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800620e:	e01e      	b.n	800624e <UART_SetConfig+0x2e6>
 8006210:	2304      	movs	r3, #4
 8006212:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006216:	e01a      	b.n	800624e <UART_SetConfig+0x2e6>
 8006218:	2308      	movs	r3, #8
 800621a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800621e:	e016      	b.n	800624e <UART_SetConfig+0x2e6>
 8006220:	2310      	movs	r3, #16
 8006222:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006226:	e012      	b.n	800624e <UART_SetConfig+0x2e6>
 8006228:	efff69f3 	.word	0xefff69f3
 800622c:	40008000 	.word	0x40008000
 8006230:	40013800 	.word	0x40013800
 8006234:	40021000 	.word	0x40021000
 8006238:	40004400 	.word	0x40004400
 800623c:	40004800 	.word	0x40004800
 8006240:	40004c00 	.word	0x40004c00
 8006244:	40005000 	.word	0x40005000
 8006248:	2310      	movs	r3, #16
 800624a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a9f      	ldr	r2, [pc, #636]	@ (80064d0 <UART_SetConfig+0x568>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d17a      	bne.n	800634e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006258:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800625c:	2b08      	cmp	r3, #8
 800625e:	d824      	bhi.n	80062aa <UART_SetConfig+0x342>
 8006260:	a201      	add	r2, pc, #4	@ (adr r2, 8006268 <UART_SetConfig+0x300>)
 8006262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006266:	bf00      	nop
 8006268:	0800628d 	.word	0x0800628d
 800626c:	080062ab 	.word	0x080062ab
 8006270:	08006295 	.word	0x08006295
 8006274:	080062ab 	.word	0x080062ab
 8006278:	0800629b 	.word	0x0800629b
 800627c:	080062ab 	.word	0x080062ab
 8006280:	080062ab 	.word	0x080062ab
 8006284:	080062ab 	.word	0x080062ab
 8006288:	080062a3 	.word	0x080062a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800628c:	f7fd f99e 	bl	80035cc <HAL_RCC_GetPCLK1Freq>
 8006290:	61f8      	str	r0, [r7, #28]
        break;
 8006292:	e010      	b.n	80062b6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006294:	4b8f      	ldr	r3, [pc, #572]	@ (80064d4 <UART_SetConfig+0x56c>)
 8006296:	61fb      	str	r3, [r7, #28]
        break;
 8006298:	e00d      	b.n	80062b6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800629a:	f7fd f8ff 	bl	800349c <HAL_RCC_GetSysClockFreq>
 800629e:	61f8      	str	r0, [r7, #28]
        break;
 80062a0:	e009      	b.n	80062b6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062a6:	61fb      	str	r3, [r7, #28]
        break;
 80062a8:	e005      	b.n	80062b6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80062aa:	2300      	movs	r3, #0
 80062ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80062b4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80062b6:	69fb      	ldr	r3, [r7, #28]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	f000 80fb 	beq.w	80064b4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	685a      	ldr	r2, [r3, #4]
 80062c2:	4613      	mov	r3, r2
 80062c4:	005b      	lsls	r3, r3, #1
 80062c6:	4413      	add	r3, r2
 80062c8:	69fa      	ldr	r2, [r7, #28]
 80062ca:	429a      	cmp	r2, r3
 80062cc:	d305      	bcc.n	80062da <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80062d4:	69fa      	ldr	r2, [r7, #28]
 80062d6:	429a      	cmp	r2, r3
 80062d8:	d903      	bls.n	80062e2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80062da:	2301      	movs	r3, #1
 80062dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80062e0:	e0e8      	b.n	80064b4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	2200      	movs	r2, #0
 80062e6:	461c      	mov	r4, r3
 80062e8:	4615      	mov	r5, r2
 80062ea:	f04f 0200 	mov.w	r2, #0
 80062ee:	f04f 0300 	mov.w	r3, #0
 80062f2:	022b      	lsls	r3, r5, #8
 80062f4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80062f8:	0222      	lsls	r2, r4, #8
 80062fa:	68f9      	ldr	r1, [r7, #12]
 80062fc:	6849      	ldr	r1, [r1, #4]
 80062fe:	0849      	lsrs	r1, r1, #1
 8006300:	2000      	movs	r0, #0
 8006302:	4688      	mov	r8, r1
 8006304:	4681      	mov	r9, r0
 8006306:	eb12 0a08 	adds.w	sl, r2, r8
 800630a:	eb43 0b09 	adc.w	fp, r3, r9
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	2200      	movs	r2, #0
 8006314:	603b      	str	r3, [r7, #0]
 8006316:	607a      	str	r2, [r7, #4]
 8006318:	e9d7 2300 	ldrd	r2, r3, [r7]
 800631c:	4650      	mov	r0, sl
 800631e:	4659      	mov	r1, fp
 8006320:	f7fa fcc2 	bl	8000ca8 <__aeabi_uldivmod>
 8006324:	4602      	mov	r2, r0
 8006326:	460b      	mov	r3, r1
 8006328:	4613      	mov	r3, r2
 800632a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800632c:	69bb      	ldr	r3, [r7, #24]
 800632e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006332:	d308      	bcc.n	8006346 <UART_SetConfig+0x3de>
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800633a:	d204      	bcs.n	8006346 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	69ba      	ldr	r2, [r7, #24]
 8006342:	60da      	str	r2, [r3, #12]
 8006344:	e0b6      	b.n	80064b4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800634c:	e0b2      	b.n	80064b4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	69db      	ldr	r3, [r3, #28]
 8006352:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006356:	d15e      	bne.n	8006416 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006358:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800635c:	2b08      	cmp	r3, #8
 800635e:	d828      	bhi.n	80063b2 <UART_SetConfig+0x44a>
 8006360:	a201      	add	r2, pc, #4	@ (adr r2, 8006368 <UART_SetConfig+0x400>)
 8006362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006366:	bf00      	nop
 8006368:	0800638d 	.word	0x0800638d
 800636c:	08006395 	.word	0x08006395
 8006370:	0800639d 	.word	0x0800639d
 8006374:	080063b3 	.word	0x080063b3
 8006378:	080063a3 	.word	0x080063a3
 800637c:	080063b3 	.word	0x080063b3
 8006380:	080063b3 	.word	0x080063b3
 8006384:	080063b3 	.word	0x080063b3
 8006388:	080063ab 	.word	0x080063ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800638c:	f7fd f91e 	bl	80035cc <HAL_RCC_GetPCLK1Freq>
 8006390:	61f8      	str	r0, [r7, #28]
        break;
 8006392:	e014      	b.n	80063be <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006394:	f7fd f930 	bl	80035f8 <HAL_RCC_GetPCLK2Freq>
 8006398:	61f8      	str	r0, [r7, #28]
        break;
 800639a:	e010      	b.n	80063be <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800639c:	4b4d      	ldr	r3, [pc, #308]	@ (80064d4 <UART_SetConfig+0x56c>)
 800639e:	61fb      	str	r3, [r7, #28]
        break;
 80063a0:	e00d      	b.n	80063be <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063a2:	f7fd f87b 	bl	800349c <HAL_RCC_GetSysClockFreq>
 80063a6:	61f8      	str	r0, [r7, #28]
        break;
 80063a8:	e009      	b.n	80063be <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063ae:	61fb      	str	r3, [r7, #28]
        break;
 80063b0:	e005      	b.n	80063be <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80063b2:	2300      	movs	r3, #0
 80063b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80063b6:	2301      	movs	r3, #1
 80063b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80063bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80063be:	69fb      	ldr	r3, [r7, #28]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d077      	beq.n	80064b4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80063c4:	69fb      	ldr	r3, [r7, #28]
 80063c6:	005a      	lsls	r2, r3, #1
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	085b      	lsrs	r3, r3, #1
 80063ce:	441a      	add	r2, r3
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80063d8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063da:	69bb      	ldr	r3, [r7, #24]
 80063dc:	2b0f      	cmp	r3, #15
 80063de:	d916      	bls.n	800640e <UART_SetConfig+0x4a6>
 80063e0:	69bb      	ldr	r3, [r7, #24]
 80063e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063e6:	d212      	bcs.n	800640e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	f023 030f 	bic.w	r3, r3, #15
 80063f0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80063f2:	69bb      	ldr	r3, [r7, #24]
 80063f4:	085b      	lsrs	r3, r3, #1
 80063f6:	b29b      	uxth	r3, r3
 80063f8:	f003 0307 	and.w	r3, r3, #7
 80063fc:	b29a      	uxth	r2, r3
 80063fe:	8afb      	ldrh	r3, [r7, #22]
 8006400:	4313      	orrs	r3, r2
 8006402:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	8afa      	ldrh	r2, [r7, #22]
 800640a:	60da      	str	r2, [r3, #12]
 800640c:	e052      	b.n	80064b4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006414:	e04e      	b.n	80064b4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006416:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800641a:	2b08      	cmp	r3, #8
 800641c:	d827      	bhi.n	800646e <UART_SetConfig+0x506>
 800641e:	a201      	add	r2, pc, #4	@ (adr r2, 8006424 <UART_SetConfig+0x4bc>)
 8006420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006424:	08006449 	.word	0x08006449
 8006428:	08006451 	.word	0x08006451
 800642c:	08006459 	.word	0x08006459
 8006430:	0800646f 	.word	0x0800646f
 8006434:	0800645f 	.word	0x0800645f
 8006438:	0800646f 	.word	0x0800646f
 800643c:	0800646f 	.word	0x0800646f
 8006440:	0800646f 	.word	0x0800646f
 8006444:	08006467 	.word	0x08006467
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006448:	f7fd f8c0 	bl	80035cc <HAL_RCC_GetPCLK1Freq>
 800644c:	61f8      	str	r0, [r7, #28]
        break;
 800644e:	e014      	b.n	800647a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006450:	f7fd f8d2 	bl	80035f8 <HAL_RCC_GetPCLK2Freq>
 8006454:	61f8      	str	r0, [r7, #28]
        break;
 8006456:	e010      	b.n	800647a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006458:	4b1e      	ldr	r3, [pc, #120]	@ (80064d4 <UART_SetConfig+0x56c>)
 800645a:	61fb      	str	r3, [r7, #28]
        break;
 800645c:	e00d      	b.n	800647a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800645e:	f7fd f81d 	bl	800349c <HAL_RCC_GetSysClockFreq>
 8006462:	61f8      	str	r0, [r7, #28]
        break;
 8006464:	e009      	b.n	800647a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006466:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800646a:	61fb      	str	r3, [r7, #28]
        break;
 800646c:	e005      	b.n	800647a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800646e:	2300      	movs	r3, #0
 8006470:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006478:	bf00      	nop
    }

    if (pclk != 0U)
 800647a:	69fb      	ldr	r3, [r7, #28]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d019      	beq.n	80064b4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	085a      	lsrs	r2, r3, #1
 8006486:	69fb      	ldr	r3, [r7, #28]
 8006488:	441a      	add	r2, r3
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006492:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006494:	69bb      	ldr	r3, [r7, #24]
 8006496:	2b0f      	cmp	r3, #15
 8006498:	d909      	bls.n	80064ae <UART_SetConfig+0x546>
 800649a:	69bb      	ldr	r3, [r7, #24]
 800649c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064a0:	d205      	bcs.n	80064ae <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	b29a      	uxth	r2, r3
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	60da      	str	r2, [r3, #12]
 80064ac:	e002      	b.n	80064b4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	2200      	movs	r2, #0
 80064b8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2200      	movs	r2, #0
 80064be:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80064c0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3728      	adds	r7, #40	@ 0x28
 80064c8:	46bd      	mov	sp, r7
 80064ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064ce:	bf00      	nop
 80064d0:	40008000 	.word	0x40008000
 80064d4:	00f42400 	.word	0x00f42400

080064d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80064d8:	b480      	push	{r7}
 80064da:	b083      	sub	sp, #12
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064e4:	f003 0308 	and.w	r3, r3, #8
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d00a      	beq.n	8006502 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	430a      	orrs	r2, r1
 8006500:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006506:	f003 0301 	and.w	r3, r3, #1
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00a      	beq.n	8006524 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	430a      	orrs	r2, r1
 8006522:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006528:	f003 0302 	and.w	r3, r3, #2
 800652c:	2b00      	cmp	r3, #0
 800652e:	d00a      	beq.n	8006546 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	430a      	orrs	r2, r1
 8006544:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800654a:	f003 0304 	and.w	r3, r3, #4
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00a      	beq.n	8006568 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	430a      	orrs	r2, r1
 8006566:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800656c:	f003 0310 	and.w	r3, r3, #16
 8006570:	2b00      	cmp	r3, #0
 8006572:	d00a      	beq.n	800658a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	430a      	orrs	r2, r1
 8006588:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800658e:	f003 0320 	and.w	r3, r3, #32
 8006592:	2b00      	cmp	r3, #0
 8006594:	d00a      	beq.n	80065ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	430a      	orrs	r2, r1
 80065aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d01a      	beq.n	80065ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	430a      	orrs	r2, r1
 80065cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065d6:	d10a      	bne.n	80065ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	685b      	ldr	r3, [r3, #4]
 80065de:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	430a      	orrs	r2, r1
 80065ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d00a      	beq.n	8006610 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	430a      	orrs	r2, r1
 800660e:	605a      	str	r2, [r3, #4]
  }
}
 8006610:	bf00      	nop
 8006612:	370c      	adds	r7, #12
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr

0800661c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b098      	sub	sp, #96	@ 0x60
 8006620:	af02      	add	r7, sp, #8
 8006622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2200      	movs	r2, #0
 8006628:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800662c:	f7fb fed8 	bl	80023e0 <HAL_GetTick>
 8006630:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f003 0308 	and.w	r3, r3, #8
 800663c:	2b08      	cmp	r3, #8
 800663e:	d12e      	bne.n	800669e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006640:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006644:	9300      	str	r3, [sp, #0]
 8006646:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006648:	2200      	movs	r2, #0
 800664a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 f88c 	bl	800676c <UART_WaitOnFlagUntilTimeout>
 8006654:	4603      	mov	r3, r0
 8006656:	2b00      	cmp	r3, #0
 8006658:	d021      	beq.n	800669e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006662:	e853 3f00 	ldrex	r3, [r3]
 8006666:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800666a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800666e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	461a      	mov	r2, r3
 8006676:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006678:	647b      	str	r3, [r7, #68]	@ 0x44
 800667a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800667c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800667e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006680:	e841 2300 	strex	r3, r2, [r1]
 8006684:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006686:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006688:	2b00      	cmp	r3, #0
 800668a:	d1e6      	bne.n	800665a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2220      	movs	r2, #32
 8006690:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2200      	movs	r2, #0
 8006696:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800669a:	2303      	movs	r3, #3
 800669c:	e062      	b.n	8006764 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f003 0304 	and.w	r3, r3, #4
 80066a8:	2b04      	cmp	r3, #4
 80066aa:	d149      	bne.n	8006740 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80066b0:	9300      	str	r3, [sp, #0]
 80066b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066b4:	2200      	movs	r2, #0
 80066b6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f000 f856 	bl	800676c <UART_WaitOnFlagUntilTimeout>
 80066c0:	4603      	mov	r3, r0
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d03c      	beq.n	8006740 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ce:	e853 3f00 	ldrex	r3, [r3]
 80066d2:	623b      	str	r3, [r7, #32]
   return(result);
 80066d4:	6a3b      	ldr	r3, [r7, #32]
 80066d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	461a      	mov	r2, r3
 80066e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80066e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066ec:	e841 2300 	strex	r3, r2, [r1]
 80066f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d1e6      	bne.n	80066c6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	3308      	adds	r3, #8
 80066fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	e853 3f00 	ldrex	r3, [r3]
 8006706:	60fb      	str	r3, [r7, #12]
   return(result);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f023 0301 	bic.w	r3, r3, #1
 800670e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	3308      	adds	r3, #8
 8006716:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006718:	61fa      	str	r2, [r7, #28]
 800671a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671c:	69b9      	ldr	r1, [r7, #24]
 800671e:	69fa      	ldr	r2, [r7, #28]
 8006720:	e841 2300 	strex	r3, r2, [r1]
 8006724:	617b      	str	r3, [r7, #20]
   return(result);
 8006726:	697b      	ldr	r3, [r7, #20]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d1e5      	bne.n	80066f8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2220      	movs	r2, #32
 8006730:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800673c:	2303      	movs	r3, #3
 800673e:	e011      	b.n	8006764 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2220      	movs	r2, #32
 8006744:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2220      	movs	r2, #32
 800674a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2200      	movs	r2, #0
 8006752:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2200      	movs	r2, #0
 8006758:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2200      	movs	r2, #0
 800675e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006762:	2300      	movs	r3, #0
}
 8006764:	4618      	mov	r0, r3
 8006766:	3758      	adds	r7, #88	@ 0x58
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}

0800676c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b084      	sub	sp, #16
 8006770:	af00      	add	r7, sp, #0
 8006772:	60f8      	str	r0, [r7, #12]
 8006774:	60b9      	str	r1, [r7, #8]
 8006776:	603b      	str	r3, [r7, #0]
 8006778:	4613      	mov	r3, r2
 800677a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800677c:	e04f      	b.n	800681e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800677e:	69bb      	ldr	r3, [r7, #24]
 8006780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006784:	d04b      	beq.n	800681e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006786:	f7fb fe2b 	bl	80023e0 <HAL_GetTick>
 800678a:	4602      	mov	r2, r0
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	1ad3      	subs	r3, r2, r3
 8006790:	69ba      	ldr	r2, [r7, #24]
 8006792:	429a      	cmp	r2, r3
 8006794:	d302      	bcc.n	800679c <UART_WaitOnFlagUntilTimeout+0x30>
 8006796:	69bb      	ldr	r3, [r7, #24]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d101      	bne.n	80067a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800679c:	2303      	movs	r3, #3
 800679e:	e04e      	b.n	800683e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f003 0304 	and.w	r3, r3, #4
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d037      	beq.n	800681e <UART_WaitOnFlagUntilTimeout+0xb2>
 80067ae:	68bb      	ldr	r3, [r7, #8]
 80067b0:	2b80      	cmp	r3, #128	@ 0x80
 80067b2:	d034      	beq.n	800681e <UART_WaitOnFlagUntilTimeout+0xb2>
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	2b40      	cmp	r3, #64	@ 0x40
 80067b8:	d031      	beq.n	800681e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	69db      	ldr	r3, [r3, #28]
 80067c0:	f003 0308 	and.w	r3, r3, #8
 80067c4:	2b08      	cmp	r3, #8
 80067c6:	d110      	bne.n	80067ea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2208      	movs	r2, #8
 80067ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067d0:	68f8      	ldr	r0, [r7, #12]
 80067d2:	f000 f838 	bl	8006846 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2208      	movs	r2, #8
 80067da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2200      	movs	r2, #0
 80067e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	e029      	b.n	800683e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	69db      	ldr	r3, [r3, #28]
 80067f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067f8:	d111      	bne.n	800681e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006802:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006804:	68f8      	ldr	r0, [r7, #12]
 8006806:	f000 f81e 	bl	8006846 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	2220      	movs	r2, #32
 800680e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	2200      	movs	r2, #0
 8006816:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800681a:	2303      	movs	r3, #3
 800681c:	e00f      	b.n	800683e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	69da      	ldr	r2, [r3, #28]
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	4013      	ands	r3, r2
 8006828:	68ba      	ldr	r2, [r7, #8]
 800682a:	429a      	cmp	r2, r3
 800682c:	bf0c      	ite	eq
 800682e:	2301      	moveq	r3, #1
 8006830:	2300      	movne	r3, #0
 8006832:	b2db      	uxtb	r3, r3
 8006834:	461a      	mov	r2, r3
 8006836:	79fb      	ldrb	r3, [r7, #7]
 8006838:	429a      	cmp	r2, r3
 800683a:	d0a0      	beq.n	800677e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800683c:	2300      	movs	r3, #0
}
 800683e:	4618      	mov	r0, r3
 8006840:	3710      	adds	r7, #16
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}

08006846 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006846:	b480      	push	{r7}
 8006848:	b095      	sub	sp, #84	@ 0x54
 800684a:	af00      	add	r7, sp, #0
 800684c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006856:	e853 3f00 	ldrex	r3, [r3]
 800685a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800685c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800685e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006862:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	461a      	mov	r2, r3
 800686a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800686c:	643b      	str	r3, [r7, #64]	@ 0x40
 800686e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006870:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006872:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006874:	e841 2300 	strex	r3, r2, [r1]
 8006878:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800687a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800687c:	2b00      	cmp	r3, #0
 800687e:	d1e6      	bne.n	800684e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	3308      	adds	r3, #8
 8006886:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006888:	6a3b      	ldr	r3, [r7, #32]
 800688a:	e853 3f00 	ldrex	r3, [r3]
 800688e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006890:	69fb      	ldr	r3, [r7, #28]
 8006892:	f023 0301 	bic.w	r3, r3, #1
 8006896:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	3308      	adds	r3, #8
 800689e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80068a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80068a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80068a8:	e841 2300 	strex	r3, r2, [r1]
 80068ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80068ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d1e5      	bne.n	8006880 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d118      	bne.n	80068ee <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	e853 3f00 	ldrex	r3, [r3]
 80068c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	f023 0310 	bic.w	r3, r3, #16
 80068d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	461a      	mov	r2, r3
 80068d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068da:	61bb      	str	r3, [r7, #24]
 80068dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068de:	6979      	ldr	r1, [r7, #20]
 80068e0:	69ba      	ldr	r2, [r7, #24]
 80068e2:	e841 2300 	strex	r3, r2, [r1]
 80068e6:	613b      	str	r3, [r7, #16]
   return(result);
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d1e6      	bne.n	80068bc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2220      	movs	r2, #32
 80068f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2200      	movs	r2, #0
 80068fa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2200      	movs	r2, #0
 8006900:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006902:	bf00      	nop
 8006904:	3754      	adds	r7, #84	@ 0x54
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr
	...

08006910 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006914:	4904      	ldr	r1, [pc, #16]	@ (8006928 <MX_FATFS_Init+0x18>)
 8006916:	4805      	ldr	r0, [pc, #20]	@ (800692c <MX_FATFS_Init+0x1c>)
 8006918:	f002 fef0 	bl	80096fc <FATFS_LinkDriver>
 800691c:	4603      	mov	r3, r0
 800691e:	461a      	mov	r2, r3
 8006920:	4b03      	ldr	r3, [pc, #12]	@ (8006930 <MX_FATFS_Init+0x20>)
 8006922:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006924:	bf00      	nop
 8006926:	bd80      	pop	{r7, pc}
 8006928:	20000560 	.word	0x20000560
 800692c:	20000014 	.word	0x20000014
 8006930:	2000055c 	.word	0x2000055c

08006934 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006934:	b480      	push	{r7}
 8006936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006938:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800693a:	4618      	mov	r0, r3
 800693c:	46bd      	mov	sp, r7
 800693e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006942:	4770      	bx	lr

08006944 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b082      	sub	sp, #8
 8006948:	af00      	add	r7, sp, #0
 800694a:	4603      	mov	r3, r0
 800694c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 800694e:	79fb      	ldrb	r3, [r7, #7]
 8006950:	4618      	mov	r0, r3
 8006952:	f000 f9d3 	bl	8006cfc <USER_SPI_initialize>
 8006956:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8006958:	4618      	mov	r0, r3
 800695a:	3708      	adds	r7, #8
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}

08006960 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b082      	sub	sp, #8
 8006964:	af00      	add	r7, sp, #0
 8006966:	4603      	mov	r3, r0
 8006968:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 800696a:	79fb      	ldrb	r3, [r7, #7]
 800696c:	4618      	mov	r0, r3
 800696e:	f000 fab1 	bl	8006ed4 <USER_SPI_status>
 8006972:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006974:	4618      	mov	r0, r3
 8006976:	3708      	adds	r7, #8
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}

0800697c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b084      	sub	sp, #16
 8006980:	af00      	add	r7, sp, #0
 8006982:	60b9      	str	r1, [r7, #8]
 8006984:	607a      	str	r2, [r7, #4]
 8006986:	603b      	str	r3, [r7, #0]
 8006988:	4603      	mov	r3, r0
 800698a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 800698c:	7bf8      	ldrb	r0, [r7, #15]
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	68b9      	ldr	r1, [r7, #8]
 8006994:	f000 fab4 	bl	8006f00 <USER_SPI_read>
 8006998:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800699a:	4618      	mov	r0, r3
 800699c:	3710      	adds	r7, #16
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}

080069a2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80069a2:	b580      	push	{r7, lr}
 80069a4:	b084      	sub	sp, #16
 80069a6:	af00      	add	r7, sp, #0
 80069a8:	60b9      	str	r1, [r7, #8]
 80069aa:	607a      	str	r2, [r7, #4]
 80069ac:	603b      	str	r3, [r7, #0]
 80069ae:	4603      	mov	r3, r0
 80069b0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count);
 80069b2:	7bf8      	ldrb	r0, [r7, #15]
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	687a      	ldr	r2, [r7, #4]
 80069b8:	68b9      	ldr	r1, [r7, #8]
 80069ba:	f000 fb07 	bl	8006fcc <USER_SPI_write>
 80069be:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3710      	adds	r7, #16
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b082      	sub	sp, #8
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	4603      	mov	r3, r0
 80069d0:	603a      	str	r2, [r7, #0]
 80069d2:	71fb      	strb	r3, [r7, #7]
 80069d4:	460b      	mov	r3, r1
 80069d6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff);
 80069d8:	79b9      	ldrb	r1, [r7, #6]
 80069da:	79fb      	ldrb	r3, [r7, #7]
 80069dc:	683a      	ldr	r2, [r7, #0]
 80069de:	4618      	mov	r0, r3
 80069e0:	f000 fb70 	bl	80070c4 <USER_SPI_ioctl>
 80069e4:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	3708      	adds	r7, #8
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
	...

080069f0 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b082      	sub	sp, #8
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 80069f8:	f7fb fcf2 	bl	80023e0 <HAL_GetTick>
 80069fc:	4603      	mov	r3, r0
 80069fe:	4a04      	ldr	r2, [pc, #16]	@ (8006a10 <SPI_Timer_On+0x20>)
 8006a00:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8006a02:	4a04      	ldr	r2, [pc, #16]	@ (8006a14 <SPI_Timer_On+0x24>)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6013      	str	r3, [r2, #0]
}
 8006a08:	bf00      	nop
 8006a0a:	3708      	adds	r7, #8
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}
 8006a10:	20000568 	.word	0x20000568
 8006a14:	2000056c 	.word	0x2000056c

08006a18 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8006a1c:	f7fb fce0 	bl	80023e0 <HAL_GetTick>
 8006a20:	4602      	mov	r2, r0
 8006a22:	4b06      	ldr	r3, [pc, #24]	@ (8006a3c <SPI_Timer_Status+0x24>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	1ad2      	subs	r2, r2, r3
 8006a28:	4b05      	ldr	r3, [pc, #20]	@ (8006a40 <SPI_Timer_Status+0x28>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	bf34      	ite	cc
 8006a30:	2301      	movcc	r3, #1
 8006a32:	2300      	movcs	r3, #0
 8006a34:	b2db      	uxtb	r3, r3
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	bf00      	nop
 8006a3c:	20000568 	.word	0x20000568
 8006a40:	2000056c 	.word	0x2000056c

08006a44 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b086      	sub	sp, #24
 8006a48:	af02      	add	r7, sp, #8
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8006a4e:	f107 020f 	add.w	r2, r7, #15
 8006a52:	1df9      	adds	r1, r7, #7
 8006a54:	2332      	movs	r3, #50	@ 0x32
 8006a56:	9300      	str	r3, [sp, #0]
 8006a58:	2301      	movs	r3, #1
 8006a5a:	4804      	ldr	r0, [pc, #16]	@ (8006a6c <xchg_spi+0x28>)
 8006a5c:	f7fd fd49 	bl	80044f2 <HAL_SPI_TransmitReceive>
    return rxDat;
 8006a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3710      	adds	r7, #16
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}
 8006a6a:	bf00      	nop
 8006a6c:	20000224 	.word	0x20000224

08006a70 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8006a70:	b590      	push	{r4, r7, lr}
 8006a72:	b085      	sub	sp, #20
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	60fb      	str	r3, [r7, #12]
 8006a7e:	e00a      	b.n	8006a96 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8006a80:	687a      	ldr	r2, [r7, #4]
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	18d4      	adds	r4, r2, r3
 8006a86:	20ff      	movs	r0, #255	@ 0xff
 8006a88:	f7ff ffdc 	bl	8006a44 <xchg_spi>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	3301      	adds	r3, #1
 8006a94:	60fb      	str	r3, [r7, #12]
 8006a96:	68fa      	ldr	r2, [r7, #12]
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d3f0      	bcc.n	8006a80 <rcvr_spi_multi+0x10>
	}
}
 8006a9e:	bf00      	nop
 8006aa0:	bf00      	nop
 8006aa2:	3714      	adds	r7, #20
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd90      	pop	{r4, r7, pc}

08006aa8 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b082      	sub	sp, #8
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	b29a      	uxth	r2, r3
 8006ab6:	f04f 33ff 	mov.w	r3, #4294967295
 8006aba:	6879      	ldr	r1, [r7, #4]
 8006abc:	4803      	ldr	r0, [pc, #12]	@ (8006acc <xmit_spi_multi+0x24>)
 8006abe:	f7fd fba2 	bl	8004206 <HAL_SPI_Transmit>
}
 8006ac2:	bf00      	nop
 8006ac4:	3708      	adds	r7, #8
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}
 8006aca:	bf00      	nop
 8006acc:	20000224 	.word	0x20000224

08006ad0 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b086      	sub	sp, #24
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8006ad8:	f7fb fc82 	bl	80023e0 <HAL_GetTick>
 8006adc:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8006ae2:	20ff      	movs	r0, #255	@ 0xff
 8006ae4:	f7ff ffae 	bl	8006a44 <xchg_spi>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8006aec:	7bfb      	ldrb	r3, [r7, #15]
 8006aee:	2bff      	cmp	r3, #255	@ 0xff
 8006af0:	d007      	beq.n	8006b02 <wait_ready+0x32>
 8006af2:	f7fb fc75 	bl	80023e0 <HAL_GetTick>
 8006af6:	4602      	mov	r2, r0
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	1ad3      	subs	r3, r2, r3
 8006afc:	693a      	ldr	r2, [r7, #16]
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d8ef      	bhi.n	8006ae2 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8006b02:	7bfb      	ldrb	r3, [r7, #15]
 8006b04:	2bff      	cmp	r3, #255	@ 0xff
 8006b06:	bf0c      	ite	eq
 8006b08:	2301      	moveq	r3, #1
 8006b0a:	2300      	movne	r3, #0
 8006b0c:	b2db      	uxtb	r3, r3
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3718      	adds	r7, #24
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
	...

08006b18 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	2140      	movs	r1, #64	@ 0x40
 8006b20:	4803      	ldr	r0, [pc, #12]	@ (8006b30 <despiselect+0x18>)
 8006b22:	f7fb ff31 	bl	8002988 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8006b26:	20ff      	movs	r0, #255	@ 0xff
 8006b28:	f7ff ff8c 	bl	8006a44 <xchg_spi>

}
 8006b2c:	bf00      	nop
 8006b2e:	bd80      	pop	{r7, pc}
 8006b30:	48000400 	.word	0x48000400

08006b34 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8006b38:	2200      	movs	r2, #0
 8006b3a:	2140      	movs	r1, #64	@ 0x40
 8006b3c:	4809      	ldr	r0, [pc, #36]	@ (8006b64 <spiselect+0x30>)
 8006b3e:	f7fb ff23 	bl	8002988 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8006b42:	20ff      	movs	r0, #255	@ 0xff
 8006b44:	f7ff ff7e 	bl	8006a44 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8006b48:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006b4c:	f7ff ffc0 	bl	8006ad0 <wait_ready>
 8006b50:	4603      	mov	r3, r0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d001      	beq.n	8006b5a <spiselect+0x26>
 8006b56:	2301      	movs	r3, #1
 8006b58:	e002      	b.n	8006b60 <spiselect+0x2c>

	despiselect();
 8006b5a:	f7ff ffdd 	bl	8006b18 <despiselect>
	return 0;	/* Timeout */
 8006b5e:	2300      	movs	r3, #0
}
 8006b60:	4618      	mov	r0, r3
 8006b62:	bd80      	pop	{r7, pc}
 8006b64:	48000400 	.word	0x48000400

08006b68 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b084      	sub	sp, #16
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8006b72:	20c8      	movs	r0, #200	@ 0xc8
 8006b74:	f7ff ff3c 	bl	80069f0 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8006b78:	20ff      	movs	r0, #255	@ 0xff
 8006b7a:	f7ff ff63 	bl	8006a44 <xchg_spi>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8006b82:	7bfb      	ldrb	r3, [r7, #15]
 8006b84:	2bff      	cmp	r3, #255	@ 0xff
 8006b86:	d104      	bne.n	8006b92 <rcvr_datablock+0x2a>
 8006b88:	f7ff ff46 	bl	8006a18 <SPI_Timer_Status>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d1f2      	bne.n	8006b78 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8006b92:	7bfb      	ldrb	r3, [r7, #15]
 8006b94:	2bfe      	cmp	r3, #254	@ 0xfe
 8006b96:	d001      	beq.n	8006b9c <rcvr_datablock+0x34>
 8006b98:	2300      	movs	r3, #0
 8006b9a:	e00a      	b.n	8006bb2 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8006b9c:	6839      	ldr	r1, [r7, #0]
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f7ff ff66 	bl	8006a70 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8006ba4:	20ff      	movs	r0, #255	@ 0xff
 8006ba6:	f7ff ff4d 	bl	8006a44 <xchg_spi>
 8006baa:	20ff      	movs	r0, #255	@ 0xff
 8006bac:	f7ff ff4a 	bl	8006a44 <xchg_spi>

	return 1;						/* Function succeeded */
 8006bb0:	2301      	movs	r3, #1
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3710      	adds	r7, #16
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}

08006bba <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8006bba:	b580      	push	{r7, lr}
 8006bbc:	b084      	sub	sp, #16
 8006bbe:	af00      	add	r7, sp, #0
 8006bc0:	6078      	str	r0, [r7, #4]
 8006bc2:	460b      	mov	r3, r1
 8006bc4:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8006bc6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006bca:	f7ff ff81 	bl	8006ad0 <wait_ready>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d101      	bne.n	8006bd8 <xmit_datablock+0x1e>
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	e01e      	b.n	8006c16 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8006bd8:	78fb      	ldrb	r3, [r7, #3]
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f7ff ff32 	bl	8006a44 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8006be0:	78fb      	ldrb	r3, [r7, #3]
 8006be2:	2bfd      	cmp	r3, #253	@ 0xfd
 8006be4:	d016      	beq.n	8006c14 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8006be6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f7ff ff5c 	bl	8006aa8 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8006bf0:	20ff      	movs	r0, #255	@ 0xff
 8006bf2:	f7ff ff27 	bl	8006a44 <xchg_spi>
 8006bf6:	20ff      	movs	r0, #255	@ 0xff
 8006bf8:	f7ff ff24 	bl	8006a44 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8006bfc:	20ff      	movs	r0, #255	@ 0xff
 8006bfe:	f7ff ff21 	bl	8006a44 <xchg_spi>
 8006c02:	4603      	mov	r3, r0
 8006c04:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8006c06:	7bfb      	ldrb	r3, [r7, #15]
 8006c08:	f003 031f 	and.w	r3, r3, #31
 8006c0c:	2b05      	cmp	r3, #5
 8006c0e:	d001      	beq.n	8006c14 <xmit_datablock+0x5a>
 8006c10:	2300      	movs	r3, #0
 8006c12:	e000      	b.n	8006c16 <xmit_datablock+0x5c>
	}
	return 1;
 8006c14:	2301      	movs	r3, #1
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3710      	adds	r7, #16
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}

08006c1e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8006c1e:	b580      	push	{r7, lr}
 8006c20:	b084      	sub	sp, #16
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	4603      	mov	r3, r0
 8006c26:	6039      	str	r1, [r7, #0]
 8006c28:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8006c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	da0e      	bge.n	8006c50 <send_cmd+0x32>
		cmd &= 0x7F;
 8006c32:	79fb      	ldrb	r3, [r7, #7]
 8006c34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c38:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8006c3a:	2100      	movs	r1, #0
 8006c3c:	2037      	movs	r0, #55	@ 0x37
 8006c3e:	f7ff ffee 	bl	8006c1e <send_cmd>
 8006c42:	4603      	mov	r3, r0
 8006c44:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8006c46:	7bbb      	ldrb	r3, [r7, #14]
 8006c48:	2b01      	cmp	r3, #1
 8006c4a:	d901      	bls.n	8006c50 <send_cmd+0x32>
 8006c4c:	7bbb      	ldrb	r3, [r7, #14]
 8006c4e:	e051      	b.n	8006cf4 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8006c50:	79fb      	ldrb	r3, [r7, #7]
 8006c52:	2b0c      	cmp	r3, #12
 8006c54:	d008      	beq.n	8006c68 <send_cmd+0x4a>
		despiselect();
 8006c56:	f7ff ff5f 	bl	8006b18 <despiselect>
		if (!spiselect()) return 0xFF;
 8006c5a:	f7ff ff6b 	bl	8006b34 <spiselect>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d101      	bne.n	8006c68 <send_cmd+0x4a>
 8006c64:	23ff      	movs	r3, #255	@ 0xff
 8006c66:	e045      	b.n	8006cf4 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8006c68:	79fb      	ldrb	r3, [r7, #7]
 8006c6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	4618      	mov	r0, r3
 8006c72:	f7ff fee7 	bl	8006a44 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	0e1b      	lsrs	r3, r3, #24
 8006c7a:	b2db      	uxtb	r3, r3
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f7ff fee1 	bl	8006a44 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	0c1b      	lsrs	r3, r3, #16
 8006c86:	b2db      	uxtb	r3, r3
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f7ff fedb 	bl	8006a44 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	0a1b      	lsrs	r3, r3, #8
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7ff fed5 	bl	8006a44 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	b2db      	uxtb	r3, r3
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f7ff fed0 	bl	8006a44 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8006ca8:	79fb      	ldrb	r3, [r7, #7]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d101      	bne.n	8006cb2 <send_cmd+0x94>
 8006cae:	2395      	movs	r3, #149	@ 0x95
 8006cb0:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8006cb2:	79fb      	ldrb	r3, [r7, #7]
 8006cb4:	2b08      	cmp	r3, #8
 8006cb6:	d101      	bne.n	8006cbc <send_cmd+0x9e>
 8006cb8:	2387      	movs	r3, #135	@ 0x87
 8006cba:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8006cbc:	7bfb      	ldrb	r3, [r7, #15]
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f7ff fec0 	bl	8006a44 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8006cc4:	79fb      	ldrb	r3, [r7, #7]
 8006cc6:	2b0c      	cmp	r3, #12
 8006cc8:	d102      	bne.n	8006cd0 <send_cmd+0xb2>
 8006cca:	20ff      	movs	r0, #255	@ 0xff
 8006ccc:	f7ff feba 	bl	8006a44 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8006cd0:	230a      	movs	r3, #10
 8006cd2:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8006cd4:	20ff      	movs	r0, #255	@ 0xff
 8006cd6:	f7ff feb5 	bl	8006a44 <xchg_spi>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8006cde:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	da05      	bge.n	8006cf2 <send_cmd+0xd4>
 8006ce6:	7bfb      	ldrb	r3, [r7, #15]
 8006ce8:	3b01      	subs	r3, #1
 8006cea:	73fb      	strb	r3, [r7, #15]
 8006cec:	7bfb      	ldrb	r3, [r7, #15]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1f0      	bne.n	8006cd4 <send_cmd+0xb6>

	return res;							/* Return received response */
 8006cf2:	7bbb      	ldrb	r3, [r7, #14]
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3710      	adds	r7, #16
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006cfc:	b590      	push	{r4, r7, lr}
 8006cfe:	b085      	sub	sp, #20
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	4603      	mov	r3, r0
 8006d04:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8006d06:	79fb      	ldrb	r3, [r7, #7]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d001      	beq.n	8006d10 <USER_SPI_initialize+0x14>
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e0d6      	b.n	8006ebe <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8006d10:	4b6d      	ldr	r3, [pc, #436]	@ (8006ec8 <USER_SPI_initialize+0x1cc>)
 8006d12:	781b      	ldrb	r3, [r3, #0]
 8006d14:	b2db      	uxtb	r3, r3
 8006d16:	f003 0302 	and.w	r3, r3, #2
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d003      	beq.n	8006d26 <USER_SPI_initialize+0x2a>
 8006d1e:	4b6a      	ldr	r3, [pc, #424]	@ (8006ec8 <USER_SPI_initialize+0x1cc>)
 8006d20:	781b      	ldrb	r3, [r3, #0]
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	e0cb      	b.n	8006ebe <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8006d26:	4b69      	ldr	r3, [pc, #420]	@ (8006ecc <USER_SPI_initialize+0x1d0>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8006d30:	4b66      	ldr	r3, [pc, #408]	@ (8006ecc <USER_SPI_initialize+0x1d0>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 8006d38:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8006d3a:	230a      	movs	r3, #10
 8006d3c:	73fb      	strb	r3, [r7, #15]
 8006d3e:	e005      	b.n	8006d4c <USER_SPI_initialize+0x50>
 8006d40:	20ff      	movs	r0, #255	@ 0xff
 8006d42:	f7ff fe7f 	bl	8006a44 <xchg_spi>
 8006d46:	7bfb      	ldrb	r3, [r7, #15]
 8006d48:	3b01      	subs	r3, #1
 8006d4a:	73fb      	strb	r3, [r7, #15]
 8006d4c:	7bfb      	ldrb	r3, [r7, #15]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d1f6      	bne.n	8006d40 <USER_SPI_initialize+0x44>

	ty = 0;
 8006d52:	2300      	movs	r3, #0
 8006d54:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8006d56:	2100      	movs	r1, #0
 8006d58:	2000      	movs	r0, #0
 8006d5a:	f7ff ff60 	bl	8006c1e <send_cmd>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	2b01      	cmp	r3, #1
 8006d62:	f040 808b 	bne.w	8006e7c <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8006d66:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8006d6a:	f7ff fe41 	bl	80069f0 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8006d6e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8006d72:	2008      	movs	r0, #8
 8006d74:	f7ff ff53 	bl	8006c1e <send_cmd>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	2b01      	cmp	r3, #1
 8006d7c:	d151      	bne.n	8006e22 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8006d7e:	2300      	movs	r3, #0
 8006d80:	73fb      	strb	r3, [r7, #15]
 8006d82:	e00d      	b.n	8006da0 <USER_SPI_initialize+0xa4>
 8006d84:	7bfc      	ldrb	r4, [r7, #15]
 8006d86:	20ff      	movs	r0, #255	@ 0xff
 8006d88:	f7ff fe5c 	bl	8006a44 <xchg_spi>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	461a      	mov	r2, r3
 8006d90:	f104 0310 	add.w	r3, r4, #16
 8006d94:	443b      	add	r3, r7
 8006d96:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006d9a:	7bfb      	ldrb	r3, [r7, #15]
 8006d9c:	3301      	adds	r3, #1
 8006d9e:	73fb      	strb	r3, [r7, #15]
 8006da0:	7bfb      	ldrb	r3, [r7, #15]
 8006da2:	2b03      	cmp	r3, #3
 8006da4:	d9ee      	bls.n	8006d84 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8006da6:	7abb      	ldrb	r3, [r7, #10]
 8006da8:	2b01      	cmp	r3, #1
 8006daa:	d167      	bne.n	8006e7c <USER_SPI_initialize+0x180>
 8006dac:	7afb      	ldrb	r3, [r7, #11]
 8006dae:	2baa      	cmp	r3, #170	@ 0xaa
 8006db0:	d164      	bne.n	8006e7c <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8006db2:	bf00      	nop
 8006db4:	f7ff fe30 	bl	8006a18 <SPI_Timer_Status>
 8006db8:	4603      	mov	r3, r0
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d007      	beq.n	8006dce <USER_SPI_initialize+0xd2>
 8006dbe:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8006dc2:	20a9      	movs	r0, #169	@ 0xa9
 8006dc4:	f7ff ff2b 	bl	8006c1e <send_cmd>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d1f2      	bne.n	8006db4 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8006dce:	f7ff fe23 	bl	8006a18 <SPI_Timer_Status>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d051      	beq.n	8006e7c <USER_SPI_initialize+0x180>
 8006dd8:	2100      	movs	r1, #0
 8006dda:	203a      	movs	r0, #58	@ 0x3a
 8006ddc:	f7ff ff1f 	bl	8006c1e <send_cmd>
 8006de0:	4603      	mov	r3, r0
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d14a      	bne.n	8006e7c <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8006de6:	2300      	movs	r3, #0
 8006de8:	73fb      	strb	r3, [r7, #15]
 8006dea:	e00d      	b.n	8006e08 <USER_SPI_initialize+0x10c>
 8006dec:	7bfc      	ldrb	r4, [r7, #15]
 8006dee:	20ff      	movs	r0, #255	@ 0xff
 8006df0:	f7ff fe28 	bl	8006a44 <xchg_spi>
 8006df4:	4603      	mov	r3, r0
 8006df6:	461a      	mov	r2, r3
 8006df8:	f104 0310 	add.w	r3, r4, #16
 8006dfc:	443b      	add	r3, r7
 8006dfe:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006e02:	7bfb      	ldrb	r3, [r7, #15]
 8006e04:	3301      	adds	r3, #1
 8006e06:	73fb      	strb	r3, [r7, #15]
 8006e08:	7bfb      	ldrb	r3, [r7, #15]
 8006e0a:	2b03      	cmp	r3, #3
 8006e0c:	d9ee      	bls.n	8006dec <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8006e0e:	7a3b      	ldrb	r3, [r7, #8]
 8006e10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d001      	beq.n	8006e1c <USER_SPI_initialize+0x120>
 8006e18:	230c      	movs	r3, #12
 8006e1a:	e000      	b.n	8006e1e <USER_SPI_initialize+0x122>
 8006e1c:	2304      	movs	r3, #4
 8006e1e:	737b      	strb	r3, [r7, #13]
 8006e20:	e02c      	b.n	8006e7c <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8006e22:	2100      	movs	r1, #0
 8006e24:	20a9      	movs	r0, #169	@ 0xa9
 8006e26:	f7ff fefa 	bl	8006c1e <send_cmd>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	2b01      	cmp	r3, #1
 8006e2e:	d804      	bhi.n	8006e3a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8006e30:	2302      	movs	r3, #2
 8006e32:	737b      	strb	r3, [r7, #13]
 8006e34:	23a9      	movs	r3, #169	@ 0xa9
 8006e36:	73bb      	strb	r3, [r7, #14]
 8006e38:	e003      	b.n	8006e42 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	737b      	strb	r3, [r7, #13]
 8006e3e:	2301      	movs	r3, #1
 8006e40:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8006e42:	bf00      	nop
 8006e44:	f7ff fde8 	bl	8006a18 <SPI_Timer_Status>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d007      	beq.n	8006e5e <USER_SPI_initialize+0x162>
 8006e4e:	7bbb      	ldrb	r3, [r7, #14]
 8006e50:	2100      	movs	r1, #0
 8006e52:	4618      	mov	r0, r3
 8006e54:	f7ff fee3 	bl	8006c1e <send_cmd>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d1f2      	bne.n	8006e44 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8006e5e:	f7ff fddb 	bl	8006a18 <SPI_Timer_Status>
 8006e62:	4603      	mov	r3, r0
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d007      	beq.n	8006e78 <USER_SPI_initialize+0x17c>
 8006e68:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006e6c:	2010      	movs	r0, #16
 8006e6e:	f7ff fed6 	bl	8006c1e <send_cmd>
 8006e72:	4603      	mov	r3, r0
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d001      	beq.n	8006e7c <USER_SPI_initialize+0x180>
				ty = 0;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8006e7c:	4a14      	ldr	r2, [pc, #80]	@ (8006ed0 <USER_SPI_initialize+0x1d4>)
 8006e7e:	7b7b      	ldrb	r3, [r7, #13]
 8006e80:	7013      	strb	r3, [r2, #0]
	despiselect();
 8006e82:	f7ff fe49 	bl	8006b18 <despiselect>

	if (ty) {			/* OK */
 8006e86:	7b7b      	ldrb	r3, [r7, #13]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d012      	beq.n	8006eb2 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8006e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8006ecc <USER_SPI_initialize+0x1d0>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8006e96:	4b0d      	ldr	r3, [pc, #52]	@ (8006ecc <USER_SPI_initialize+0x1d0>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f042 0210 	orr.w	r2, r2, #16
 8006e9e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8006ea0:	4b09      	ldr	r3, [pc, #36]	@ (8006ec8 <USER_SPI_initialize+0x1cc>)
 8006ea2:	781b      	ldrb	r3, [r3, #0]
 8006ea4:	b2db      	uxtb	r3, r3
 8006ea6:	f023 0301 	bic.w	r3, r3, #1
 8006eaa:	b2da      	uxtb	r2, r3
 8006eac:	4b06      	ldr	r3, [pc, #24]	@ (8006ec8 <USER_SPI_initialize+0x1cc>)
 8006eae:	701a      	strb	r2, [r3, #0]
 8006eb0:	e002      	b.n	8006eb8 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8006eb2:	4b05      	ldr	r3, [pc, #20]	@ (8006ec8 <USER_SPI_initialize+0x1cc>)
 8006eb4:	2201      	movs	r2, #1
 8006eb6:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8006eb8:	4b03      	ldr	r3, [pc, #12]	@ (8006ec8 <USER_SPI_initialize+0x1cc>)
 8006eba:	781b      	ldrb	r3, [r3, #0]
 8006ebc:	b2db      	uxtb	r3, r3
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3714      	adds	r7, #20
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd90      	pop	{r4, r7, pc}
 8006ec6:	bf00      	nop
 8006ec8:	20000028 	.word	0x20000028
 8006ecc:	20000224 	.word	0x20000224
 8006ed0:	20000564 	.word	0x20000564

08006ed4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b083      	sub	sp, #12
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	4603      	mov	r3, r0
 8006edc:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8006ede:	79fb      	ldrb	r3, [r7, #7]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d001      	beq.n	8006ee8 <USER_SPI_status+0x14>
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	e002      	b.n	8006eee <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8006ee8:	4b04      	ldr	r3, [pc, #16]	@ (8006efc <USER_SPI_status+0x28>)
 8006eea:	781b      	ldrb	r3, [r3, #0]
 8006eec:	b2db      	uxtb	r3, r3
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	370c      	adds	r7, #12
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr
 8006efa:	bf00      	nop
 8006efc:	20000028 	.word	0x20000028

08006f00 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b084      	sub	sp, #16
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	60b9      	str	r1, [r7, #8]
 8006f08:	607a      	str	r2, [r7, #4]
 8006f0a:	603b      	str	r3, [r7, #0]
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006f10:	7bfb      	ldrb	r3, [r7, #15]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d102      	bne.n	8006f1c <USER_SPI_read+0x1c>
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d101      	bne.n	8006f20 <USER_SPI_read+0x20>
 8006f1c:	2304      	movs	r3, #4
 8006f1e:	e04d      	b.n	8006fbc <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006f20:	4b28      	ldr	r3, [pc, #160]	@ (8006fc4 <USER_SPI_read+0xc4>)
 8006f22:	781b      	ldrb	r3, [r3, #0]
 8006f24:	b2db      	uxtb	r3, r3
 8006f26:	f003 0301 	and.w	r3, r3, #1
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d001      	beq.n	8006f32 <USER_SPI_read+0x32>
 8006f2e:	2303      	movs	r3, #3
 8006f30:	e044      	b.n	8006fbc <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8006f32:	4b25      	ldr	r3, [pc, #148]	@ (8006fc8 <USER_SPI_read+0xc8>)
 8006f34:	781b      	ldrb	r3, [r3, #0]
 8006f36:	f003 0308 	and.w	r3, r3, #8
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d102      	bne.n	8006f44 <USER_SPI_read+0x44>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	025b      	lsls	r3, r3, #9
 8006f42:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	2b01      	cmp	r3, #1
 8006f48:	d111      	bne.n	8006f6e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8006f4a:	6879      	ldr	r1, [r7, #4]
 8006f4c:	2011      	movs	r0, #17
 8006f4e:	f7ff fe66 	bl	8006c1e <send_cmd>
 8006f52:	4603      	mov	r3, r0
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d129      	bne.n	8006fac <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8006f58:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006f5c:	68b8      	ldr	r0, [r7, #8]
 8006f5e:	f7ff fe03 	bl	8006b68 <rcvr_datablock>
 8006f62:	4603      	mov	r3, r0
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d021      	beq.n	8006fac <USER_SPI_read+0xac>
			count = 0;
 8006f68:	2300      	movs	r3, #0
 8006f6a:	603b      	str	r3, [r7, #0]
 8006f6c:	e01e      	b.n	8006fac <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8006f6e:	6879      	ldr	r1, [r7, #4]
 8006f70:	2012      	movs	r0, #18
 8006f72:	f7ff fe54 	bl	8006c1e <send_cmd>
 8006f76:	4603      	mov	r3, r0
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d117      	bne.n	8006fac <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8006f7c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006f80:	68b8      	ldr	r0, [r7, #8]
 8006f82:	f7ff fdf1 	bl	8006b68 <rcvr_datablock>
 8006f86:	4603      	mov	r3, r0
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d00a      	beq.n	8006fa2 <USER_SPI_read+0xa2>
				buff += 512;
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8006f92:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	3b01      	subs	r3, #1
 8006f98:	603b      	str	r3, [r7, #0]
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d1ed      	bne.n	8006f7c <USER_SPI_read+0x7c>
 8006fa0:	e000      	b.n	8006fa4 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8006fa2:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8006fa4:	2100      	movs	r1, #0
 8006fa6:	200c      	movs	r0, #12
 8006fa8:	f7ff fe39 	bl	8006c1e <send_cmd>
		}
	}
	despiselect();
 8006fac:	f7ff fdb4 	bl	8006b18 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	bf14      	ite	ne
 8006fb6:	2301      	movne	r3, #1
 8006fb8:	2300      	moveq	r3, #0
 8006fba:	b2db      	uxtb	r3, r3
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3710      	adds	r7, #16
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	20000028 	.word	0x20000028
 8006fc8:	20000564 	.word	0x20000564

08006fcc <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	60b9      	str	r1, [r7, #8]
 8006fd4:	607a      	str	r2, [r7, #4]
 8006fd6:	603b      	str	r3, [r7, #0]
 8006fd8:	4603      	mov	r3, r0
 8006fda:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006fdc:	7bfb      	ldrb	r3, [r7, #15]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d102      	bne.n	8006fe8 <USER_SPI_write+0x1c>
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d101      	bne.n	8006fec <USER_SPI_write+0x20>
 8006fe8:	2304      	movs	r3, #4
 8006fea:	e063      	b.n	80070b4 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8006fec:	4b33      	ldr	r3, [pc, #204]	@ (80070bc <USER_SPI_write+0xf0>)
 8006fee:	781b      	ldrb	r3, [r3, #0]
 8006ff0:	b2db      	uxtb	r3, r3
 8006ff2:	f003 0301 	and.w	r3, r3, #1
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d001      	beq.n	8006ffe <USER_SPI_write+0x32>
 8006ffa:	2303      	movs	r3, #3
 8006ffc:	e05a      	b.n	80070b4 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8006ffe:	4b2f      	ldr	r3, [pc, #188]	@ (80070bc <USER_SPI_write+0xf0>)
 8007000:	781b      	ldrb	r3, [r3, #0]
 8007002:	b2db      	uxtb	r3, r3
 8007004:	f003 0304 	and.w	r3, r3, #4
 8007008:	2b00      	cmp	r3, #0
 800700a:	d001      	beq.n	8007010 <USER_SPI_write+0x44>
 800700c:	2302      	movs	r3, #2
 800700e:	e051      	b.n	80070b4 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8007010:	4b2b      	ldr	r3, [pc, #172]	@ (80070c0 <USER_SPI_write+0xf4>)
 8007012:	781b      	ldrb	r3, [r3, #0]
 8007014:	f003 0308 	and.w	r3, r3, #8
 8007018:	2b00      	cmp	r3, #0
 800701a:	d102      	bne.n	8007022 <USER_SPI_write+0x56>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	025b      	lsls	r3, r3, #9
 8007020:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	2b01      	cmp	r3, #1
 8007026:	d110      	bne.n	800704a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8007028:	6879      	ldr	r1, [r7, #4]
 800702a:	2018      	movs	r0, #24
 800702c:	f7ff fdf7 	bl	8006c1e <send_cmd>
 8007030:	4603      	mov	r3, r0
 8007032:	2b00      	cmp	r3, #0
 8007034:	d136      	bne.n	80070a4 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8007036:	21fe      	movs	r1, #254	@ 0xfe
 8007038:	68b8      	ldr	r0, [r7, #8]
 800703a:	f7ff fdbe 	bl	8006bba <xmit_datablock>
 800703e:	4603      	mov	r3, r0
 8007040:	2b00      	cmp	r3, #0
 8007042:	d02f      	beq.n	80070a4 <USER_SPI_write+0xd8>
			count = 0;
 8007044:	2300      	movs	r3, #0
 8007046:	603b      	str	r3, [r7, #0]
 8007048:	e02c      	b.n	80070a4 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800704a:	4b1d      	ldr	r3, [pc, #116]	@ (80070c0 <USER_SPI_write+0xf4>)
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	f003 0306 	and.w	r3, r3, #6
 8007052:	2b00      	cmp	r3, #0
 8007054:	d003      	beq.n	800705e <USER_SPI_write+0x92>
 8007056:	6839      	ldr	r1, [r7, #0]
 8007058:	2097      	movs	r0, #151	@ 0x97
 800705a:	f7ff fde0 	bl	8006c1e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800705e:	6879      	ldr	r1, [r7, #4]
 8007060:	2019      	movs	r0, #25
 8007062:	f7ff fddc 	bl	8006c1e <send_cmd>
 8007066:	4603      	mov	r3, r0
 8007068:	2b00      	cmp	r3, #0
 800706a:	d11b      	bne.n	80070a4 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800706c:	21fc      	movs	r1, #252	@ 0xfc
 800706e:	68b8      	ldr	r0, [r7, #8]
 8007070:	f7ff fda3 	bl	8006bba <xmit_datablock>
 8007074:	4603      	mov	r3, r0
 8007076:	2b00      	cmp	r3, #0
 8007078:	d00a      	beq.n	8007090 <USER_SPI_write+0xc4>
				buff += 512;
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8007080:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	3b01      	subs	r3, #1
 8007086:	603b      	str	r3, [r7, #0]
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d1ee      	bne.n	800706c <USER_SPI_write+0xa0>
 800708e:	e000      	b.n	8007092 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8007090:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8007092:	21fd      	movs	r1, #253	@ 0xfd
 8007094:	2000      	movs	r0, #0
 8007096:	f7ff fd90 	bl	8006bba <xmit_datablock>
 800709a:	4603      	mov	r3, r0
 800709c:	2b00      	cmp	r3, #0
 800709e:	d101      	bne.n	80070a4 <USER_SPI_write+0xd8>
 80070a0:	2301      	movs	r3, #1
 80070a2:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80070a4:	f7ff fd38 	bl	8006b18 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	bf14      	ite	ne
 80070ae:	2301      	movne	r3, #1
 80070b0:	2300      	moveq	r3, #0
 80070b2:	b2db      	uxtb	r3, r3
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3710      	adds	r7, #16
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}
 80070bc:	20000028 	.word	0x20000028
 80070c0:	20000564 	.word	0x20000564

080070c4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b08c      	sub	sp, #48	@ 0x30
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	4603      	mov	r3, r0
 80070cc:	603a      	str	r2, [r7, #0]
 80070ce:	71fb      	strb	r3, [r7, #7]
 80070d0:	460b      	mov	r3, r1
 80070d2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80070d4:	79fb      	ldrb	r3, [r7, #7]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d001      	beq.n	80070de <USER_SPI_ioctl+0x1a>
 80070da:	2304      	movs	r3, #4
 80070dc:	e15a      	b.n	8007394 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80070de:	4baf      	ldr	r3, [pc, #700]	@ (800739c <USER_SPI_ioctl+0x2d8>)
 80070e0:	781b      	ldrb	r3, [r3, #0]
 80070e2:	b2db      	uxtb	r3, r3
 80070e4:	f003 0301 	and.w	r3, r3, #1
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d001      	beq.n	80070f0 <USER_SPI_ioctl+0x2c>
 80070ec:	2303      	movs	r3, #3
 80070ee:	e151      	b.n	8007394 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80070f0:	2301      	movs	r3, #1
 80070f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 80070f6:	79bb      	ldrb	r3, [r7, #6]
 80070f8:	2b04      	cmp	r3, #4
 80070fa:	f200 8136 	bhi.w	800736a <USER_SPI_ioctl+0x2a6>
 80070fe:	a201      	add	r2, pc, #4	@ (adr r2, 8007104 <USER_SPI_ioctl+0x40>)
 8007100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007104:	08007119 	.word	0x08007119
 8007108:	0800712d 	.word	0x0800712d
 800710c:	0800736b 	.word	0x0800736b
 8007110:	080071d9 	.word	0x080071d9
 8007114:	080072cf 	.word	0x080072cf
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8007118:	f7ff fd0c 	bl	8006b34 <spiselect>
 800711c:	4603      	mov	r3, r0
 800711e:	2b00      	cmp	r3, #0
 8007120:	f000 8127 	beq.w	8007372 <USER_SPI_ioctl+0x2ae>
 8007124:	2300      	movs	r3, #0
 8007126:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800712a:	e122      	b.n	8007372 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800712c:	2100      	movs	r1, #0
 800712e:	2009      	movs	r0, #9
 8007130:	f7ff fd75 	bl	8006c1e <send_cmd>
 8007134:	4603      	mov	r3, r0
 8007136:	2b00      	cmp	r3, #0
 8007138:	f040 811d 	bne.w	8007376 <USER_SPI_ioctl+0x2b2>
 800713c:	f107 030c 	add.w	r3, r7, #12
 8007140:	2110      	movs	r1, #16
 8007142:	4618      	mov	r0, r3
 8007144:	f7ff fd10 	bl	8006b68 <rcvr_datablock>
 8007148:	4603      	mov	r3, r0
 800714a:	2b00      	cmp	r3, #0
 800714c:	f000 8113 	beq.w	8007376 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8007150:	7b3b      	ldrb	r3, [r7, #12]
 8007152:	099b      	lsrs	r3, r3, #6
 8007154:	b2db      	uxtb	r3, r3
 8007156:	2b01      	cmp	r3, #1
 8007158:	d111      	bne.n	800717e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800715a:	7d7b      	ldrb	r3, [r7, #21]
 800715c:	461a      	mov	r2, r3
 800715e:	7d3b      	ldrb	r3, [r7, #20]
 8007160:	021b      	lsls	r3, r3, #8
 8007162:	4413      	add	r3, r2
 8007164:	461a      	mov	r2, r3
 8007166:	7cfb      	ldrb	r3, [r7, #19]
 8007168:	041b      	lsls	r3, r3, #16
 800716a:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 800716e:	4413      	add	r3, r2
 8007170:	3301      	adds	r3, #1
 8007172:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8007174:	69fb      	ldr	r3, [r7, #28]
 8007176:	029a      	lsls	r2, r3, #10
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	601a      	str	r2, [r3, #0]
 800717c:	e028      	b.n	80071d0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800717e:	7c7b      	ldrb	r3, [r7, #17]
 8007180:	f003 030f 	and.w	r3, r3, #15
 8007184:	b2da      	uxtb	r2, r3
 8007186:	7dbb      	ldrb	r3, [r7, #22]
 8007188:	09db      	lsrs	r3, r3, #7
 800718a:	b2db      	uxtb	r3, r3
 800718c:	4413      	add	r3, r2
 800718e:	b2da      	uxtb	r2, r3
 8007190:	7d7b      	ldrb	r3, [r7, #21]
 8007192:	005b      	lsls	r3, r3, #1
 8007194:	b2db      	uxtb	r3, r3
 8007196:	f003 0306 	and.w	r3, r3, #6
 800719a:	b2db      	uxtb	r3, r3
 800719c:	4413      	add	r3, r2
 800719e:	b2db      	uxtb	r3, r3
 80071a0:	3302      	adds	r3, #2
 80071a2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80071a6:	7d3b      	ldrb	r3, [r7, #20]
 80071a8:	099b      	lsrs	r3, r3, #6
 80071aa:	b2db      	uxtb	r3, r3
 80071ac:	461a      	mov	r2, r3
 80071ae:	7cfb      	ldrb	r3, [r7, #19]
 80071b0:	009b      	lsls	r3, r3, #2
 80071b2:	441a      	add	r2, r3
 80071b4:	7cbb      	ldrb	r3, [r7, #18]
 80071b6:	029b      	lsls	r3, r3, #10
 80071b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80071bc:	4413      	add	r3, r2
 80071be:	3301      	adds	r3, #1
 80071c0:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80071c2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80071c6:	3b09      	subs	r3, #9
 80071c8:	69fa      	ldr	r2, [r7, #28]
 80071ca:	409a      	lsls	r2, r3
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80071d0:	2300      	movs	r3, #0
 80071d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80071d6:	e0ce      	b.n	8007376 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80071d8:	4b71      	ldr	r3, [pc, #452]	@ (80073a0 <USER_SPI_ioctl+0x2dc>)
 80071da:	781b      	ldrb	r3, [r3, #0]
 80071dc:	f003 0304 	and.w	r3, r3, #4
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d031      	beq.n	8007248 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80071e4:	2100      	movs	r1, #0
 80071e6:	208d      	movs	r0, #141	@ 0x8d
 80071e8:	f7ff fd19 	bl	8006c1e <send_cmd>
 80071ec:	4603      	mov	r3, r0
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	f040 80c3 	bne.w	800737a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80071f4:	20ff      	movs	r0, #255	@ 0xff
 80071f6:	f7ff fc25 	bl	8006a44 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80071fa:	f107 030c 	add.w	r3, r7, #12
 80071fe:	2110      	movs	r1, #16
 8007200:	4618      	mov	r0, r3
 8007202:	f7ff fcb1 	bl	8006b68 <rcvr_datablock>
 8007206:	4603      	mov	r3, r0
 8007208:	2b00      	cmp	r3, #0
 800720a:	f000 80b6 	beq.w	800737a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800720e:	2330      	movs	r3, #48	@ 0x30
 8007210:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007214:	e007      	b.n	8007226 <USER_SPI_ioctl+0x162>
 8007216:	20ff      	movs	r0, #255	@ 0xff
 8007218:	f7ff fc14 	bl	8006a44 <xchg_spi>
 800721c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007220:	3b01      	subs	r3, #1
 8007222:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007226:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800722a:	2b00      	cmp	r3, #0
 800722c:	d1f3      	bne.n	8007216 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800722e:	7dbb      	ldrb	r3, [r7, #22]
 8007230:	091b      	lsrs	r3, r3, #4
 8007232:	b2db      	uxtb	r3, r3
 8007234:	461a      	mov	r2, r3
 8007236:	2310      	movs	r3, #16
 8007238:	fa03 f202 	lsl.w	r2, r3, r2
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8007240:	2300      	movs	r3, #0
 8007242:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8007246:	e098      	b.n	800737a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8007248:	2100      	movs	r1, #0
 800724a:	2009      	movs	r0, #9
 800724c:	f7ff fce7 	bl	8006c1e <send_cmd>
 8007250:	4603      	mov	r3, r0
 8007252:	2b00      	cmp	r3, #0
 8007254:	f040 8091 	bne.w	800737a <USER_SPI_ioctl+0x2b6>
 8007258:	f107 030c 	add.w	r3, r7, #12
 800725c:	2110      	movs	r1, #16
 800725e:	4618      	mov	r0, r3
 8007260:	f7ff fc82 	bl	8006b68 <rcvr_datablock>
 8007264:	4603      	mov	r3, r0
 8007266:	2b00      	cmp	r3, #0
 8007268:	f000 8087 	beq.w	800737a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800726c:	4b4c      	ldr	r3, [pc, #304]	@ (80073a0 <USER_SPI_ioctl+0x2dc>)
 800726e:	781b      	ldrb	r3, [r3, #0]
 8007270:	f003 0302 	and.w	r3, r3, #2
 8007274:	2b00      	cmp	r3, #0
 8007276:	d012      	beq.n	800729e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8007278:	7dbb      	ldrb	r3, [r7, #22]
 800727a:	005b      	lsls	r3, r3, #1
 800727c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8007280:	7dfa      	ldrb	r2, [r7, #23]
 8007282:	09d2      	lsrs	r2, r2, #7
 8007284:	b2d2      	uxtb	r2, r2
 8007286:	4413      	add	r3, r2
 8007288:	1c5a      	adds	r2, r3, #1
 800728a:	7e7b      	ldrb	r3, [r7, #25]
 800728c:	099b      	lsrs	r3, r3, #6
 800728e:	b2db      	uxtb	r3, r3
 8007290:	3b01      	subs	r3, #1
 8007292:	fa02 f303 	lsl.w	r3, r2, r3
 8007296:	461a      	mov	r2, r3
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	601a      	str	r2, [r3, #0]
 800729c:	e013      	b.n	80072c6 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800729e:	7dbb      	ldrb	r3, [r7, #22]
 80072a0:	109b      	asrs	r3, r3, #2
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	f003 031f 	and.w	r3, r3, #31
 80072a8:	3301      	adds	r3, #1
 80072aa:	7dfa      	ldrb	r2, [r7, #23]
 80072ac:	00d2      	lsls	r2, r2, #3
 80072ae:	f002 0218 	and.w	r2, r2, #24
 80072b2:	7df9      	ldrb	r1, [r7, #23]
 80072b4:	0949      	lsrs	r1, r1, #5
 80072b6:	b2c9      	uxtb	r1, r1
 80072b8:	440a      	add	r2, r1
 80072ba:	3201      	adds	r2, #1
 80072bc:	fb02 f303 	mul.w	r3, r2, r3
 80072c0:	461a      	mov	r2, r3
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80072c6:	2300      	movs	r3, #0
 80072c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80072cc:	e055      	b.n	800737a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80072ce:	4b34      	ldr	r3, [pc, #208]	@ (80073a0 <USER_SPI_ioctl+0x2dc>)
 80072d0:	781b      	ldrb	r3, [r3, #0]
 80072d2:	f003 0306 	and.w	r3, r3, #6
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d051      	beq.n	800737e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80072da:	f107 020c 	add.w	r2, r7, #12
 80072de:	79fb      	ldrb	r3, [r7, #7]
 80072e0:	210b      	movs	r1, #11
 80072e2:	4618      	mov	r0, r3
 80072e4:	f7ff feee 	bl	80070c4 <USER_SPI_ioctl>
 80072e8:	4603      	mov	r3, r0
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d149      	bne.n	8007382 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80072ee:	7b3b      	ldrb	r3, [r7, #12]
 80072f0:	099b      	lsrs	r3, r3, #6
 80072f2:	b2db      	uxtb	r3, r3
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d104      	bne.n	8007302 <USER_SPI_ioctl+0x23e>
 80072f8:	7dbb      	ldrb	r3, [r7, #22]
 80072fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d041      	beq.n	8007386 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	623b      	str	r3, [r7, #32]
 8007306:	6a3b      	ldr	r3, [r7, #32]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800730c:	6a3b      	ldr	r3, [r7, #32]
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8007312:	4b23      	ldr	r3, [pc, #140]	@ (80073a0 <USER_SPI_ioctl+0x2dc>)
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	f003 0308 	and.w	r3, r3, #8
 800731a:	2b00      	cmp	r3, #0
 800731c:	d105      	bne.n	800732a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800731e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007320:	025b      	lsls	r3, r3, #9
 8007322:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007326:	025b      	lsls	r3, r3, #9
 8007328:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800732a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800732c:	2020      	movs	r0, #32
 800732e:	f7ff fc76 	bl	8006c1e <send_cmd>
 8007332:	4603      	mov	r3, r0
 8007334:	2b00      	cmp	r3, #0
 8007336:	d128      	bne.n	800738a <USER_SPI_ioctl+0x2c6>
 8007338:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800733a:	2021      	movs	r0, #33	@ 0x21
 800733c:	f7ff fc6f 	bl	8006c1e <send_cmd>
 8007340:	4603      	mov	r3, r0
 8007342:	2b00      	cmp	r3, #0
 8007344:	d121      	bne.n	800738a <USER_SPI_ioctl+0x2c6>
 8007346:	2100      	movs	r1, #0
 8007348:	2026      	movs	r0, #38	@ 0x26
 800734a:	f7ff fc68 	bl	8006c1e <send_cmd>
 800734e:	4603      	mov	r3, r0
 8007350:	2b00      	cmp	r3, #0
 8007352:	d11a      	bne.n	800738a <USER_SPI_ioctl+0x2c6>
 8007354:	f247 5030 	movw	r0, #30000	@ 0x7530
 8007358:	f7ff fbba 	bl	8006ad0 <wait_ready>
 800735c:	4603      	mov	r3, r0
 800735e:	2b00      	cmp	r3, #0
 8007360:	d013      	beq.n	800738a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8007362:	2300      	movs	r3, #0
 8007364:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007368:	e00f      	b.n	800738a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800736a:	2304      	movs	r3, #4
 800736c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007370:	e00c      	b.n	800738c <USER_SPI_ioctl+0x2c8>
		break;
 8007372:	bf00      	nop
 8007374:	e00a      	b.n	800738c <USER_SPI_ioctl+0x2c8>
		break;
 8007376:	bf00      	nop
 8007378:	e008      	b.n	800738c <USER_SPI_ioctl+0x2c8>
		break;
 800737a:	bf00      	nop
 800737c:	e006      	b.n	800738c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800737e:	bf00      	nop
 8007380:	e004      	b.n	800738c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007382:	bf00      	nop
 8007384:	e002      	b.n	800738c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007386:	bf00      	nop
 8007388:	e000      	b.n	800738c <USER_SPI_ioctl+0x2c8>
		break;
 800738a:	bf00      	nop
	}

	despiselect();
 800738c:	f7ff fbc4 	bl	8006b18 <despiselect>

	return res;
 8007390:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007394:	4618      	mov	r0, r3
 8007396:	3730      	adds	r7, #48	@ 0x30
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}
 800739c:	20000028 	.word	0x20000028
 80073a0:	20000564 	.word	0x20000564

080073a4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	4603      	mov	r3, r0
 80073ac:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80073ae:	79fb      	ldrb	r3, [r7, #7]
 80073b0:	4a08      	ldr	r2, [pc, #32]	@ (80073d4 <disk_status+0x30>)
 80073b2:	009b      	lsls	r3, r3, #2
 80073b4:	4413      	add	r3, r2
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	79fa      	ldrb	r2, [r7, #7]
 80073bc:	4905      	ldr	r1, [pc, #20]	@ (80073d4 <disk_status+0x30>)
 80073be:	440a      	add	r2, r1
 80073c0:	7a12      	ldrb	r2, [r2, #8]
 80073c2:	4610      	mov	r0, r2
 80073c4:	4798      	blx	r3
 80073c6:	4603      	mov	r3, r0
 80073c8:	73fb      	strb	r3, [r7, #15]
  return stat;
 80073ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80073cc:	4618      	mov	r0, r3
 80073ce:	3710      	adds	r7, #16
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd80      	pop	{r7, pc}
 80073d4:	20000598 	.word	0x20000598

080073d8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b084      	sub	sp, #16
 80073dc:	af00      	add	r7, sp, #0
 80073de:	4603      	mov	r3, r0
 80073e0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80073e2:	2300      	movs	r3, #0
 80073e4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80073e6:	79fb      	ldrb	r3, [r7, #7]
 80073e8:	4a0d      	ldr	r2, [pc, #52]	@ (8007420 <disk_initialize+0x48>)
 80073ea:	5cd3      	ldrb	r3, [r2, r3]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d111      	bne.n	8007414 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80073f0:	79fb      	ldrb	r3, [r7, #7]
 80073f2:	4a0b      	ldr	r2, [pc, #44]	@ (8007420 <disk_initialize+0x48>)
 80073f4:	2101      	movs	r1, #1
 80073f6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80073f8:	79fb      	ldrb	r3, [r7, #7]
 80073fa:	4a09      	ldr	r2, [pc, #36]	@ (8007420 <disk_initialize+0x48>)
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	4413      	add	r3, r2
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	79fa      	ldrb	r2, [r7, #7]
 8007406:	4906      	ldr	r1, [pc, #24]	@ (8007420 <disk_initialize+0x48>)
 8007408:	440a      	add	r2, r1
 800740a:	7a12      	ldrb	r2, [r2, #8]
 800740c:	4610      	mov	r0, r2
 800740e:	4798      	blx	r3
 8007410:	4603      	mov	r3, r0
 8007412:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007414:	7bfb      	ldrb	r3, [r7, #15]
}
 8007416:	4618      	mov	r0, r3
 8007418:	3710      	adds	r7, #16
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}
 800741e:	bf00      	nop
 8007420:	20000598 	.word	0x20000598

08007424 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007424:	b590      	push	{r4, r7, lr}
 8007426:	b087      	sub	sp, #28
 8007428:	af00      	add	r7, sp, #0
 800742a:	60b9      	str	r1, [r7, #8]
 800742c:	607a      	str	r2, [r7, #4]
 800742e:	603b      	str	r3, [r7, #0]
 8007430:	4603      	mov	r3, r0
 8007432:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007434:	7bfb      	ldrb	r3, [r7, #15]
 8007436:	4a0a      	ldr	r2, [pc, #40]	@ (8007460 <disk_read+0x3c>)
 8007438:	009b      	lsls	r3, r3, #2
 800743a:	4413      	add	r3, r2
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	689c      	ldr	r4, [r3, #8]
 8007440:	7bfb      	ldrb	r3, [r7, #15]
 8007442:	4a07      	ldr	r2, [pc, #28]	@ (8007460 <disk_read+0x3c>)
 8007444:	4413      	add	r3, r2
 8007446:	7a18      	ldrb	r0, [r3, #8]
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	687a      	ldr	r2, [r7, #4]
 800744c:	68b9      	ldr	r1, [r7, #8]
 800744e:	47a0      	blx	r4
 8007450:	4603      	mov	r3, r0
 8007452:	75fb      	strb	r3, [r7, #23]
  return res;
 8007454:	7dfb      	ldrb	r3, [r7, #23]
}
 8007456:	4618      	mov	r0, r3
 8007458:	371c      	adds	r7, #28
 800745a:	46bd      	mov	sp, r7
 800745c:	bd90      	pop	{r4, r7, pc}
 800745e:	bf00      	nop
 8007460:	20000598 	.word	0x20000598

08007464 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007464:	b590      	push	{r4, r7, lr}
 8007466:	b087      	sub	sp, #28
 8007468:	af00      	add	r7, sp, #0
 800746a:	60b9      	str	r1, [r7, #8]
 800746c:	607a      	str	r2, [r7, #4]
 800746e:	603b      	str	r3, [r7, #0]
 8007470:	4603      	mov	r3, r0
 8007472:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007474:	7bfb      	ldrb	r3, [r7, #15]
 8007476:	4a0a      	ldr	r2, [pc, #40]	@ (80074a0 <disk_write+0x3c>)
 8007478:	009b      	lsls	r3, r3, #2
 800747a:	4413      	add	r3, r2
 800747c:	685b      	ldr	r3, [r3, #4]
 800747e:	68dc      	ldr	r4, [r3, #12]
 8007480:	7bfb      	ldrb	r3, [r7, #15]
 8007482:	4a07      	ldr	r2, [pc, #28]	@ (80074a0 <disk_write+0x3c>)
 8007484:	4413      	add	r3, r2
 8007486:	7a18      	ldrb	r0, [r3, #8]
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	68b9      	ldr	r1, [r7, #8]
 800748e:	47a0      	blx	r4
 8007490:	4603      	mov	r3, r0
 8007492:	75fb      	strb	r3, [r7, #23]
  return res;
 8007494:	7dfb      	ldrb	r3, [r7, #23]
}
 8007496:	4618      	mov	r0, r3
 8007498:	371c      	adds	r7, #28
 800749a:	46bd      	mov	sp, r7
 800749c:	bd90      	pop	{r4, r7, pc}
 800749e:	bf00      	nop
 80074a0:	20000598 	.word	0x20000598

080074a4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b084      	sub	sp, #16
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	4603      	mov	r3, r0
 80074ac:	603a      	str	r2, [r7, #0]
 80074ae:	71fb      	strb	r3, [r7, #7]
 80074b0:	460b      	mov	r3, r1
 80074b2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80074b4:	79fb      	ldrb	r3, [r7, #7]
 80074b6:	4a09      	ldr	r2, [pc, #36]	@ (80074dc <disk_ioctl+0x38>)
 80074b8:	009b      	lsls	r3, r3, #2
 80074ba:	4413      	add	r3, r2
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	691b      	ldr	r3, [r3, #16]
 80074c0:	79fa      	ldrb	r2, [r7, #7]
 80074c2:	4906      	ldr	r1, [pc, #24]	@ (80074dc <disk_ioctl+0x38>)
 80074c4:	440a      	add	r2, r1
 80074c6:	7a10      	ldrb	r0, [r2, #8]
 80074c8:	79b9      	ldrb	r1, [r7, #6]
 80074ca:	683a      	ldr	r2, [r7, #0]
 80074cc:	4798      	blx	r3
 80074ce:	4603      	mov	r3, r0
 80074d0:	73fb      	strb	r3, [r7, #15]
  return res;
 80074d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3710      	adds	r7, #16
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}
 80074dc:	20000598 	.word	0x20000598

080074e0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80074e0:	b480      	push	{r7}
 80074e2:	b085      	sub	sp, #20
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	3301      	adds	r3, #1
 80074ec:	781b      	ldrb	r3, [r3, #0]
 80074ee:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80074f0:	89fb      	ldrh	r3, [r7, #14]
 80074f2:	021b      	lsls	r3, r3, #8
 80074f4:	b21a      	sxth	r2, r3
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	781b      	ldrb	r3, [r3, #0]
 80074fa:	b21b      	sxth	r3, r3
 80074fc:	4313      	orrs	r3, r2
 80074fe:	b21b      	sxth	r3, r3
 8007500:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007502:	89fb      	ldrh	r3, [r7, #14]
}
 8007504:	4618      	mov	r0, r3
 8007506:	3714      	adds	r7, #20
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr

08007510 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007510:	b480      	push	{r7}
 8007512:	b085      	sub	sp, #20
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	3303      	adds	r3, #3
 800751c:	781b      	ldrb	r3, [r3, #0]
 800751e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	021b      	lsls	r3, r3, #8
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	3202      	adds	r2, #2
 8007528:	7812      	ldrb	r2, [r2, #0]
 800752a:	4313      	orrs	r3, r2
 800752c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	021b      	lsls	r3, r3, #8
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	3201      	adds	r2, #1
 8007536:	7812      	ldrb	r2, [r2, #0]
 8007538:	4313      	orrs	r3, r2
 800753a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	021b      	lsls	r3, r3, #8
 8007540:	687a      	ldr	r2, [r7, #4]
 8007542:	7812      	ldrb	r2, [r2, #0]
 8007544:	4313      	orrs	r3, r2
 8007546:	60fb      	str	r3, [r7, #12]
	return rv;
 8007548:	68fb      	ldr	r3, [r7, #12]
}
 800754a:	4618      	mov	r0, r3
 800754c:	3714      	adds	r7, #20
 800754e:	46bd      	mov	sp, r7
 8007550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007554:	4770      	bx	lr

08007556 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007556:	b480      	push	{r7}
 8007558:	b083      	sub	sp, #12
 800755a:	af00      	add	r7, sp, #0
 800755c:	6078      	str	r0, [r7, #4]
 800755e:	460b      	mov	r3, r1
 8007560:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	1c5a      	adds	r2, r3, #1
 8007566:	607a      	str	r2, [r7, #4]
 8007568:	887a      	ldrh	r2, [r7, #2]
 800756a:	b2d2      	uxtb	r2, r2
 800756c:	701a      	strb	r2, [r3, #0]
 800756e:	887b      	ldrh	r3, [r7, #2]
 8007570:	0a1b      	lsrs	r3, r3, #8
 8007572:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	1c5a      	adds	r2, r3, #1
 8007578:	607a      	str	r2, [r7, #4]
 800757a:	887a      	ldrh	r2, [r7, #2]
 800757c:	b2d2      	uxtb	r2, r2
 800757e:	701a      	strb	r2, [r3, #0]
}
 8007580:	bf00      	nop
 8007582:	370c      	adds	r7, #12
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr

0800758c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800758c:	b480      	push	{r7}
 800758e:	b083      	sub	sp, #12
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
 8007594:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	1c5a      	adds	r2, r3, #1
 800759a:	607a      	str	r2, [r7, #4]
 800759c:	683a      	ldr	r2, [r7, #0]
 800759e:	b2d2      	uxtb	r2, r2
 80075a0:	701a      	strb	r2, [r3, #0]
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	0a1b      	lsrs	r3, r3, #8
 80075a6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	1c5a      	adds	r2, r3, #1
 80075ac:	607a      	str	r2, [r7, #4]
 80075ae:	683a      	ldr	r2, [r7, #0]
 80075b0:	b2d2      	uxtb	r2, r2
 80075b2:	701a      	strb	r2, [r3, #0]
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	0a1b      	lsrs	r3, r3, #8
 80075b8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	1c5a      	adds	r2, r3, #1
 80075be:	607a      	str	r2, [r7, #4]
 80075c0:	683a      	ldr	r2, [r7, #0]
 80075c2:	b2d2      	uxtb	r2, r2
 80075c4:	701a      	strb	r2, [r3, #0]
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	0a1b      	lsrs	r3, r3, #8
 80075ca:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	1c5a      	adds	r2, r3, #1
 80075d0:	607a      	str	r2, [r7, #4]
 80075d2:	683a      	ldr	r2, [r7, #0]
 80075d4:	b2d2      	uxtb	r2, r2
 80075d6:	701a      	strb	r2, [r3, #0]
}
 80075d8:	bf00      	nop
 80075da:	370c      	adds	r7, #12
 80075dc:	46bd      	mov	sp, r7
 80075de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e2:	4770      	bx	lr

080075e4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80075e4:	b480      	push	{r7}
 80075e6:	b087      	sub	sp, #28
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	60f8      	str	r0, [r7, #12]
 80075ec:	60b9      	str	r1, [r7, #8]
 80075ee:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d00d      	beq.n	800761a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80075fe:	693a      	ldr	r2, [r7, #16]
 8007600:	1c53      	adds	r3, r2, #1
 8007602:	613b      	str	r3, [r7, #16]
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	1c59      	adds	r1, r3, #1
 8007608:	6179      	str	r1, [r7, #20]
 800760a:	7812      	ldrb	r2, [r2, #0]
 800760c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	3b01      	subs	r3, #1
 8007612:	607b      	str	r3, [r7, #4]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d1f1      	bne.n	80075fe <mem_cpy+0x1a>
	}
}
 800761a:	bf00      	nop
 800761c:	371c      	adds	r7, #28
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr

08007626 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007626:	b480      	push	{r7}
 8007628:	b087      	sub	sp, #28
 800762a:	af00      	add	r7, sp, #0
 800762c:	60f8      	str	r0, [r7, #12]
 800762e:	60b9      	str	r1, [r7, #8]
 8007630:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007636:	697b      	ldr	r3, [r7, #20]
 8007638:	1c5a      	adds	r2, r3, #1
 800763a:	617a      	str	r2, [r7, #20]
 800763c:	68ba      	ldr	r2, [r7, #8]
 800763e:	b2d2      	uxtb	r2, r2
 8007640:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	3b01      	subs	r3, #1
 8007646:	607b      	str	r3, [r7, #4]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d1f3      	bne.n	8007636 <mem_set+0x10>
}
 800764e:	bf00      	nop
 8007650:	bf00      	nop
 8007652:	371c      	adds	r7, #28
 8007654:	46bd      	mov	sp, r7
 8007656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765a:	4770      	bx	lr

0800765c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800765c:	b480      	push	{r7}
 800765e:	b089      	sub	sp, #36	@ 0x24
 8007660:	af00      	add	r7, sp, #0
 8007662:	60f8      	str	r0, [r7, #12]
 8007664:	60b9      	str	r1, [r7, #8]
 8007666:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	61fb      	str	r3, [r7, #28]
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007670:	2300      	movs	r3, #0
 8007672:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007674:	69fb      	ldr	r3, [r7, #28]
 8007676:	1c5a      	adds	r2, r3, #1
 8007678:	61fa      	str	r2, [r7, #28]
 800767a:	781b      	ldrb	r3, [r3, #0]
 800767c:	4619      	mov	r1, r3
 800767e:	69bb      	ldr	r3, [r7, #24]
 8007680:	1c5a      	adds	r2, r3, #1
 8007682:	61ba      	str	r2, [r7, #24]
 8007684:	781b      	ldrb	r3, [r3, #0]
 8007686:	1acb      	subs	r3, r1, r3
 8007688:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	3b01      	subs	r3, #1
 800768e:	607b      	str	r3, [r7, #4]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d002      	beq.n	800769c <mem_cmp+0x40>
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d0eb      	beq.n	8007674 <mem_cmp+0x18>

	return r;
 800769c:	697b      	ldr	r3, [r7, #20]
}
 800769e:	4618      	mov	r0, r3
 80076a0:	3724      	adds	r7, #36	@ 0x24
 80076a2:	46bd      	mov	sp, r7
 80076a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a8:	4770      	bx	lr

080076aa <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80076aa:	b480      	push	{r7}
 80076ac:	b083      	sub	sp, #12
 80076ae:	af00      	add	r7, sp, #0
 80076b0:	6078      	str	r0, [r7, #4]
 80076b2:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80076b4:	e002      	b.n	80076bc <chk_chr+0x12>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	3301      	adds	r3, #1
 80076ba:	607b      	str	r3, [r7, #4]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	781b      	ldrb	r3, [r3, #0]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d005      	beq.n	80076d0 <chk_chr+0x26>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	781b      	ldrb	r3, [r3, #0]
 80076c8:	461a      	mov	r2, r3
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d1f2      	bne.n	80076b6 <chk_chr+0xc>
	return *str;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	781b      	ldrb	r3, [r3, #0]
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	370c      	adds	r7, #12
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b085      	sub	sp, #20
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80076ea:	2300      	movs	r3, #0
 80076ec:	60bb      	str	r3, [r7, #8]
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	60fb      	str	r3, [r7, #12]
 80076f2:	e029      	b.n	8007748 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80076f4:	4a27      	ldr	r2, [pc, #156]	@ (8007794 <chk_lock+0xb4>)
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	011b      	lsls	r3, r3, #4
 80076fa:	4413      	add	r3, r2
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d01d      	beq.n	800773e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007702:	4a24      	ldr	r2, [pc, #144]	@ (8007794 <chk_lock+0xb4>)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	011b      	lsls	r3, r3, #4
 8007708:	4413      	add	r3, r2
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	429a      	cmp	r2, r3
 8007712:	d116      	bne.n	8007742 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007714:	4a1f      	ldr	r2, [pc, #124]	@ (8007794 <chk_lock+0xb4>)
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	011b      	lsls	r3, r3, #4
 800771a:	4413      	add	r3, r2
 800771c:	3304      	adds	r3, #4
 800771e:	681a      	ldr	r2, [r3, #0]
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007724:	429a      	cmp	r2, r3
 8007726:	d10c      	bne.n	8007742 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007728:	4a1a      	ldr	r2, [pc, #104]	@ (8007794 <chk_lock+0xb4>)
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	011b      	lsls	r3, r3, #4
 800772e:	4413      	add	r3, r2
 8007730:	3308      	adds	r3, #8
 8007732:	681a      	ldr	r2, [r3, #0]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007738:	429a      	cmp	r2, r3
 800773a:	d102      	bne.n	8007742 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800773c:	e007      	b.n	800774e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800773e:	2301      	movs	r3, #1
 8007740:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	3301      	adds	r3, #1
 8007746:	60fb      	str	r3, [r7, #12]
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2b01      	cmp	r3, #1
 800774c:	d9d2      	bls.n	80076f4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2b02      	cmp	r3, #2
 8007752:	d109      	bne.n	8007768 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d102      	bne.n	8007760 <chk_lock+0x80>
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	2b02      	cmp	r3, #2
 800775e:	d101      	bne.n	8007764 <chk_lock+0x84>
 8007760:	2300      	movs	r3, #0
 8007762:	e010      	b.n	8007786 <chk_lock+0xa6>
 8007764:	2312      	movs	r3, #18
 8007766:	e00e      	b.n	8007786 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d108      	bne.n	8007780 <chk_lock+0xa0>
 800776e:	4a09      	ldr	r2, [pc, #36]	@ (8007794 <chk_lock+0xb4>)
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	011b      	lsls	r3, r3, #4
 8007774:	4413      	add	r3, r2
 8007776:	330c      	adds	r3, #12
 8007778:	881b      	ldrh	r3, [r3, #0]
 800777a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800777e:	d101      	bne.n	8007784 <chk_lock+0xa4>
 8007780:	2310      	movs	r3, #16
 8007782:	e000      	b.n	8007786 <chk_lock+0xa6>
 8007784:	2300      	movs	r3, #0
}
 8007786:	4618      	mov	r0, r3
 8007788:	3714      	adds	r7, #20
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr
 8007792:	bf00      	nop
 8007794:	20000578 	.word	0x20000578

08007798 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007798:	b480      	push	{r7}
 800779a:	b083      	sub	sp, #12
 800779c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800779e:	2300      	movs	r3, #0
 80077a0:	607b      	str	r3, [r7, #4]
 80077a2:	e002      	b.n	80077aa <enq_lock+0x12>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	3301      	adds	r3, #1
 80077a8:	607b      	str	r3, [r7, #4]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d806      	bhi.n	80077be <enq_lock+0x26>
 80077b0:	4a09      	ldr	r2, [pc, #36]	@ (80077d8 <enq_lock+0x40>)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	011b      	lsls	r3, r3, #4
 80077b6:	4413      	add	r3, r2
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d1f2      	bne.n	80077a4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2b02      	cmp	r3, #2
 80077c2:	bf14      	ite	ne
 80077c4:	2301      	movne	r3, #1
 80077c6:	2300      	moveq	r3, #0
 80077c8:	b2db      	uxtb	r3, r3
}
 80077ca:	4618      	mov	r0, r3
 80077cc:	370c      	adds	r7, #12
 80077ce:	46bd      	mov	sp, r7
 80077d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d4:	4770      	bx	lr
 80077d6:	bf00      	nop
 80077d8:	20000578 	.word	0x20000578

080077dc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80077dc:	b480      	push	{r7}
 80077de:	b085      	sub	sp, #20
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
 80077e4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80077e6:	2300      	movs	r3, #0
 80077e8:	60fb      	str	r3, [r7, #12]
 80077ea:	e01f      	b.n	800782c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80077ec:	4a41      	ldr	r2, [pc, #260]	@ (80078f4 <inc_lock+0x118>)
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	011b      	lsls	r3, r3, #4
 80077f2:	4413      	add	r3, r2
 80077f4:	681a      	ldr	r2, [r3, #0]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	429a      	cmp	r2, r3
 80077fc:	d113      	bne.n	8007826 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80077fe:	4a3d      	ldr	r2, [pc, #244]	@ (80078f4 <inc_lock+0x118>)
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	011b      	lsls	r3, r3, #4
 8007804:	4413      	add	r3, r2
 8007806:	3304      	adds	r3, #4
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800780e:	429a      	cmp	r2, r3
 8007810:	d109      	bne.n	8007826 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007812:	4a38      	ldr	r2, [pc, #224]	@ (80078f4 <inc_lock+0x118>)
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	011b      	lsls	r3, r3, #4
 8007818:	4413      	add	r3, r2
 800781a:	3308      	adds	r3, #8
 800781c:	681a      	ldr	r2, [r3, #0]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007822:	429a      	cmp	r2, r3
 8007824:	d006      	beq.n	8007834 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	3301      	adds	r3, #1
 800782a:	60fb      	str	r3, [r7, #12]
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	2b01      	cmp	r3, #1
 8007830:	d9dc      	bls.n	80077ec <inc_lock+0x10>
 8007832:	e000      	b.n	8007836 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007834:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	2b02      	cmp	r3, #2
 800783a:	d132      	bne.n	80078a2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800783c:	2300      	movs	r3, #0
 800783e:	60fb      	str	r3, [r7, #12]
 8007840:	e002      	b.n	8007848 <inc_lock+0x6c>
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	3301      	adds	r3, #1
 8007846:	60fb      	str	r3, [r7, #12]
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2b01      	cmp	r3, #1
 800784c:	d806      	bhi.n	800785c <inc_lock+0x80>
 800784e:	4a29      	ldr	r2, [pc, #164]	@ (80078f4 <inc_lock+0x118>)
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	011b      	lsls	r3, r3, #4
 8007854:	4413      	add	r3, r2
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d1f2      	bne.n	8007842 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	2b02      	cmp	r3, #2
 8007860:	d101      	bne.n	8007866 <inc_lock+0x8a>
 8007862:	2300      	movs	r3, #0
 8007864:	e040      	b.n	80078e8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681a      	ldr	r2, [r3, #0]
 800786a:	4922      	ldr	r1, [pc, #136]	@ (80078f4 <inc_lock+0x118>)
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	011b      	lsls	r3, r3, #4
 8007870:	440b      	add	r3, r1
 8007872:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	689a      	ldr	r2, [r3, #8]
 8007878:	491e      	ldr	r1, [pc, #120]	@ (80078f4 <inc_lock+0x118>)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	011b      	lsls	r3, r3, #4
 800787e:	440b      	add	r3, r1
 8007880:	3304      	adds	r3, #4
 8007882:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	695a      	ldr	r2, [r3, #20]
 8007888:	491a      	ldr	r1, [pc, #104]	@ (80078f4 <inc_lock+0x118>)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	011b      	lsls	r3, r3, #4
 800788e:	440b      	add	r3, r1
 8007890:	3308      	adds	r3, #8
 8007892:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007894:	4a17      	ldr	r2, [pc, #92]	@ (80078f4 <inc_lock+0x118>)
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	011b      	lsls	r3, r3, #4
 800789a:	4413      	add	r3, r2
 800789c:	330c      	adds	r3, #12
 800789e:	2200      	movs	r2, #0
 80078a0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d009      	beq.n	80078bc <inc_lock+0xe0>
 80078a8:	4a12      	ldr	r2, [pc, #72]	@ (80078f4 <inc_lock+0x118>)
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	011b      	lsls	r3, r3, #4
 80078ae:	4413      	add	r3, r2
 80078b0:	330c      	adds	r3, #12
 80078b2:	881b      	ldrh	r3, [r3, #0]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d001      	beq.n	80078bc <inc_lock+0xe0>
 80078b8:	2300      	movs	r3, #0
 80078ba:	e015      	b.n	80078e8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d108      	bne.n	80078d4 <inc_lock+0xf8>
 80078c2:	4a0c      	ldr	r2, [pc, #48]	@ (80078f4 <inc_lock+0x118>)
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	011b      	lsls	r3, r3, #4
 80078c8:	4413      	add	r3, r2
 80078ca:	330c      	adds	r3, #12
 80078cc:	881b      	ldrh	r3, [r3, #0]
 80078ce:	3301      	adds	r3, #1
 80078d0:	b29a      	uxth	r2, r3
 80078d2:	e001      	b.n	80078d8 <inc_lock+0xfc>
 80078d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80078d8:	4906      	ldr	r1, [pc, #24]	@ (80078f4 <inc_lock+0x118>)
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	011b      	lsls	r3, r3, #4
 80078de:	440b      	add	r3, r1
 80078e0:	330c      	adds	r3, #12
 80078e2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	3301      	adds	r3, #1
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	3714      	adds	r7, #20
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr
 80078f4:	20000578 	.word	0x20000578

080078f8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b085      	sub	sp, #20
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	3b01      	subs	r3, #1
 8007904:	607b      	str	r3, [r7, #4]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2b01      	cmp	r3, #1
 800790a:	d825      	bhi.n	8007958 <dec_lock+0x60>
		n = Files[i].ctr;
 800790c:	4a17      	ldr	r2, [pc, #92]	@ (800796c <dec_lock+0x74>)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	011b      	lsls	r3, r3, #4
 8007912:	4413      	add	r3, r2
 8007914:	330c      	adds	r3, #12
 8007916:	881b      	ldrh	r3, [r3, #0]
 8007918:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800791a:	89fb      	ldrh	r3, [r7, #14]
 800791c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007920:	d101      	bne.n	8007926 <dec_lock+0x2e>
 8007922:	2300      	movs	r3, #0
 8007924:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007926:	89fb      	ldrh	r3, [r7, #14]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d002      	beq.n	8007932 <dec_lock+0x3a>
 800792c:	89fb      	ldrh	r3, [r7, #14]
 800792e:	3b01      	subs	r3, #1
 8007930:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007932:	4a0e      	ldr	r2, [pc, #56]	@ (800796c <dec_lock+0x74>)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	011b      	lsls	r3, r3, #4
 8007938:	4413      	add	r3, r2
 800793a:	330c      	adds	r3, #12
 800793c:	89fa      	ldrh	r2, [r7, #14]
 800793e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007940:	89fb      	ldrh	r3, [r7, #14]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d105      	bne.n	8007952 <dec_lock+0x5a>
 8007946:	4a09      	ldr	r2, [pc, #36]	@ (800796c <dec_lock+0x74>)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	011b      	lsls	r3, r3, #4
 800794c:	4413      	add	r3, r2
 800794e:	2200      	movs	r2, #0
 8007950:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007952:	2300      	movs	r3, #0
 8007954:	737b      	strb	r3, [r7, #13]
 8007956:	e001      	b.n	800795c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007958:	2302      	movs	r3, #2
 800795a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800795c:	7b7b      	ldrb	r3, [r7, #13]
}
 800795e:	4618      	mov	r0, r3
 8007960:	3714      	adds	r7, #20
 8007962:	46bd      	mov	sp, r7
 8007964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007968:	4770      	bx	lr
 800796a:	bf00      	nop
 800796c:	20000578 	.word	0x20000578

08007970 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007970:	b480      	push	{r7}
 8007972:	b085      	sub	sp, #20
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007978:	2300      	movs	r3, #0
 800797a:	60fb      	str	r3, [r7, #12]
 800797c:	e010      	b.n	80079a0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800797e:	4a0d      	ldr	r2, [pc, #52]	@ (80079b4 <clear_lock+0x44>)
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	011b      	lsls	r3, r3, #4
 8007984:	4413      	add	r3, r2
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	429a      	cmp	r2, r3
 800798c:	d105      	bne.n	800799a <clear_lock+0x2a>
 800798e:	4a09      	ldr	r2, [pc, #36]	@ (80079b4 <clear_lock+0x44>)
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	011b      	lsls	r3, r3, #4
 8007994:	4413      	add	r3, r2
 8007996:	2200      	movs	r2, #0
 8007998:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	3301      	adds	r3, #1
 800799e:	60fb      	str	r3, [r7, #12]
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2b01      	cmp	r3, #1
 80079a4:	d9eb      	bls.n	800797e <clear_lock+0xe>
	}
}
 80079a6:	bf00      	nop
 80079a8:	bf00      	nop
 80079aa:	3714      	adds	r7, #20
 80079ac:	46bd      	mov	sp, r7
 80079ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b2:	4770      	bx	lr
 80079b4:	20000578 	.word	0x20000578

080079b8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b086      	sub	sp, #24
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80079c0:	2300      	movs	r3, #0
 80079c2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	78db      	ldrb	r3, [r3, #3]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d034      	beq.n	8007a36 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079d0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	7858      	ldrb	r0, [r3, #1]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80079dc:	2301      	movs	r3, #1
 80079de:	697a      	ldr	r2, [r7, #20]
 80079e0:	f7ff fd40 	bl	8007464 <disk_write>
 80079e4:	4603      	mov	r3, r0
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d002      	beq.n	80079f0 <sync_window+0x38>
			res = FR_DISK_ERR;
 80079ea:	2301      	movs	r3, #1
 80079ec:	73fb      	strb	r3, [r7, #15]
 80079ee:	e022      	b.n	8007a36 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2200      	movs	r2, #0
 80079f4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6a1b      	ldr	r3, [r3, #32]
 80079fa:	697a      	ldr	r2, [r7, #20]
 80079fc:	1ad2      	subs	r2, r2, r3
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	699b      	ldr	r3, [r3, #24]
 8007a02:	429a      	cmp	r2, r3
 8007a04:	d217      	bcs.n	8007a36 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	789b      	ldrb	r3, [r3, #2]
 8007a0a:	613b      	str	r3, [r7, #16]
 8007a0c:	e010      	b.n	8007a30 <sync_window+0x78>
					wsect += fs->fsize;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	699b      	ldr	r3, [r3, #24]
 8007a12:	697a      	ldr	r2, [r7, #20]
 8007a14:	4413      	add	r3, r2
 8007a16:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	7858      	ldrb	r0, [r3, #1]
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007a22:	2301      	movs	r3, #1
 8007a24:	697a      	ldr	r2, [r7, #20]
 8007a26:	f7ff fd1d 	bl	8007464 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	613b      	str	r3, [r7, #16]
 8007a30:	693b      	ldr	r3, [r7, #16]
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	d8eb      	bhi.n	8007a0e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007a36:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3718      	adds	r7, #24
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}

08007a40 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b084      	sub	sp, #16
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a52:	683a      	ldr	r2, [r7, #0]
 8007a54:	429a      	cmp	r2, r3
 8007a56:	d01b      	beq.n	8007a90 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	f7ff ffad 	bl	80079b8 <sync_window>
 8007a5e:	4603      	mov	r3, r0
 8007a60:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007a62:	7bfb      	ldrb	r3, [r7, #15]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d113      	bne.n	8007a90 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	7858      	ldrb	r0, [r3, #1]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007a72:	2301      	movs	r3, #1
 8007a74:	683a      	ldr	r2, [r7, #0]
 8007a76:	f7ff fcd5 	bl	8007424 <disk_read>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d004      	beq.n	8007a8a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007a80:	f04f 33ff 	mov.w	r3, #4294967295
 8007a84:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	683a      	ldr	r2, [r7, #0]
 8007a8e:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8007a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3710      	adds	r7, #16
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}
	...

08007a9c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b084      	sub	sp, #16
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f7ff ff87 	bl	80079b8 <sync_window>
 8007aaa:	4603      	mov	r3, r0
 8007aac:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007aae:	7bfb      	ldrb	r3, [r7, #15]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d158      	bne.n	8007b66 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	781b      	ldrb	r3, [r3, #0]
 8007ab8:	2b03      	cmp	r3, #3
 8007aba:	d148      	bne.n	8007b4e <sync_fs+0xb2>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	791b      	ldrb	r3, [r3, #4]
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d144      	bne.n	8007b4e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	3330      	adds	r3, #48	@ 0x30
 8007ac8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007acc:	2100      	movs	r1, #0
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f7ff fda9 	bl	8007626 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	3330      	adds	r3, #48	@ 0x30
 8007ad8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8007adc:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	f7ff fd38 	bl	8007556 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	3330      	adds	r3, #48	@ 0x30
 8007aea:	4921      	ldr	r1, [pc, #132]	@ (8007b70 <sync_fs+0xd4>)
 8007aec:	4618      	mov	r0, r3
 8007aee:	f7ff fd4d 	bl	800758c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	3330      	adds	r3, #48	@ 0x30
 8007af6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8007afa:	491e      	ldr	r1, [pc, #120]	@ (8007b74 <sync_fs+0xd8>)
 8007afc:	4618      	mov	r0, r3
 8007afe:	f7ff fd45 	bl	800758c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	3330      	adds	r3, #48	@ 0x30
 8007b06:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	691b      	ldr	r3, [r3, #16]
 8007b0e:	4619      	mov	r1, r3
 8007b10:	4610      	mov	r0, r2
 8007b12:	f7ff fd3b 	bl	800758c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	3330      	adds	r3, #48	@ 0x30
 8007b1a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	68db      	ldr	r3, [r3, #12]
 8007b22:	4619      	mov	r1, r3
 8007b24:	4610      	mov	r0, r2
 8007b26:	f7ff fd31 	bl	800758c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	69db      	ldr	r3, [r3, #28]
 8007b2e:	1c5a      	adds	r2, r3, #1
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	7858      	ldrb	r0, [r3, #1]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b42:	2301      	movs	r3, #1
 8007b44:	f7ff fc8e 	bl	8007464 <disk_write>
			fs->fsi_flag = 0;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	785b      	ldrb	r3, [r3, #1]
 8007b52:	2200      	movs	r2, #0
 8007b54:	2100      	movs	r1, #0
 8007b56:	4618      	mov	r0, r3
 8007b58:	f7ff fca4 	bl	80074a4 <disk_ioctl>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d001      	beq.n	8007b66 <sync_fs+0xca>
 8007b62:	2301      	movs	r3, #1
 8007b64:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b68:	4618      	mov	r0, r3
 8007b6a:	3710      	adds	r7, #16
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bd80      	pop	{r7, pc}
 8007b70:	41615252 	.word	0x41615252
 8007b74:	61417272 	.word	0x61417272

08007b78 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b083      	sub	sp, #12
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	3b02      	subs	r3, #2
 8007b86:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	695b      	ldr	r3, [r3, #20]
 8007b8c:	3b02      	subs	r3, #2
 8007b8e:	683a      	ldr	r2, [r7, #0]
 8007b90:	429a      	cmp	r2, r3
 8007b92:	d301      	bcc.n	8007b98 <clust2sect+0x20>
 8007b94:	2300      	movs	r3, #0
 8007b96:	e008      	b.n	8007baa <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	895b      	ldrh	r3, [r3, #10]
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	fb03 f202 	mul.w	r2, r3, r2
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ba8:	4413      	add	r3, r2
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	370c      	adds	r7, #12
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb4:	4770      	bx	lr

08007bb6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007bb6:	b580      	push	{r7, lr}
 8007bb8:	b086      	sub	sp, #24
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]
 8007bbe:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d904      	bls.n	8007bd6 <get_fat+0x20>
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	695b      	ldr	r3, [r3, #20]
 8007bd0:	683a      	ldr	r2, [r7, #0]
 8007bd2:	429a      	cmp	r2, r3
 8007bd4:	d302      	bcc.n	8007bdc <get_fat+0x26>
		val = 1;	/* Internal error */
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	617b      	str	r3, [r7, #20]
 8007bda:	e08e      	b.n	8007cfa <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007bdc:	f04f 33ff 	mov.w	r3, #4294967295
 8007be0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007be2:	693b      	ldr	r3, [r7, #16]
 8007be4:	781b      	ldrb	r3, [r3, #0]
 8007be6:	2b03      	cmp	r3, #3
 8007be8:	d061      	beq.n	8007cae <get_fat+0xf8>
 8007bea:	2b03      	cmp	r3, #3
 8007bec:	dc7b      	bgt.n	8007ce6 <get_fat+0x130>
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d002      	beq.n	8007bf8 <get_fat+0x42>
 8007bf2:	2b02      	cmp	r3, #2
 8007bf4:	d041      	beq.n	8007c7a <get_fat+0xc4>
 8007bf6:	e076      	b.n	8007ce6 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	60fb      	str	r3, [r7, #12]
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	085b      	lsrs	r3, r3, #1
 8007c00:	68fa      	ldr	r2, [r7, #12]
 8007c02:	4413      	add	r3, r2
 8007c04:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	6a1a      	ldr	r2, [r3, #32]
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	0a5b      	lsrs	r3, r3, #9
 8007c0e:	4413      	add	r3, r2
 8007c10:	4619      	mov	r1, r3
 8007c12:	6938      	ldr	r0, [r7, #16]
 8007c14:	f7ff ff14 	bl	8007a40 <move_window>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d166      	bne.n	8007cec <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	1c5a      	adds	r2, r3, #1
 8007c22:	60fa      	str	r2, [r7, #12]
 8007c24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c28:	693a      	ldr	r2, [r7, #16]
 8007c2a:	4413      	add	r3, r2
 8007c2c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007c30:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007c32:	693b      	ldr	r3, [r7, #16]
 8007c34:	6a1a      	ldr	r2, [r3, #32]
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	0a5b      	lsrs	r3, r3, #9
 8007c3a:	4413      	add	r3, r2
 8007c3c:	4619      	mov	r1, r3
 8007c3e:	6938      	ldr	r0, [r7, #16]
 8007c40:	f7ff fefe 	bl	8007a40 <move_window>
 8007c44:	4603      	mov	r3, r0
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d152      	bne.n	8007cf0 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c50:	693a      	ldr	r2, [r7, #16]
 8007c52:	4413      	add	r3, r2
 8007c54:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007c58:	021b      	lsls	r3, r3, #8
 8007c5a:	68ba      	ldr	r2, [r7, #8]
 8007c5c:	4313      	orrs	r3, r2
 8007c5e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	f003 0301 	and.w	r3, r3, #1
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d002      	beq.n	8007c70 <get_fat+0xba>
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	091b      	lsrs	r3, r3, #4
 8007c6e:	e002      	b.n	8007c76 <get_fat+0xc0>
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c76:	617b      	str	r3, [r7, #20]
			break;
 8007c78:	e03f      	b.n	8007cfa <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007c7a:	693b      	ldr	r3, [r7, #16]
 8007c7c:	6a1a      	ldr	r2, [r3, #32]
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	0a1b      	lsrs	r3, r3, #8
 8007c82:	4413      	add	r3, r2
 8007c84:	4619      	mov	r1, r3
 8007c86:	6938      	ldr	r0, [r7, #16]
 8007c88:	f7ff feda 	bl	8007a40 <move_window>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d130      	bne.n	8007cf4 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	005b      	lsls	r3, r3, #1
 8007c9c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8007ca0:	4413      	add	r3, r2
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f7ff fc1c 	bl	80074e0 <ld_word>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	617b      	str	r3, [r7, #20]
			break;
 8007cac:	e025      	b.n	8007cfa <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007cae:	693b      	ldr	r3, [r7, #16]
 8007cb0:	6a1a      	ldr	r2, [r3, #32]
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	09db      	lsrs	r3, r3, #7
 8007cb6:	4413      	add	r3, r2
 8007cb8:	4619      	mov	r1, r3
 8007cba:	6938      	ldr	r0, [r7, #16]
 8007cbc:	f7ff fec0 	bl	8007a40 <move_window>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d118      	bne.n	8007cf8 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007cc6:	693b      	ldr	r3, [r7, #16]
 8007cc8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	009b      	lsls	r3, r3, #2
 8007cd0:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8007cd4:	4413      	add	r3, r2
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	f7ff fc1a 	bl	8007510 <ld_dword>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007ce2:	617b      	str	r3, [r7, #20]
			break;
 8007ce4:	e009      	b.n	8007cfa <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	617b      	str	r3, [r7, #20]
 8007cea:	e006      	b.n	8007cfa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007cec:	bf00      	nop
 8007cee:	e004      	b.n	8007cfa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007cf0:	bf00      	nop
 8007cf2:	e002      	b.n	8007cfa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007cf4:	bf00      	nop
 8007cf6:	e000      	b.n	8007cfa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007cf8:	bf00      	nop
		}
	}

	return val;
 8007cfa:	697b      	ldr	r3, [r7, #20]
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	3718      	adds	r7, #24
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007d04:	b590      	push	{r4, r7, lr}
 8007d06:	b089      	sub	sp, #36	@ 0x24
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	60f8      	str	r0, [r7, #12]
 8007d0c:	60b9      	str	r1, [r7, #8]
 8007d0e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007d10:	2302      	movs	r3, #2
 8007d12:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	2b01      	cmp	r3, #1
 8007d18:	f240 80d9 	bls.w	8007ece <put_fat+0x1ca>
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	695b      	ldr	r3, [r3, #20]
 8007d20:	68ba      	ldr	r2, [r7, #8]
 8007d22:	429a      	cmp	r2, r3
 8007d24:	f080 80d3 	bcs.w	8007ece <put_fat+0x1ca>
		switch (fs->fs_type) {
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	781b      	ldrb	r3, [r3, #0]
 8007d2c:	2b03      	cmp	r3, #3
 8007d2e:	f000 8096 	beq.w	8007e5e <put_fat+0x15a>
 8007d32:	2b03      	cmp	r3, #3
 8007d34:	f300 80cb 	bgt.w	8007ece <put_fat+0x1ca>
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d002      	beq.n	8007d42 <put_fat+0x3e>
 8007d3c:	2b02      	cmp	r3, #2
 8007d3e:	d06e      	beq.n	8007e1e <put_fat+0x11a>
 8007d40:	e0c5      	b.n	8007ece <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	61bb      	str	r3, [r7, #24]
 8007d46:	69bb      	ldr	r3, [r7, #24]
 8007d48:	085b      	lsrs	r3, r3, #1
 8007d4a:	69ba      	ldr	r2, [r7, #24]
 8007d4c:	4413      	add	r3, r2
 8007d4e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6a1a      	ldr	r2, [r3, #32]
 8007d54:	69bb      	ldr	r3, [r7, #24]
 8007d56:	0a5b      	lsrs	r3, r3, #9
 8007d58:	4413      	add	r3, r2
 8007d5a:	4619      	mov	r1, r3
 8007d5c:	68f8      	ldr	r0, [r7, #12]
 8007d5e:	f7ff fe6f 	bl	8007a40 <move_window>
 8007d62:	4603      	mov	r3, r0
 8007d64:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007d66:	7ffb      	ldrb	r3, [r7, #31]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	f040 80a9 	bne.w	8007ec0 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007d74:	69bb      	ldr	r3, [r7, #24]
 8007d76:	1c59      	adds	r1, r3, #1
 8007d78:	61b9      	str	r1, [r7, #24]
 8007d7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d7e:	4413      	add	r3, r2
 8007d80:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	f003 0301 	and.w	r3, r3, #1
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d00d      	beq.n	8007da8 <put_fat+0xa4>
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	781b      	ldrb	r3, [r3, #0]
 8007d90:	b25b      	sxtb	r3, r3
 8007d92:	f003 030f 	and.w	r3, r3, #15
 8007d96:	b25a      	sxtb	r2, r3
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	011b      	lsls	r3, r3, #4
 8007d9e:	b25b      	sxtb	r3, r3
 8007da0:	4313      	orrs	r3, r2
 8007da2:	b25b      	sxtb	r3, r3
 8007da4:	b2db      	uxtb	r3, r3
 8007da6:	e001      	b.n	8007dac <put_fat+0xa8>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	b2db      	uxtb	r3, r3
 8007dac:	697a      	ldr	r2, [r7, #20]
 8007dae:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2201      	movs	r2, #1
 8007db4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	6a1a      	ldr	r2, [r3, #32]
 8007dba:	69bb      	ldr	r3, [r7, #24]
 8007dbc:	0a5b      	lsrs	r3, r3, #9
 8007dbe:	4413      	add	r3, r2
 8007dc0:	4619      	mov	r1, r3
 8007dc2:	68f8      	ldr	r0, [r7, #12]
 8007dc4:	f7ff fe3c 	bl	8007a40 <move_window>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007dcc:	7ffb      	ldrb	r3, [r7, #31]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d178      	bne.n	8007ec4 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007dd8:	69bb      	ldr	r3, [r7, #24]
 8007dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dde:	4413      	add	r3, r2
 8007de0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	f003 0301 	and.w	r3, r3, #1
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d003      	beq.n	8007df4 <put_fat+0xf0>
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	091b      	lsrs	r3, r3, #4
 8007df0:	b2db      	uxtb	r3, r3
 8007df2:	e00e      	b.n	8007e12 <put_fat+0x10e>
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	781b      	ldrb	r3, [r3, #0]
 8007df8:	b25b      	sxtb	r3, r3
 8007dfa:	f023 030f 	bic.w	r3, r3, #15
 8007dfe:	b25a      	sxtb	r2, r3
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	0a1b      	lsrs	r3, r3, #8
 8007e04:	b25b      	sxtb	r3, r3
 8007e06:	f003 030f 	and.w	r3, r3, #15
 8007e0a:	b25b      	sxtb	r3, r3
 8007e0c:	4313      	orrs	r3, r2
 8007e0e:	b25b      	sxtb	r3, r3
 8007e10:	b2db      	uxtb	r3, r3
 8007e12:	697a      	ldr	r2, [r7, #20]
 8007e14:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2201      	movs	r2, #1
 8007e1a:	70da      	strb	r2, [r3, #3]
			break;
 8007e1c:	e057      	b.n	8007ece <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	6a1a      	ldr	r2, [r3, #32]
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	0a1b      	lsrs	r3, r3, #8
 8007e26:	4413      	add	r3, r2
 8007e28:	4619      	mov	r1, r3
 8007e2a:	68f8      	ldr	r0, [r7, #12]
 8007e2c:	f7ff fe08 	bl	8007a40 <move_window>
 8007e30:	4603      	mov	r3, r0
 8007e32:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007e34:	7ffb      	ldrb	r3, [r7, #31]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d146      	bne.n	8007ec8 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	005b      	lsls	r3, r3, #1
 8007e44:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8007e48:	4413      	add	r3, r2
 8007e4a:	687a      	ldr	r2, [r7, #4]
 8007e4c:	b292      	uxth	r2, r2
 8007e4e:	4611      	mov	r1, r2
 8007e50:	4618      	mov	r0, r3
 8007e52:	f7ff fb80 	bl	8007556 <st_word>
			fs->wflag = 1;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2201      	movs	r2, #1
 8007e5a:	70da      	strb	r2, [r3, #3]
			break;
 8007e5c:	e037      	b.n	8007ece <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	6a1a      	ldr	r2, [r3, #32]
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	09db      	lsrs	r3, r3, #7
 8007e66:	4413      	add	r3, r2
 8007e68:	4619      	mov	r1, r3
 8007e6a:	68f8      	ldr	r0, [r7, #12]
 8007e6c:	f7ff fde8 	bl	8007a40 <move_window>
 8007e70:	4603      	mov	r3, r0
 8007e72:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007e74:	7ffb      	ldrb	r3, [r7, #31]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d128      	bne.n	8007ecc <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	009b      	lsls	r3, r3, #2
 8007e8a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8007e8e:	4413      	add	r3, r2
 8007e90:	4618      	mov	r0, r3
 8007e92:	f7ff fb3d 	bl	8007510 <ld_dword>
 8007e96:	4603      	mov	r3, r0
 8007e98:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007e9c:	4323      	orrs	r3, r4
 8007e9e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	009b      	lsls	r3, r3, #2
 8007eaa:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8007eae:	4413      	add	r3, r2
 8007eb0:	6879      	ldr	r1, [r7, #4]
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	f7ff fb6a 	bl	800758c <st_dword>
			fs->wflag = 1;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2201      	movs	r2, #1
 8007ebc:	70da      	strb	r2, [r3, #3]
			break;
 8007ebe:	e006      	b.n	8007ece <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007ec0:	bf00      	nop
 8007ec2:	e004      	b.n	8007ece <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007ec4:	bf00      	nop
 8007ec6:	e002      	b.n	8007ece <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007ec8:	bf00      	nop
 8007eca:	e000      	b.n	8007ece <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007ecc:	bf00      	nop
		}
	}
	return res;
 8007ece:	7ffb      	ldrb	r3, [r7, #31]
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	3724      	adds	r7, #36	@ 0x24
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	bd90      	pop	{r4, r7, pc}

08007ed8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b088      	sub	sp, #32
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	60f8      	str	r0, [r7, #12]
 8007ee0:	60b9      	str	r1, [r7, #8]
 8007ee2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d904      	bls.n	8007efe <remove_chain+0x26>
 8007ef4:	69bb      	ldr	r3, [r7, #24]
 8007ef6:	695b      	ldr	r3, [r3, #20]
 8007ef8:	68ba      	ldr	r2, [r7, #8]
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d301      	bcc.n	8007f02 <remove_chain+0x2a>
 8007efe:	2302      	movs	r3, #2
 8007f00:	e04b      	b.n	8007f9a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d00c      	beq.n	8007f22 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007f08:	f04f 32ff 	mov.w	r2, #4294967295
 8007f0c:	6879      	ldr	r1, [r7, #4]
 8007f0e:	69b8      	ldr	r0, [r7, #24]
 8007f10:	f7ff fef8 	bl	8007d04 <put_fat>
 8007f14:	4603      	mov	r3, r0
 8007f16:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007f18:	7ffb      	ldrb	r3, [r7, #31]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d001      	beq.n	8007f22 <remove_chain+0x4a>
 8007f1e:	7ffb      	ldrb	r3, [r7, #31]
 8007f20:	e03b      	b.n	8007f9a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007f22:	68b9      	ldr	r1, [r7, #8]
 8007f24:	68f8      	ldr	r0, [r7, #12]
 8007f26:	f7ff fe46 	bl	8007bb6 <get_fat>
 8007f2a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d031      	beq.n	8007f96 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d101      	bne.n	8007f3c <remove_chain+0x64>
 8007f38:	2302      	movs	r3, #2
 8007f3a:	e02e      	b.n	8007f9a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f42:	d101      	bne.n	8007f48 <remove_chain+0x70>
 8007f44:	2301      	movs	r3, #1
 8007f46:	e028      	b.n	8007f9a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007f48:	2200      	movs	r2, #0
 8007f4a:	68b9      	ldr	r1, [r7, #8]
 8007f4c:	69b8      	ldr	r0, [r7, #24]
 8007f4e:	f7ff fed9 	bl	8007d04 <put_fat>
 8007f52:	4603      	mov	r3, r0
 8007f54:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007f56:	7ffb      	ldrb	r3, [r7, #31]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d001      	beq.n	8007f60 <remove_chain+0x88>
 8007f5c:	7ffb      	ldrb	r3, [r7, #31]
 8007f5e:	e01c      	b.n	8007f9a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007f60:	69bb      	ldr	r3, [r7, #24]
 8007f62:	691a      	ldr	r2, [r3, #16]
 8007f64:	69bb      	ldr	r3, [r7, #24]
 8007f66:	695b      	ldr	r3, [r3, #20]
 8007f68:	3b02      	subs	r3, #2
 8007f6a:	429a      	cmp	r2, r3
 8007f6c:	d20b      	bcs.n	8007f86 <remove_chain+0xae>
			fs->free_clst++;
 8007f6e:	69bb      	ldr	r3, [r7, #24]
 8007f70:	691b      	ldr	r3, [r3, #16]
 8007f72:	1c5a      	adds	r2, r3, #1
 8007f74:	69bb      	ldr	r3, [r7, #24]
 8007f76:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8007f78:	69bb      	ldr	r3, [r7, #24]
 8007f7a:	791b      	ldrb	r3, [r3, #4]
 8007f7c:	f043 0301 	orr.w	r3, r3, #1
 8007f80:	b2da      	uxtb	r2, r3
 8007f82:	69bb      	ldr	r3, [r7, #24]
 8007f84:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007f8a:	69bb      	ldr	r3, [r7, #24]
 8007f8c:	695b      	ldr	r3, [r3, #20]
 8007f8e:	68ba      	ldr	r2, [r7, #8]
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d3c6      	bcc.n	8007f22 <remove_chain+0x4a>
 8007f94:	e000      	b.n	8007f98 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007f96:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007f98:	2300      	movs	r3, #0
}
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	3720      	adds	r7, #32
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	bd80      	pop	{r7, pc}

08007fa2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007fa2:	b580      	push	{r7, lr}
 8007fa4:	b088      	sub	sp, #32
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	6078      	str	r0, [r7, #4]
 8007faa:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d10d      	bne.n	8007fd4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	68db      	ldr	r3, [r3, #12]
 8007fbc:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007fbe:	69bb      	ldr	r3, [r7, #24]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d004      	beq.n	8007fce <create_chain+0x2c>
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	695b      	ldr	r3, [r3, #20]
 8007fc8:	69ba      	ldr	r2, [r7, #24]
 8007fca:	429a      	cmp	r2, r3
 8007fcc:	d31b      	bcc.n	8008006 <create_chain+0x64>
 8007fce:	2301      	movs	r3, #1
 8007fd0:	61bb      	str	r3, [r7, #24]
 8007fd2:	e018      	b.n	8008006 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007fd4:	6839      	ldr	r1, [r7, #0]
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f7ff fded 	bl	8007bb6 <get_fat>
 8007fdc:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d801      	bhi.n	8007fe8 <create_chain+0x46>
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	e070      	b.n	80080ca <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fee:	d101      	bne.n	8007ff4 <create_chain+0x52>
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	e06a      	b.n	80080ca <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	695b      	ldr	r3, [r3, #20]
 8007ff8:	68fa      	ldr	r2, [r7, #12]
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	d201      	bcs.n	8008002 <create_chain+0x60>
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	e063      	b.n	80080ca <create_chain+0x128>
		scl = clst;
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008006:	69bb      	ldr	r3, [r7, #24]
 8008008:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800800a:	69fb      	ldr	r3, [r7, #28]
 800800c:	3301      	adds	r3, #1
 800800e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	695b      	ldr	r3, [r3, #20]
 8008014:	69fa      	ldr	r2, [r7, #28]
 8008016:	429a      	cmp	r2, r3
 8008018:	d307      	bcc.n	800802a <create_chain+0x88>
				ncl = 2;
 800801a:	2302      	movs	r3, #2
 800801c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800801e:	69fa      	ldr	r2, [r7, #28]
 8008020:	69bb      	ldr	r3, [r7, #24]
 8008022:	429a      	cmp	r2, r3
 8008024:	d901      	bls.n	800802a <create_chain+0x88>
 8008026:	2300      	movs	r3, #0
 8008028:	e04f      	b.n	80080ca <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800802a:	69f9      	ldr	r1, [r7, #28]
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f7ff fdc2 	bl	8007bb6 <get_fat>
 8008032:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d00e      	beq.n	8008058 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2b01      	cmp	r3, #1
 800803e:	d003      	beq.n	8008048 <create_chain+0xa6>
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008046:	d101      	bne.n	800804c <create_chain+0xaa>
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	e03e      	b.n	80080ca <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800804c:	69fa      	ldr	r2, [r7, #28]
 800804e:	69bb      	ldr	r3, [r7, #24]
 8008050:	429a      	cmp	r2, r3
 8008052:	d1da      	bne.n	800800a <create_chain+0x68>
 8008054:	2300      	movs	r3, #0
 8008056:	e038      	b.n	80080ca <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008058:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800805a:	f04f 32ff 	mov.w	r2, #4294967295
 800805e:	69f9      	ldr	r1, [r7, #28]
 8008060:	6938      	ldr	r0, [r7, #16]
 8008062:	f7ff fe4f 	bl	8007d04 <put_fat>
 8008066:	4603      	mov	r3, r0
 8008068:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800806a:	7dfb      	ldrb	r3, [r7, #23]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d109      	bne.n	8008084 <create_chain+0xe2>
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d006      	beq.n	8008084 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008076:	69fa      	ldr	r2, [r7, #28]
 8008078:	6839      	ldr	r1, [r7, #0]
 800807a:	6938      	ldr	r0, [r7, #16]
 800807c:	f7ff fe42 	bl	8007d04 <put_fat>
 8008080:	4603      	mov	r3, r0
 8008082:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008084:	7dfb      	ldrb	r3, [r7, #23]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d116      	bne.n	80080b8 <create_chain+0x116>
		fs->last_clst = ncl;
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	69fa      	ldr	r2, [r7, #28]
 800808e:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	691a      	ldr	r2, [r3, #16]
 8008094:	693b      	ldr	r3, [r7, #16]
 8008096:	695b      	ldr	r3, [r3, #20]
 8008098:	3b02      	subs	r3, #2
 800809a:	429a      	cmp	r2, r3
 800809c:	d804      	bhi.n	80080a8 <create_chain+0x106>
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	691b      	ldr	r3, [r3, #16]
 80080a2:	1e5a      	subs	r2, r3, #1
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 80080a8:	693b      	ldr	r3, [r7, #16]
 80080aa:	791b      	ldrb	r3, [r3, #4]
 80080ac:	f043 0301 	orr.w	r3, r3, #1
 80080b0:	b2da      	uxtb	r2, r3
 80080b2:	693b      	ldr	r3, [r7, #16]
 80080b4:	711a      	strb	r2, [r3, #4]
 80080b6:	e007      	b.n	80080c8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80080b8:	7dfb      	ldrb	r3, [r7, #23]
 80080ba:	2b01      	cmp	r3, #1
 80080bc:	d102      	bne.n	80080c4 <create_chain+0x122>
 80080be:	f04f 33ff 	mov.w	r3, #4294967295
 80080c2:	e000      	b.n	80080c6 <create_chain+0x124>
 80080c4:	2301      	movs	r3, #1
 80080c6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80080c8:	69fb      	ldr	r3, [r7, #28]
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	3720      	adds	r7, #32
 80080ce:	46bd      	mov	sp, r7
 80080d0:	bd80      	pop	{r7, pc}

080080d2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80080d2:	b480      	push	{r7}
 80080d4:	b087      	sub	sp, #28
 80080d6:	af00      	add	r7, sp, #0
 80080d8:	6078      	str	r0, [r7, #4]
 80080da:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080e6:	3304      	adds	r3, #4
 80080e8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	0a5b      	lsrs	r3, r3, #9
 80080ee:	68fa      	ldr	r2, [r7, #12]
 80080f0:	8952      	ldrh	r2, [r2, #10]
 80080f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80080f6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	1d1a      	adds	r2, r3, #4
 80080fc:	613a      	str	r2, [r7, #16]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d101      	bne.n	800810c <clmt_clust+0x3a>
 8008108:	2300      	movs	r3, #0
 800810a:	e010      	b.n	800812e <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800810c:	697a      	ldr	r2, [r7, #20]
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	429a      	cmp	r2, r3
 8008112:	d307      	bcc.n	8008124 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8008114:	697a      	ldr	r2, [r7, #20]
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	1ad3      	subs	r3, r2, r3
 800811a:	617b      	str	r3, [r7, #20]
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	3304      	adds	r3, #4
 8008120:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008122:	e7e9      	b.n	80080f8 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8008124:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	681a      	ldr	r2, [r3, #0]
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	4413      	add	r3, r2
}
 800812e:	4618      	mov	r0, r3
 8008130:	371c      	adds	r7, #28
 8008132:	46bd      	mov	sp, r7
 8008134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008138:	4770      	bx	lr

0800813a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800813a:	b580      	push	{r7, lr}
 800813c:	b086      	sub	sp, #24
 800813e:	af00      	add	r7, sp, #0
 8008140:	6078      	str	r0, [r7, #4]
 8008142:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008150:	d204      	bcs.n	800815c <dir_sdi+0x22>
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	f003 031f 	and.w	r3, r3, #31
 8008158:	2b00      	cmp	r3, #0
 800815a:	d001      	beq.n	8008160 <dir_sdi+0x26>
		return FR_INT_ERR;
 800815c:	2302      	movs	r3, #2
 800815e:	e063      	b.n	8008228 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	683a      	ldr	r2, [r7, #0]
 8008164:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d106      	bne.n	8008180 <dir_sdi+0x46>
 8008172:	693b      	ldr	r3, [r7, #16]
 8008174:	781b      	ldrb	r3, [r3, #0]
 8008176:	2b02      	cmp	r3, #2
 8008178:	d902      	bls.n	8008180 <dir_sdi+0x46>
		clst = fs->dirbase;
 800817a:	693b      	ldr	r3, [r7, #16]
 800817c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800817e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008180:	697b      	ldr	r3, [r7, #20]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d10c      	bne.n	80081a0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	095b      	lsrs	r3, r3, #5
 800818a:	693a      	ldr	r2, [r7, #16]
 800818c:	8912      	ldrh	r2, [r2, #8]
 800818e:	4293      	cmp	r3, r2
 8008190:	d301      	bcc.n	8008196 <dir_sdi+0x5c>
 8008192:	2302      	movs	r3, #2
 8008194:	e048      	b.n	8008228 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	61da      	str	r2, [r3, #28]
 800819e:	e029      	b.n	80081f4 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80081a0:	693b      	ldr	r3, [r7, #16]
 80081a2:	895b      	ldrh	r3, [r3, #10]
 80081a4:	025b      	lsls	r3, r3, #9
 80081a6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80081a8:	e019      	b.n	80081de <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6979      	ldr	r1, [r7, #20]
 80081ae:	4618      	mov	r0, r3
 80081b0:	f7ff fd01 	bl	8007bb6 <get_fat>
 80081b4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081bc:	d101      	bne.n	80081c2 <dir_sdi+0x88>
 80081be:	2301      	movs	r3, #1
 80081c0:	e032      	b.n	8008228 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	2b01      	cmp	r3, #1
 80081c6:	d904      	bls.n	80081d2 <dir_sdi+0x98>
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	695b      	ldr	r3, [r3, #20]
 80081cc:	697a      	ldr	r2, [r7, #20]
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d301      	bcc.n	80081d6 <dir_sdi+0x9c>
 80081d2:	2302      	movs	r3, #2
 80081d4:	e028      	b.n	8008228 <dir_sdi+0xee>
			ofs -= csz;
 80081d6:	683a      	ldr	r2, [r7, #0]
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	1ad3      	subs	r3, r2, r3
 80081dc:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80081de:	683a      	ldr	r2, [r7, #0]
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	429a      	cmp	r2, r3
 80081e4:	d2e1      	bcs.n	80081aa <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80081e6:	6979      	ldr	r1, [r7, #20]
 80081e8:	6938      	ldr	r0, [r7, #16]
 80081ea:	f7ff fcc5 	bl	8007b78 <clust2sect>
 80081ee:	4602      	mov	r2, r0
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	697a      	ldr	r2, [r7, #20]
 80081f8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	69db      	ldr	r3, [r3, #28]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d101      	bne.n	8008206 <dir_sdi+0xcc>
 8008202:	2302      	movs	r3, #2
 8008204:	e010      	b.n	8008228 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	69da      	ldr	r2, [r3, #28]
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	0a5b      	lsrs	r3, r3, #9
 800820e:	441a      	add	r2, r3
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008220:	441a      	add	r2, r3
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008226:	2300      	movs	r3, #0
}
 8008228:	4618      	mov	r0, r3
 800822a:	3718      	adds	r7, #24
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}

08008230 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b086      	sub	sp, #24
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	695b      	ldr	r3, [r3, #20]
 8008244:	3320      	adds	r3, #32
 8008246:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	69db      	ldr	r3, [r3, #28]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d003      	beq.n	8008258 <dir_next+0x28>
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008256:	d301      	bcc.n	800825c <dir_next+0x2c>
 8008258:	2304      	movs	r3, #4
 800825a:	e0aa      	b.n	80083b2 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008262:	2b00      	cmp	r3, #0
 8008264:	f040 8098 	bne.w	8008398 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	69db      	ldr	r3, [r3, #28]
 800826c:	1c5a      	adds	r2, r3, #1
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	699b      	ldr	r3, [r3, #24]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d10b      	bne.n	8008292 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	095b      	lsrs	r3, r3, #5
 800827e:	68fa      	ldr	r2, [r7, #12]
 8008280:	8912      	ldrh	r2, [r2, #8]
 8008282:	4293      	cmp	r3, r2
 8008284:	f0c0 8088 	bcc.w	8008398 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2200      	movs	r2, #0
 800828c:	61da      	str	r2, [r3, #28]
 800828e:	2304      	movs	r3, #4
 8008290:	e08f      	b.n	80083b2 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	0a5b      	lsrs	r3, r3, #9
 8008296:	68fa      	ldr	r2, [r7, #12]
 8008298:	8952      	ldrh	r2, [r2, #10]
 800829a:	3a01      	subs	r2, #1
 800829c:	4013      	ands	r3, r2
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d17a      	bne.n	8008398 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80082a2:	687a      	ldr	r2, [r7, #4]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	699b      	ldr	r3, [r3, #24]
 80082a8:	4619      	mov	r1, r3
 80082aa:	4610      	mov	r0, r2
 80082ac:	f7ff fc83 	bl	8007bb6 <get_fat>
 80082b0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80082b2:	697b      	ldr	r3, [r7, #20]
 80082b4:	2b01      	cmp	r3, #1
 80082b6:	d801      	bhi.n	80082bc <dir_next+0x8c>
 80082b8:	2302      	movs	r3, #2
 80082ba:	e07a      	b.n	80083b2 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80082bc:	697b      	ldr	r3, [r7, #20]
 80082be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082c2:	d101      	bne.n	80082c8 <dir_next+0x98>
 80082c4:	2301      	movs	r3, #1
 80082c6:	e074      	b.n	80083b2 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	695b      	ldr	r3, [r3, #20]
 80082cc:	697a      	ldr	r2, [r7, #20]
 80082ce:	429a      	cmp	r2, r3
 80082d0:	d358      	bcc.n	8008384 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d104      	bne.n	80082e2 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2200      	movs	r2, #0
 80082dc:	61da      	str	r2, [r3, #28]
 80082de:	2304      	movs	r3, #4
 80082e0:	e067      	b.n	80083b2 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	699b      	ldr	r3, [r3, #24]
 80082e8:	4619      	mov	r1, r3
 80082ea:	4610      	mov	r0, r2
 80082ec:	f7ff fe59 	bl	8007fa2 <create_chain>
 80082f0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d101      	bne.n	80082fc <dir_next+0xcc>
 80082f8:	2307      	movs	r3, #7
 80082fa:	e05a      	b.n	80083b2 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d101      	bne.n	8008306 <dir_next+0xd6>
 8008302:	2302      	movs	r3, #2
 8008304:	e055      	b.n	80083b2 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800830c:	d101      	bne.n	8008312 <dir_next+0xe2>
 800830e:	2301      	movs	r3, #1
 8008310:	e04f      	b.n	80083b2 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008312:	68f8      	ldr	r0, [r7, #12]
 8008314:	f7ff fb50 	bl	80079b8 <sync_window>
 8008318:	4603      	mov	r3, r0
 800831a:	2b00      	cmp	r3, #0
 800831c:	d001      	beq.n	8008322 <dir_next+0xf2>
 800831e:	2301      	movs	r3, #1
 8008320:	e047      	b.n	80083b2 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	3330      	adds	r3, #48	@ 0x30
 8008326:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800832a:	2100      	movs	r1, #0
 800832c:	4618      	mov	r0, r3
 800832e:	f7ff f97a 	bl	8007626 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008332:	2300      	movs	r3, #0
 8008334:	613b      	str	r3, [r7, #16]
 8008336:	6979      	ldr	r1, [r7, #20]
 8008338:	68f8      	ldr	r0, [r7, #12]
 800833a:	f7ff fc1d 	bl	8007b78 <clust2sect>
 800833e:	4602      	mov	r2, r0
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008344:	e012      	b.n	800836c <dir_next+0x13c>
						fs->wflag = 1;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2201      	movs	r2, #1
 800834a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800834c:	68f8      	ldr	r0, [r7, #12]
 800834e:	f7ff fb33 	bl	80079b8 <sync_window>
 8008352:	4603      	mov	r3, r0
 8008354:	2b00      	cmp	r3, #0
 8008356:	d001      	beq.n	800835c <dir_next+0x12c>
 8008358:	2301      	movs	r3, #1
 800835a:	e02a      	b.n	80083b2 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	3301      	adds	r3, #1
 8008360:	613b      	str	r3, [r7, #16]
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008366:	1c5a      	adds	r2, r3, #1
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	895b      	ldrh	r3, [r3, #10]
 8008370:	461a      	mov	r2, r3
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	4293      	cmp	r3, r2
 8008376:	d3e6      	bcc.n	8008346 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	1ad2      	subs	r2, r2, r3
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	697a      	ldr	r2, [r7, #20]
 8008388:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800838a:	6979      	ldr	r1, [r7, #20]
 800838c:	68f8      	ldr	r0, [r7, #12]
 800838e:	f7ff fbf3 	bl	8007b78 <clust2sect>
 8008392:	4602      	mov	r2, r0
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	68ba      	ldr	r2, [r7, #8]
 800839c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083aa:	441a      	add	r2, r3
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80083b0:	2300      	movs	r3, #0
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3718      	adds	r7, #24
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}

080083ba <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80083ba:	b580      	push	{r7, lr}
 80083bc:	b086      	sub	sp, #24
 80083be:	af00      	add	r7, sp, #0
 80083c0:	6078      	str	r0, [r7, #4]
 80083c2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80083ca:	2100      	movs	r1, #0
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f7ff feb4 	bl	800813a <dir_sdi>
 80083d2:	4603      	mov	r3, r0
 80083d4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80083d6:	7dfb      	ldrb	r3, [r7, #23]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d12b      	bne.n	8008434 <dir_alloc+0x7a>
		n = 0;
 80083dc:	2300      	movs	r3, #0
 80083de:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	69db      	ldr	r3, [r3, #28]
 80083e4:	4619      	mov	r1, r3
 80083e6:	68f8      	ldr	r0, [r7, #12]
 80083e8:	f7ff fb2a 	bl	8007a40 <move_window>
 80083ec:	4603      	mov	r3, r0
 80083ee:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80083f0:	7dfb      	ldrb	r3, [r7, #23]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d11d      	bne.n	8008432 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6a1b      	ldr	r3, [r3, #32]
 80083fa:	781b      	ldrb	r3, [r3, #0]
 80083fc:	2be5      	cmp	r3, #229	@ 0xe5
 80083fe:	d004      	beq.n	800840a <dir_alloc+0x50>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6a1b      	ldr	r3, [r3, #32]
 8008404:	781b      	ldrb	r3, [r3, #0]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d107      	bne.n	800841a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	3301      	adds	r3, #1
 800840e:	613b      	str	r3, [r7, #16]
 8008410:	693a      	ldr	r2, [r7, #16]
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	429a      	cmp	r2, r3
 8008416:	d102      	bne.n	800841e <dir_alloc+0x64>
 8008418:	e00c      	b.n	8008434 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800841a:	2300      	movs	r3, #0
 800841c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800841e:	2101      	movs	r1, #1
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f7ff ff05 	bl	8008230 <dir_next>
 8008426:	4603      	mov	r3, r0
 8008428:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800842a:	7dfb      	ldrb	r3, [r7, #23]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d0d7      	beq.n	80083e0 <dir_alloc+0x26>
 8008430:	e000      	b.n	8008434 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008432:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008434:	7dfb      	ldrb	r3, [r7, #23]
 8008436:	2b04      	cmp	r3, #4
 8008438:	d101      	bne.n	800843e <dir_alloc+0x84>
 800843a:	2307      	movs	r3, #7
 800843c:	75fb      	strb	r3, [r7, #23]
	return res;
 800843e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008440:	4618      	mov	r0, r3
 8008442:	3718      	adds	r7, #24
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}

08008448 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b084      	sub	sp, #16
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
 8008450:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	331a      	adds	r3, #26
 8008456:	4618      	mov	r0, r3
 8008458:	f7ff f842 	bl	80074e0 <ld_word>
 800845c:	4603      	mov	r3, r0
 800845e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	781b      	ldrb	r3, [r3, #0]
 8008464:	2b03      	cmp	r3, #3
 8008466:	d109      	bne.n	800847c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	3314      	adds	r3, #20
 800846c:	4618      	mov	r0, r3
 800846e:	f7ff f837 	bl	80074e0 <ld_word>
 8008472:	4603      	mov	r3, r0
 8008474:	041b      	lsls	r3, r3, #16
 8008476:	68fa      	ldr	r2, [r7, #12]
 8008478:	4313      	orrs	r3, r2
 800847a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800847c:	68fb      	ldr	r3, [r7, #12]
}
 800847e:	4618      	mov	r0, r3
 8008480:	3710      	adds	r7, #16
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}

08008486 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008486:	b580      	push	{r7, lr}
 8008488:	b084      	sub	sp, #16
 800848a:	af00      	add	r7, sp, #0
 800848c:	60f8      	str	r0, [r7, #12]
 800848e:	60b9      	str	r1, [r7, #8]
 8008490:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	331a      	adds	r3, #26
 8008496:	687a      	ldr	r2, [r7, #4]
 8008498:	b292      	uxth	r2, r2
 800849a:	4611      	mov	r1, r2
 800849c:	4618      	mov	r0, r3
 800849e:	f7ff f85a 	bl	8007556 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	781b      	ldrb	r3, [r3, #0]
 80084a6:	2b03      	cmp	r3, #3
 80084a8:	d109      	bne.n	80084be <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	f103 0214 	add.w	r2, r3, #20
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	0c1b      	lsrs	r3, r3, #16
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	4619      	mov	r1, r3
 80084b8:	4610      	mov	r0, r2
 80084ba:	f7ff f84c 	bl	8007556 <st_word>
	}
}
 80084be:	bf00      	nop
 80084c0:	3710      	adds	r7, #16
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}

080084c6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80084c6:	b580      	push	{r7, lr}
 80084c8:	b086      	sub	sp, #24
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80084d4:	2100      	movs	r1, #0
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f7ff fe2f 	bl	800813a <dir_sdi>
 80084dc:	4603      	mov	r3, r0
 80084de:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80084e0:	7dfb      	ldrb	r3, [r7, #23]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d001      	beq.n	80084ea <dir_find+0x24>
 80084e6:	7dfb      	ldrb	r3, [r7, #23]
 80084e8:	e03e      	b.n	8008568 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	69db      	ldr	r3, [r3, #28]
 80084ee:	4619      	mov	r1, r3
 80084f0:	6938      	ldr	r0, [r7, #16]
 80084f2:	f7ff faa5 	bl	8007a40 <move_window>
 80084f6:	4603      	mov	r3, r0
 80084f8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80084fa:	7dfb      	ldrb	r3, [r7, #23]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d12f      	bne.n	8008560 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6a1b      	ldr	r3, [r3, #32]
 8008504:	781b      	ldrb	r3, [r3, #0]
 8008506:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008508:	7bfb      	ldrb	r3, [r7, #15]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d102      	bne.n	8008514 <dir_find+0x4e>
 800850e:	2304      	movs	r3, #4
 8008510:	75fb      	strb	r3, [r7, #23]
 8008512:	e028      	b.n	8008566 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6a1b      	ldr	r3, [r3, #32]
 8008518:	330b      	adds	r3, #11
 800851a:	781b      	ldrb	r3, [r3, #0]
 800851c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008520:	b2da      	uxtb	r2, r3
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6a1b      	ldr	r3, [r3, #32]
 800852a:	330b      	adds	r3, #11
 800852c:	781b      	ldrb	r3, [r3, #0]
 800852e:	f003 0308 	and.w	r3, r3, #8
 8008532:	2b00      	cmp	r3, #0
 8008534:	d10a      	bne.n	800854c <dir_find+0x86>
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6a18      	ldr	r0, [r3, #32]
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	3324      	adds	r3, #36	@ 0x24
 800853e:	220b      	movs	r2, #11
 8008540:	4619      	mov	r1, r3
 8008542:	f7ff f88b 	bl	800765c <mem_cmp>
 8008546:	4603      	mov	r3, r0
 8008548:	2b00      	cmp	r3, #0
 800854a:	d00b      	beq.n	8008564 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800854c:	2100      	movs	r1, #0
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f7ff fe6e 	bl	8008230 <dir_next>
 8008554:	4603      	mov	r3, r0
 8008556:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008558:	7dfb      	ldrb	r3, [r7, #23]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d0c5      	beq.n	80084ea <dir_find+0x24>
 800855e:	e002      	b.n	8008566 <dir_find+0xa0>
		if (res != FR_OK) break;
 8008560:	bf00      	nop
 8008562:	e000      	b.n	8008566 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008564:	bf00      	nop

	return res;
 8008566:	7dfb      	ldrb	r3, [r7, #23]
}
 8008568:	4618      	mov	r0, r3
 800856a:	3718      	adds	r7, #24
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}

08008570 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b084      	sub	sp, #16
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800857e:	2101      	movs	r1, #1
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	f7ff ff1a 	bl	80083ba <dir_alloc>
 8008586:	4603      	mov	r3, r0
 8008588:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800858a:	7bfb      	ldrb	r3, [r7, #15]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d11c      	bne.n	80085ca <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	69db      	ldr	r3, [r3, #28]
 8008594:	4619      	mov	r1, r3
 8008596:	68b8      	ldr	r0, [r7, #8]
 8008598:	f7ff fa52 	bl	8007a40 <move_window>
 800859c:	4603      	mov	r3, r0
 800859e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80085a0:	7bfb      	ldrb	r3, [r7, #15]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d111      	bne.n	80085ca <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6a1b      	ldr	r3, [r3, #32]
 80085aa:	2220      	movs	r2, #32
 80085ac:	2100      	movs	r1, #0
 80085ae:	4618      	mov	r0, r3
 80085b0:	f7ff f839 	bl	8007626 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	6a18      	ldr	r0, [r3, #32]
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	3324      	adds	r3, #36	@ 0x24
 80085bc:	220b      	movs	r2, #11
 80085be:	4619      	mov	r1, r3
 80085c0:	f7ff f810 	bl	80075e4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	2201      	movs	r2, #1
 80085c8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80085ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80085cc:	4618      	mov	r0, r3
 80085ce:	3710      	adds	r7, #16
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bd80      	pop	{r7, pc}

080085d4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b088      	sub	sp, #32
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
 80085dc:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	60fb      	str	r3, [r7, #12]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	3324      	adds	r3, #36	@ 0x24
 80085e8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80085ea:	220b      	movs	r2, #11
 80085ec:	2120      	movs	r1, #32
 80085ee:	68b8      	ldr	r0, [r7, #8]
 80085f0:	f7ff f819 	bl	8007626 <mem_set>
	si = i = 0; ni = 8;
 80085f4:	2300      	movs	r3, #0
 80085f6:	613b      	str	r3, [r7, #16]
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	61fb      	str	r3, [r7, #28]
 80085fc:	2308      	movs	r3, #8
 80085fe:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008600:	69fb      	ldr	r3, [r7, #28]
 8008602:	1c5a      	adds	r2, r3, #1
 8008604:	61fa      	str	r2, [r7, #28]
 8008606:	68fa      	ldr	r2, [r7, #12]
 8008608:	4413      	add	r3, r2
 800860a:	781b      	ldrb	r3, [r3, #0]
 800860c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800860e:	7efb      	ldrb	r3, [r7, #27]
 8008610:	2b20      	cmp	r3, #32
 8008612:	d94e      	bls.n	80086b2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008614:	7efb      	ldrb	r3, [r7, #27]
 8008616:	2b2f      	cmp	r3, #47	@ 0x2f
 8008618:	d006      	beq.n	8008628 <create_name+0x54>
 800861a:	7efb      	ldrb	r3, [r7, #27]
 800861c:	2b5c      	cmp	r3, #92	@ 0x5c
 800861e:	d110      	bne.n	8008642 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008620:	e002      	b.n	8008628 <create_name+0x54>
 8008622:	69fb      	ldr	r3, [r7, #28]
 8008624:	3301      	adds	r3, #1
 8008626:	61fb      	str	r3, [r7, #28]
 8008628:	68fa      	ldr	r2, [r7, #12]
 800862a:	69fb      	ldr	r3, [r7, #28]
 800862c:	4413      	add	r3, r2
 800862e:	781b      	ldrb	r3, [r3, #0]
 8008630:	2b2f      	cmp	r3, #47	@ 0x2f
 8008632:	d0f6      	beq.n	8008622 <create_name+0x4e>
 8008634:	68fa      	ldr	r2, [r7, #12]
 8008636:	69fb      	ldr	r3, [r7, #28]
 8008638:	4413      	add	r3, r2
 800863a:	781b      	ldrb	r3, [r3, #0]
 800863c:	2b5c      	cmp	r3, #92	@ 0x5c
 800863e:	d0f0      	beq.n	8008622 <create_name+0x4e>
			break;
 8008640:	e038      	b.n	80086b4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008642:	7efb      	ldrb	r3, [r7, #27]
 8008644:	2b2e      	cmp	r3, #46	@ 0x2e
 8008646:	d003      	beq.n	8008650 <create_name+0x7c>
 8008648:	693a      	ldr	r2, [r7, #16]
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	429a      	cmp	r2, r3
 800864e:	d30c      	bcc.n	800866a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	2b0b      	cmp	r3, #11
 8008654:	d002      	beq.n	800865c <create_name+0x88>
 8008656:	7efb      	ldrb	r3, [r7, #27]
 8008658:	2b2e      	cmp	r3, #46	@ 0x2e
 800865a:	d001      	beq.n	8008660 <create_name+0x8c>
 800865c:	2306      	movs	r3, #6
 800865e:	e044      	b.n	80086ea <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8008660:	2308      	movs	r3, #8
 8008662:	613b      	str	r3, [r7, #16]
 8008664:	230b      	movs	r3, #11
 8008666:	617b      	str	r3, [r7, #20]
			continue;
 8008668:	e022      	b.n	80086b0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800866a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800866e:	2b00      	cmp	r3, #0
 8008670:	da04      	bge.n	800867c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008672:	7efb      	ldrb	r3, [r7, #27]
 8008674:	3b80      	subs	r3, #128	@ 0x80
 8008676:	4a1f      	ldr	r2, [pc, #124]	@ (80086f4 <create_name+0x120>)
 8008678:	5cd3      	ldrb	r3, [r2, r3]
 800867a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800867c:	7efb      	ldrb	r3, [r7, #27]
 800867e:	4619      	mov	r1, r3
 8008680:	481d      	ldr	r0, [pc, #116]	@ (80086f8 <create_name+0x124>)
 8008682:	f7ff f812 	bl	80076aa <chk_chr>
 8008686:	4603      	mov	r3, r0
 8008688:	2b00      	cmp	r3, #0
 800868a:	d001      	beq.n	8008690 <create_name+0xbc>
 800868c:	2306      	movs	r3, #6
 800868e:	e02c      	b.n	80086ea <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008690:	7efb      	ldrb	r3, [r7, #27]
 8008692:	2b60      	cmp	r3, #96	@ 0x60
 8008694:	d905      	bls.n	80086a2 <create_name+0xce>
 8008696:	7efb      	ldrb	r3, [r7, #27]
 8008698:	2b7a      	cmp	r3, #122	@ 0x7a
 800869a:	d802      	bhi.n	80086a2 <create_name+0xce>
 800869c:	7efb      	ldrb	r3, [r7, #27]
 800869e:	3b20      	subs	r3, #32
 80086a0:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80086a2:	693b      	ldr	r3, [r7, #16]
 80086a4:	1c5a      	adds	r2, r3, #1
 80086a6:	613a      	str	r2, [r7, #16]
 80086a8:	68ba      	ldr	r2, [r7, #8]
 80086aa:	4413      	add	r3, r2
 80086ac:	7efa      	ldrb	r2, [r7, #27]
 80086ae:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80086b0:	e7a6      	b.n	8008600 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80086b2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80086b4:	68fa      	ldr	r2, [r7, #12]
 80086b6:	69fb      	ldr	r3, [r7, #28]
 80086b8:	441a      	add	r2, r3
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80086be:	693b      	ldr	r3, [r7, #16]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d101      	bne.n	80086c8 <create_name+0xf4>
 80086c4:	2306      	movs	r3, #6
 80086c6:	e010      	b.n	80086ea <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	781b      	ldrb	r3, [r3, #0]
 80086cc:	2be5      	cmp	r3, #229	@ 0xe5
 80086ce:	d102      	bne.n	80086d6 <create_name+0x102>
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	2205      	movs	r2, #5
 80086d4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80086d6:	7efb      	ldrb	r3, [r7, #27]
 80086d8:	2b20      	cmp	r3, #32
 80086da:	d801      	bhi.n	80086e0 <create_name+0x10c>
 80086dc:	2204      	movs	r2, #4
 80086de:	e000      	b.n	80086e2 <create_name+0x10e>
 80086e0:	2200      	movs	r2, #0
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	330b      	adds	r3, #11
 80086e6:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80086e8:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3720      	adds	r7, #32
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}
 80086f2:	bf00      	nop
 80086f4:	0800cbb4 	.word	0x0800cbb4
 80086f8:	0800cb28 	.word	0x0800cb28

080086fc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b086      	sub	sp, #24
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
 8008704:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800870a:	693b      	ldr	r3, [r7, #16]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008710:	e002      	b.n	8008718 <follow_path+0x1c>
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	3301      	adds	r3, #1
 8008716:	603b      	str	r3, [r7, #0]
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	2b2f      	cmp	r3, #47	@ 0x2f
 800871e:	d0f8      	beq.n	8008712 <follow_path+0x16>
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	781b      	ldrb	r3, [r3, #0]
 8008724:	2b5c      	cmp	r3, #92	@ 0x5c
 8008726:	d0f4      	beq.n	8008712 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008728:	693b      	ldr	r3, [r7, #16]
 800872a:	2200      	movs	r2, #0
 800872c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	781b      	ldrb	r3, [r3, #0]
 8008732:	2b1f      	cmp	r3, #31
 8008734:	d80a      	bhi.n	800874c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2280      	movs	r2, #128	@ 0x80
 800873a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800873e:	2100      	movs	r1, #0
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f7ff fcfa 	bl	800813a <dir_sdi>
 8008746:	4603      	mov	r3, r0
 8008748:	75fb      	strb	r3, [r7, #23]
 800874a:	e043      	b.n	80087d4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800874c:	463b      	mov	r3, r7
 800874e:	4619      	mov	r1, r3
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	f7ff ff3f 	bl	80085d4 <create_name>
 8008756:	4603      	mov	r3, r0
 8008758:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800875a:	7dfb      	ldrb	r3, [r7, #23]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d134      	bne.n	80087ca <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	f7ff feb0 	bl	80084c6 <dir_find>
 8008766:	4603      	mov	r3, r0
 8008768:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008770:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008772:	7dfb      	ldrb	r3, [r7, #23]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d00a      	beq.n	800878e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008778:	7dfb      	ldrb	r3, [r7, #23]
 800877a:	2b04      	cmp	r3, #4
 800877c:	d127      	bne.n	80087ce <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800877e:	7afb      	ldrb	r3, [r7, #11]
 8008780:	f003 0304 	and.w	r3, r3, #4
 8008784:	2b00      	cmp	r3, #0
 8008786:	d122      	bne.n	80087ce <follow_path+0xd2>
 8008788:	2305      	movs	r3, #5
 800878a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800878c:	e01f      	b.n	80087ce <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800878e:	7afb      	ldrb	r3, [r7, #11]
 8008790:	f003 0304 	and.w	r3, r3, #4
 8008794:	2b00      	cmp	r3, #0
 8008796:	d11c      	bne.n	80087d2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008798:	693b      	ldr	r3, [r7, #16]
 800879a:	799b      	ldrb	r3, [r3, #6]
 800879c:	f003 0310 	and.w	r3, r3, #16
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d102      	bne.n	80087aa <follow_path+0xae>
				res = FR_NO_PATH; break;
 80087a4:	2305      	movs	r3, #5
 80087a6:	75fb      	strb	r3, [r7, #23]
 80087a8:	e014      	b.n	80087d4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	695b      	ldr	r3, [r3, #20]
 80087b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087b8:	4413      	add	r3, r2
 80087ba:	4619      	mov	r1, r3
 80087bc:	68f8      	ldr	r0, [r7, #12]
 80087be:	f7ff fe43 	bl	8008448 <ld_clust>
 80087c2:	4602      	mov	r2, r0
 80087c4:	693b      	ldr	r3, [r7, #16]
 80087c6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80087c8:	e7c0      	b.n	800874c <follow_path+0x50>
			if (res != FR_OK) break;
 80087ca:	bf00      	nop
 80087cc:	e002      	b.n	80087d4 <follow_path+0xd8>
				break;
 80087ce:	bf00      	nop
 80087d0:	e000      	b.n	80087d4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80087d2:	bf00      	nop
			}
		}
	}

	return res;
 80087d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80087d6:	4618      	mov	r0, r3
 80087d8:	3718      	adds	r7, #24
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}

080087de <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80087de:	b480      	push	{r7}
 80087e0:	b087      	sub	sp, #28
 80087e2:	af00      	add	r7, sp, #0
 80087e4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80087e6:	f04f 33ff 	mov.w	r3, #4294967295
 80087ea:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d031      	beq.n	8008858 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	617b      	str	r3, [r7, #20]
 80087fa:	e002      	b.n	8008802 <get_ldnumber+0x24>
 80087fc:	697b      	ldr	r3, [r7, #20]
 80087fe:	3301      	adds	r3, #1
 8008800:	617b      	str	r3, [r7, #20]
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	781b      	ldrb	r3, [r3, #0]
 8008806:	2b20      	cmp	r3, #32
 8008808:	d903      	bls.n	8008812 <get_ldnumber+0x34>
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	781b      	ldrb	r3, [r3, #0]
 800880e:	2b3a      	cmp	r3, #58	@ 0x3a
 8008810:	d1f4      	bne.n	80087fc <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	2b3a      	cmp	r3, #58	@ 0x3a
 8008818:	d11c      	bne.n	8008854 <get_ldnumber+0x76>
			tp = *path;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	1c5a      	adds	r2, r3, #1
 8008824:	60fa      	str	r2, [r7, #12]
 8008826:	781b      	ldrb	r3, [r3, #0]
 8008828:	3b30      	subs	r3, #48	@ 0x30
 800882a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	2b09      	cmp	r3, #9
 8008830:	d80e      	bhi.n	8008850 <get_ldnumber+0x72>
 8008832:	68fa      	ldr	r2, [r7, #12]
 8008834:	697b      	ldr	r3, [r7, #20]
 8008836:	429a      	cmp	r2, r3
 8008838:	d10a      	bne.n	8008850 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d107      	bne.n	8008850 <get_ldnumber+0x72>
					vol = (int)i;
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008844:	697b      	ldr	r3, [r7, #20]
 8008846:	3301      	adds	r3, #1
 8008848:	617b      	str	r3, [r7, #20]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	697a      	ldr	r2, [r7, #20]
 800884e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008850:	693b      	ldr	r3, [r7, #16]
 8008852:	e002      	b.n	800885a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008854:	2300      	movs	r3, #0
 8008856:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008858:	693b      	ldr	r3, [r7, #16]
}
 800885a:	4618      	mov	r0, r3
 800885c:	371c      	adds	r7, #28
 800885e:	46bd      	mov	sp, r7
 8008860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008864:	4770      	bx	lr
	...

08008868 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b082      	sub	sp, #8
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
 8008870:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2200      	movs	r2, #0
 8008876:	70da      	strb	r2, [r3, #3]
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f04f 32ff 	mov.w	r2, #4294967295
 800887e:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008880:	6839      	ldr	r1, [r7, #0]
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f7ff f8dc 	bl	8007a40 <move_window>
 8008888:	4603      	mov	r3, r0
 800888a:	2b00      	cmp	r3, #0
 800888c:	d001      	beq.n	8008892 <check_fs+0x2a>
 800888e:	2304      	movs	r3, #4
 8008890:	e038      	b.n	8008904 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	3330      	adds	r3, #48	@ 0x30
 8008896:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800889a:	4618      	mov	r0, r3
 800889c:	f7fe fe20 	bl	80074e0 <ld_word>
 80088a0:	4603      	mov	r3, r0
 80088a2:	461a      	mov	r2, r3
 80088a4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d001      	beq.n	80088b0 <check_fs+0x48>
 80088ac:	2303      	movs	r3, #3
 80088ae:	e029      	b.n	8008904 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80088b6:	2be9      	cmp	r3, #233	@ 0xe9
 80088b8:	d009      	beq.n	80088ce <check_fs+0x66>
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80088c0:	2beb      	cmp	r3, #235	@ 0xeb
 80088c2:	d11e      	bne.n	8008902 <check_fs+0x9a>
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80088ca:	2b90      	cmp	r3, #144	@ 0x90
 80088cc:	d119      	bne.n	8008902 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	3330      	adds	r3, #48	@ 0x30
 80088d2:	3336      	adds	r3, #54	@ 0x36
 80088d4:	4618      	mov	r0, r3
 80088d6:	f7fe fe1b 	bl	8007510 <ld_dword>
 80088da:	4603      	mov	r3, r0
 80088dc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80088e0:	4a0a      	ldr	r2, [pc, #40]	@ (800890c <check_fs+0xa4>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d101      	bne.n	80088ea <check_fs+0x82>
 80088e6:	2300      	movs	r3, #0
 80088e8:	e00c      	b.n	8008904 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	3330      	adds	r3, #48	@ 0x30
 80088ee:	3352      	adds	r3, #82	@ 0x52
 80088f0:	4618      	mov	r0, r3
 80088f2:	f7fe fe0d 	bl	8007510 <ld_dword>
 80088f6:	4603      	mov	r3, r0
 80088f8:	4a05      	ldr	r2, [pc, #20]	@ (8008910 <check_fs+0xa8>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d101      	bne.n	8008902 <check_fs+0x9a>
 80088fe:	2300      	movs	r3, #0
 8008900:	e000      	b.n	8008904 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008902:	2302      	movs	r3, #2
}
 8008904:	4618      	mov	r0, r3
 8008906:	3708      	adds	r7, #8
 8008908:	46bd      	mov	sp, r7
 800890a:	bd80      	pop	{r7, pc}
 800890c:	00544146 	.word	0x00544146
 8008910:	33544146 	.word	0x33544146

08008914 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b096      	sub	sp, #88	@ 0x58
 8008918:	af00      	add	r7, sp, #0
 800891a:	60f8      	str	r0, [r7, #12]
 800891c:	60b9      	str	r1, [r7, #8]
 800891e:	4613      	mov	r3, r2
 8008920:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	2200      	movs	r2, #0
 8008926:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008928:	68f8      	ldr	r0, [r7, #12]
 800892a:	f7ff ff58 	bl	80087de <get_ldnumber>
 800892e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008930:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008932:	2b00      	cmp	r3, #0
 8008934:	da01      	bge.n	800893a <find_volume+0x26>
 8008936:	230b      	movs	r3, #11
 8008938:	e22d      	b.n	8008d96 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800893a:	4aa1      	ldr	r2, [pc, #644]	@ (8008bc0 <find_volume+0x2ac>)
 800893c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800893e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008942:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008946:	2b00      	cmp	r3, #0
 8008948:	d101      	bne.n	800894e <find_volume+0x3a>
 800894a:	230c      	movs	r3, #12
 800894c:	e223      	b.n	8008d96 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008952:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008954:	79fb      	ldrb	r3, [r7, #7]
 8008956:	f023 0301 	bic.w	r3, r3, #1
 800895a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800895c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800895e:	781b      	ldrb	r3, [r3, #0]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d01a      	beq.n	800899a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008966:	785b      	ldrb	r3, [r3, #1]
 8008968:	4618      	mov	r0, r3
 800896a:	f7fe fd1b 	bl	80073a4 <disk_status>
 800896e:	4603      	mov	r3, r0
 8008970:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008974:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008978:	f003 0301 	and.w	r3, r3, #1
 800897c:	2b00      	cmp	r3, #0
 800897e:	d10c      	bne.n	800899a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008980:	79fb      	ldrb	r3, [r7, #7]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d007      	beq.n	8008996 <find_volume+0x82>
 8008986:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800898a:	f003 0304 	and.w	r3, r3, #4
 800898e:	2b00      	cmp	r3, #0
 8008990:	d001      	beq.n	8008996 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008992:	230a      	movs	r3, #10
 8008994:	e1ff      	b.n	8008d96 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8008996:	2300      	movs	r3, #0
 8008998:	e1fd      	b.n	8008d96 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800899a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800899c:	2200      	movs	r2, #0
 800899e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80089a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089a2:	b2da      	uxtb	r2, r3
 80089a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089a6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80089a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089aa:	785b      	ldrb	r3, [r3, #1]
 80089ac:	4618      	mov	r0, r3
 80089ae:	f7fe fd13 	bl	80073d8 <disk_initialize>
 80089b2:	4603      	mov	r3, r0
 80089b4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80089b8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80089bc:	f003 0301 	and.w	r3, r3, #1
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d001      	beq.n	80089c8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80089c4:	2303      	movs	r3, #3
 80089c6:	e1e6      	b.n	8008d96 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80089c8:	79fb      	ldrb	r3, [r7, #7]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d007      	beq.n	80089de <find_volume+0xca>
 80089ce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80089d2:	f003 0304 	and.w	r3, r3, #4
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d001      	beq.n	80089de <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80089da:	230a      	movs	r3, #10
 80089dc:	e1db      	b.n	8008d96 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80089de:	2300      	movs	r3, #0
 80089e0:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80089e2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80089e4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80089e6:	f7ff ff3f 	bl	8008868 <check_fs>
 80089ea:	4603      	mov	r3, r0
 80089ec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80089f0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80089f4:	2b02      	cmp	r3, #2
 80089f6:	d149      	bne.n	8008a8c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80089f8:	2300      	movs	r3, #0
 80089fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80089fc:	e01e      	b.n	8008a3c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80089fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a00:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008a04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a06:	011b      	lsls	r3, r3, #4
 8008a08:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8008a0c:	4413      	add	r3, r2
 8008a0e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a12:	3304      	adds	r3, #4
 8008a14:	781b      	ldrb	r3, [r3, #0]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d006      	beq.n	8008a28 <find_volume+0x114>
 8008a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a1c:	3308      	adds	r3, #8
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f7fe fd76 	bl	8007510 <ld_dword>
 8008a24:	4602      	mov	r2, r0
 8008a26:	e000      	b.n	8008a2a <find_volume+0x116>
 8008a28:	2200      	movs	r2, #0
 8008a2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a2c:	009b      	lsls	r3, r3, #2
 8008a2e:	3358      	adds	r3, #88	@ 0x58
 8008a30:	443b      	add	r3, r7
 8008a32:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008a36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a38:	3301      	adds	r3, #1
 8008a3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a3e:	2b03      	cmp	r3, #3
 8008a40:	d9dd      	bls.n	80089fe <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008a42:	2300      	movs	r3, #0
 8008a44:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8008a46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d002      	beq.n	8008a52 <find_volume+0x13e>
 8008a4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a4e:	3b01      	subs	r3, #1
 8008a50:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008a52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a54:	009b      	lsls	r3, r3, #2
 8008a56:	3358      	adds	r3, #88	@ 0x58
 8008a58:	443b      	add	r3, r7
 8008a5a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008a5e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008a60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d005      	beq.n	8008a72 <find_volume+0x15e>
 8008a66:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008a68:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008a6a:	f7ff fefd 	bl	8008868 <check_fs>
 8008a6e:	4603      	mov	r3, r0
 8008a70:	e000      	b.n	8008a74 <find_volume+0x160>
 8008a72:	2303      	movs	r3, #3
 8008a74:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008a78:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	d905      	bls.n	8008a8c <find_volume+0x178>
 8008a80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a82:	3301      	adds	r3, #1
 8008a84:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a88:	2b03      	cmp	r3, #3
 8008a8a:	d9e2      	bls.n	8008a52 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008a8c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008a90:	2b04      	cmp	r3, #4
 8008a92:	d101      	bne.n	8008a98 <find_volume+0x184>
 8008a94:	2301      	movs	r3, #1
 8008a96:	e17e      	b.n	8008d96 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008a98:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008a9c:	2b01      	cmp	r3, #1
 8008a9e:	d901      	bls.n	8008aa4 <find_volume+0x190>
 8008aa0:	230d      	movs	r3, #13
 8008aa2:	e178      	b.n	8008d96 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aa6:	3330      	adds	r3, #48	@ 0x30
 8008aa8:	330b      	adds	r3, #11
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f7fe fd18 	bl	80074e0 <ld_word>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ab6:	d001      	beq.n	8008abc <find_volume+0x1a8>
 8008ab8:	230d      	movs	r3, #13
 8008aba:	e16c      	b.n	8008d96 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008abe:	3330      	adds	r3, #48	@ 0x30
 8008ac0:	3316      	adds	r3, #22
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f7fe fd0c 	bl	80074e0 <ld_word>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008acc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d106      	bne.n	8008ae0 <find_volume+0x1cc>
 8008ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ad4:	3330      	adds	r3, #48	@ 0x30
 8008ad6:	3324      	adds	r3, #36	@ 0x24
 8008ad8:	4618      	mov	r0, r3
 8008ada:	f7fe fd19 	bl	8007510 <ld_dword>
 8008ade:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8008ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ae2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008ae4:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ae8:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8008aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aee:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008af2:	789b      	ldrb	r3, [r3, #2]
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d005      	beq.n	8008b04 <find_volume+0x1f0>
 8008af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008afa:	789b      	ldrb	r3, [r3, #2]
 8008afc:	2b02      	cmp	r3, #2
 8008afe:	d001      	beq.n	8008b04 <find_volume+0x1f0>
 8008b00:	230d      	movs	r3, #13
 8008b02:	e148      	b.n	8008d96 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b06:	789b      	ldrb	r3, [r3, #2]
 8008b08:	461a      	mov	r2, r3
 8008b0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b0c:	fb02 f303 	mul.w	r3, r2, r3
 8008b10:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b18:	461a      	mov	r2, r3
 8008b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b1c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008b1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b20:	895b      	ldrh	r3, [r3, #10]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d008      	beq.n	8008b38 <find_volume+0x224>
 8008b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b28:	895b      	ldrh	r3, [r3, #10]
 8008b2a:	461a      	mov	r2, r3
 8008b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b2e:	895b      	ldrh	r3, [r3, #10]
 8008b30:	3b01      	subs	r3, #1
 8008b32:	4013      	ands	r3, r2
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d001      	beq.n	8008b3c <find_volume+0x228>
 8008b38:	230d      	movs	r3, #13
 8008b3a:	e12c      	b.n	8008d96 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b3e:	3330      	adds	r3, #48	@ 0x30
 8008b40:	3311      	adds	r3, #17
 8008b42:	4618      	mov	r0, r3
 8008b44:	f7fe fccc 	bl	80074e0 <ld_word>
 8008b48:	4603      	mov	r3, r0
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b4e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b52:	891b      	ldrh	r3, [r3, #8]
 8008b54:	f003 030f 	and.w	r3, r3, #15
 8008b58:	b29b      	uxth	r3, r3
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d001      	beq.n	8008b62 <find_volume+0x24e>
 8008b5e:	230d      	movs	r3, #13
 8008b60:	e119      	b.n	8008d96 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b64:	3330      	adds	r3, #48	@ 0x30
 8008b66:	3313      	adds	r3, #19
 8008b68:	4618      	mov	r0, r3
 8008b6a:	f7fe fcb9 	bl	80074e0 <ld_word>
 8008b6e:	4603      	mov	r3, r0
 8008b70:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008b72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d106      	bne.n	8008b86 <find_volume+0x272>
 8008b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b7a:	3330      	adds	r3, #48	@ 0x30
 8008b7c:	3320      	adds	r3, #32
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f7fe fcc6 	bl	8007510 <ld_dword>
 8008b84:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b88:	3330      	adds	r3, #48	@ 0x30
 8008b8a:	330e      	adds	r3, #14
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	f7fe fca7 	bl	80074e0 <ld_word>
 8008b92:	4603      	mov	r3, r0
 8008b94:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008b96:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d101      	bne.n	8008ba0 <find_volume+0x28c>
 8008b9c:	230d      	movs	r3, #13
 8008b9e:	e0fa      	b.n	8008d96 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008ba0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008ba2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ba4:	4413      	add	r3, r2
 8008ba6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008ba8:	8912      	ldrh	r2, [r2, #8]
 8008baa:	0912      	lsrs	r2, r2, #4
 8008bac:	b292      	uxth	r2, r2
 8008bae:	4413      	add	r3, r2
 8008bb0:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008bb2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bb6:	429a      	cmp	r2, r3
 8008bb8:	d204      	bcs.n	8008bc4 <find_volume+0x2b0>
 8008bba:	230d      	movs	r3, #13
 8008bbc:	e0eb      	b.n	8008d96 <find_volume+0x482>
 8008bbe:	bf00      	nop
 8008bc0:	20000570 	.word	0x20000570
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008bc4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bc8:	1ad3      	subs	r3, r2, r3
 8008bca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008bcc:	8952      	ldrh	r2, [r2, #10]
 8008bce:	fbb3 f3f2 	udiv	r3, r3, r2
 8008bd2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d101      	bne.n	8008bde <find_volume+0x2ca>
 8008bda:	230d      	movs	r3, #13
 8008bdc:	e0db      	b.n	8008d96 <find_volume+0x482>
		fmt = FS_FAT32;
 8008bde:	2303      	movs	r3, #3
 8008be0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be6:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d802      	bhi.n	8008bf4 <find_volume+0x2e0>
 8008bee:	2302      	movs	r3, #2
 8008bf0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bf6:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d802      	bhi.n	8008c04 <find_volume+0x2f0>
 8008bfe:	2301      	movs	r3, #1
 8008c00:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c06:	1c9a      	adds	r2, r3, #2
 8008c08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c0a:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8008c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c0e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008c10:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008c12:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008c14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c16:	441a      	add	r2, r3
 8008c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c1a:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8008c1c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c20:	441a      	add	r2, r3
 8008c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c24:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8008c26:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008c2a:	2b03      	cmp	r3, #3
 8008c2c:	d11e      	bne.n	8008c6c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c30:	3330      	adds	r3, #48	@ 0x30
 8008c32:	332a      	adds	r3, #42	@ 0x2a
 8008c34:	4618      	mov	r0, r3
 8008c36:	f7fe fc53 	bl	80074e0 <ld_word>
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d001      	beq.n	8008c44 <find_volume+0x330>
 8008c40:	230d      	movs	r3, #13
 8008c42:	e0a8      	b.n	8008d96 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c46:	891b      	ldrh	r3, [r3, #8]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d001      	beq.n	8008c50 <find_volume+0x33c>
 8008c4c:	230d      	movs	r3, #13
 8008c4e:	e0a2      	b.n	8008d96 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c52:	3330      	adds	r3, #48	@ 0x30
 8008c54:	332c      	adds	r3, #44	@ 0x2c
 8008c56:	4618      	mov	r0, r3
 8008c58:	f7fe fc5a 	bl	8007510 <ld_dword>
 8008c5c:	4602      	mov	r2, r0
 8008c5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c60:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c64:	695b      	ldr	r3, [r3, #20]
 8008c66:	009b      	lsls	r3, r3, #2
 8008c68:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c6a:	e01f      	b.n	8008cac <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c6e:	891b      	ldrh	r3, [r3, #8]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d101      	bne.n	8008c78 <find_volume+0x364>
 8008c74:	230d      	movs	r3, #13
 8008c76:	e08e      	b.n	8008d96 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c7a:	6a1a      	ldr	r2, [r3, #32]
 8008c7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c7e:	441a      	add	r2, r3
 8008c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c82:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008c84:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008c88:	2b02      	cmp	r3, #2
 8008c8a:	d103      	bne.n	8008c94 <find_volume+0x380>
 8008c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c8e:	695b      	ldr	r3, [r3, #20]
 8008c90:	005b      	lsls	r3, r3, #1
 8008c92:	e00a      	b.n	8008caa <find_volume+0x396>
 8008c94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c96:	695a      	ldr	r2, [r3, #20]
 8008c98:	4613      	mov	r3, r2
 8008c9a:	005b      	lsls	r3, r3, #1
 8008c9c:	4413      	add	r3, r2
 8008c9e:	085a      	lsrs	r2, r3, #1
 8008ca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ca2:	695b      	ldr	r3, [r3, #20]
 8008ca4:	f003 0301 	and.w	r3, r3, #1
 8008ca8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008caa:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008cac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cae:	699a      	ldr	r2, [r3, #24]
 8008cb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008cb2:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8008cb6:	0a5b      	lsrs	r3, r3, #9
 8008cb8:	429a      	cmp	r2, r3
 8008cba:	d201      	bcs.n	8008cc0 <find_volume+0x3ac>
 8008cbc:	230d      	movs	r3, #13
 8008cbe:	e06a      	b.n	8008d96 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cc2:	f04f 32ff 	mov.w	r2, #4294967295
 8008cc6:	611a      	str	r2, [r3, #16]
 8008cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cca:	691a      	ldr	r2, [r3, #16]
 8008ccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cce:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8008cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cd2:	2280      	movs	r2, #128	@ 0x80
 8008cd4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008cd6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008cda:	2b03      	cmp	r3, #3
 8008cdc:	d149      	bne.n	8008d72 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ce0:	3330      	adds	r3, #48	@ 0x30
 8008ce2:	3330      	adds	r3, #48	@ 0x30
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	f7fe fbfb 	bl	80074e0 <ld_word>
 8008cea:	4603      	mov	r3, r0
 8008cec:	2b01      	cmp	r3, #1
 8008cee:	d140      	bne.n	8008d72 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008cf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008cf2:	3301      	adds	r3, #1
 8008cf4:	4619      	mov	r1, r3
 8008cf6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008cf8:	f7fe fea2 	bl	8007a40 <move_window>
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d137      	bne.n	8008d72 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8008d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d04:	2200      	movs	r2, #0
 8008d06:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008d08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d0a:	3330      	adds	r3, #48	@ 0x30
 8008d0c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008d10:	4618      	mov	r0, r3
 8008d12:	f7fe fbe5 	bl	80074e0 <ld_word>
 8008d16:	4603      	mov	r3, r0
 8008d18:	461a      	mov	r2, r3
 8008d1a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008d1e:	429a      	cmp	r2, r3
 8008d20:	d127      	bne.n	8008d72 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d24:	3330      	adds	r3, #48	@ 0x30
 8008d26:	4618      	mov	r0, r3
 8008d28:	f7fe fbf2 	bl	8007510 <ld_dword>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	4a1c      	ldr	r2, [pc, #112]	@ (8008da0 <find_volume+0x48c>)
 8008d30:	4293      	cmp	r3, r2
 8008d32:	d11e      	bne.n	8008d72 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d36:	3330      	adds	r3, #48	@ 0x30
 8008d38:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	f7fe fbe7 	bl	8007510 <ld_dword>
 8008d42:	4603      	mov	r3, r0
 8008d44:	4a17      	ldr	r2, [pc, #92]	@ (8008da4 <find_volume+0x490>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d113      	bne.n	8008d72 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d4c:	3330      	adds	r3, #48	@ 0x30
 8008d4e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8008d52:	4618      	mov	r0, r3
 8008d54:	f7fe fbdc 	bl	8007510 <ld_dword>
 8008d58:	4602      	mov	r2, r0
 8008d5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d5c:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d60:	3330      	adds	r3, #48	@ 0x30
 8008d62:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8008d66:	4618      	mov	r0, r3
 8008d68:	f7fe fbd2 	bl	8007510 <ld_dword>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d70:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d74:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8008d78:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008d7a:	4b0b      	ldr	r3, [pc, #44]	@ (8008da8 <find_volume+0x494>)
 8008d7c:	881b      	ldrh	r3, [r3, #0]
 8008d7e:	3301      	adds	r3, #1
 8008d80:	b29a      	uxth	r2, r3
 8008d82:	4b09      	ldr	r3, [pc, #36]	@ (8008da8 <find_volume+0x494>)
 8008d84:	801a      	strh	r2, [r3, #0]
 8008d86:	4b08      	ldr	r3, [pc, #32]	@ (8008da8 <find_volume+0x494>)
 8008d88:	881a      	ldrh	r2, [r3, #0]
 8008d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d8c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008d8e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008d90:	f7fe fdee 	bl	8007970 <clear_lock>
#endif
	return FR_OK;
 8008d94:	2300      	movs	r3, #0
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	3758      	adds	r7, #88	@ 0x58
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}
 8008d9e:	bf00      	nop
 8008da0:	41615252 	.word	0x41615252
 8008da4:	61417272 	.word	0x61417272
 8008da8:	20000574 	.word	0x20000574

08008dac <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b084      	sub	sp, #16
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
 8008db4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008db6:	2309      	movs	r3, #9
 8008db8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d01c      	beq.n	8008dfa <validate+0x4e>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d018      	beq.n	8008dfa <validate+0x4e>
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	781b      	ldrb	r3, [r3, #0]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d013      	beq.n	8008dfa <validate+0x4e>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	889a      	ldrh	r2, [r3, #4]
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	88db      	ldrh	r3, [r3, #6]
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	d10c      	bne.n	8008dfa <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	785b      	ldrb	r3, [r3, #1]
 8008de6:	4618      	mov	r0, r3
 8008de8:	f7fe fadc 	bl	80073a4 <disk_status>
 8008dec:	4603      	mov	r3, r0
 8008dee:	f003 0301 	and.w	r3, r3, #1
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d101      	bne.n	8008dfa <validate+0x4e>
			res = FR_OK;
 8008df6:	2300      	movs	r3, #0
 8008df8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008dfa:	7bfb      	ldrb	r3, [r7, #15]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d102      	bne.n	8008e06 <validate+0x5a>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	e000      	b.n	8008e08 <validate+0x5c>
 8008e06:	2300      	movs	r3, #0
 8008e08:	683a      	ldr	r2, [r7, #0]
 8008e0a:	6013      	str	r3, [r2, #0]
	return res;
 8008e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e0e:	4618      	mov	r0, r3
 8008e10:	3710      	adds	r7, #16
 8008e12:	46bd      	mov	sp, r7
 8008e14:	bd80      	pop	{r7, pc}
	...

08008e18 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b088      	sub	sp, #32
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	60f8      	str	r0, [r7, #12]
 8008e20:	60b9      	str	r1, [r7, #8]
 8008e22:	4613      	mov	r3, r2
 8008e24:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008e2a:	f107 0310 	add.w	r3, r7, #16
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f7ff fcd5 	bl	80087de <get_ldnumber>
 8008e34:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8008e36:	69fb      	ldr	r3, [r7, #28]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	da01      	bge.n	8008e40 <f_mount+0x28>
 8008e3c:	230b      	movs	r3, #11
 8008e3e:	e02b      	b.n	8008e98 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008e40:	4a17      	ldr	r2, [pc, #92]	@ (8008ea0 <f_mount+0x88>)
 8008e42:	69fb      	ldr	r3, [r7, #28]
 8008e44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e48:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008e4a:	69bb      	ldr	r3, [r7, #24]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d005      	beq.n	8008e5c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008e50:	69b8      	ldr	r0, [r7, #24]
 8008e52:	f7fe fd8d 	bl	8007970 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8008e56:	69bb      	ldr	r3, [r7, #24]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d002      	beq.n	8008e68 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	2200      	movs	r2, #0
 8008e66:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008e68:	68fa      	ldr	r2, [r7, #12]
 8008e6a:	490d      	ldr	r1, [pc, #52]	@ (8008ea0 <f_mount+0x88>)
 8008e6c:	69fb      	ldr	r3, [r7, #28]
 8008e6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d002      	beq.n	8008e7e <f_mount+0x66>
 8008e78:	79fb      	ldrb	r3, [r7, #7]
 8008e7a:	2b01      	cmp	r3, #1
 8008e7c:	d001      	beq.n	8008e82 <f_mount+0x6a>
 8008e7e:	2300      	movs	r3, #0
 8008e80:	e00a      	b.n	8008e98 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008e82:	f107 010c 	add.w	r1, r7, #12
 8008e86:	f107 0308 	add.w	r3, r7, #8
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	f7ff fd41 	bl	8008914 <find_volume>
 8008e92:	4603      	mov	r3, r0
 8008e94:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008e96:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3720      	adds	r7, #32
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	bd80      	pop	{r7, pc}
 8008ea0:	20000570 	.word	0x20000570

08008ea4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b098      	sub	sp, #96	@ 0x60
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	60f8      	str	r0, [r7, #12]
 8008eac:	60b9      	str	r1, [r7, #8]
 8008eae:	4613      	mov	r3, r2
 8008eb0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d101      	bne.n	8008ebc <f_open+0x18>
 8008eb8:	2309      	movs	r3, #9
 8008eba:	e1a9      	b.n	8009210 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008ebc:	79fb      	ldrb	r3, [r7, #7]
 8008ebe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ec2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008ec4:	79fa      	ldrb	r2, [r7, #7]
 8008ec6:	f107 0110 	add.w	r1, r7, #16
 8008eca:	f107 0308 	add.w	r3, r7, #8
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f7ff fd20 	bl	8008914 <find_volume>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8008eda:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	f040 818d 	bne.w	80091fe <f_open+0x35a>
		dj.obj.fs = fs;
 8008ee4:	693b      	ldr	r3, [r7, #16]
 8008ee6:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008ee8:	68ba      	ldr	r2, [r7, #8]
 8008eea:	f107 0314 	add.w	r3, r7, #20
 8008eee:	4611      	mov	r1, r2
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	f7ff fc03 	bl	80086fc <follow_path>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008efc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d118      	bne.n	8008f36 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008f04:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008f08:	b25b      	sxtb	r3, r3
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	da03      	bge.n	8008f16 <f_open+0x72>
				res = FR_INVALID_NAME;
 8008f0e:	2306      	movs	r3, #6
 8008f10:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8008f14:	e00f      	b.n	8008f36 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008f16:	79fb      	ldrb	r3, [r7, #7]
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	bf8c      	ite	hi
 8008f1c:	2301      	movhi	r3, #1
 8008f1e:	2300      	movls	r3, #0
 8008f20:	b2db      	uxtb	r3, r3
 8008f22:	461a      	mov	r2, r3
 8008f24:	f107 0314 	add.w	r3, r7, #20
 8008f28:	4611      	mov	r1, r2
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	f7fe fbd8 	bl	80076e0 <chk_lock>
 8008f30:	4603      	mov	r3, r0
 8008f32:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008f36:	79fb      	ldrb	r3, [r7, #7]
 8008f38:	f003 031c 	and.w	r3, r3, #28
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d07f      	beq.n	8009040 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8008f40:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d017      	beq.n	8008f78 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008f48:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008f4c:	2b04      	cmp	r3, #4
 8008f4e:	d10e      	bne.n	8008f6e <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008f50:	f7fe fc22 	bl	8007798 <enq_lock>
 8008f54:	4603      	mov	r3, r0
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d006      	beq.n	8008f68 <f_open+0xc4>
 8008f5a:	f107 0314 	add.w	r3, r7, #20
 8008f5e:	4618      	mov	r0, r3
 8008f60:	f7ff fb06 	bl	8008570 <dir_register>
 8008f64:	4603      	mov	r3, r0
 8008f66:	e000      	b.n	8008f6a <f_open+0xc6>
 8008f68:	2312      	movs	r3, #18
 8008f6a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008f6e:	79fb      	ldrb	r3, [r7, #7]
 8008f70:	f043 0308 	orr.w	r3, r3, #8
 8008f74:	71fb      	strb	r3, [r7, #7]
 8008f76:	e010      	b.n	8008f9a <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008f78:	7ebb      	ldrb	r3, [r7, #26]
 8008f7a:	f003 0311 	and.w	r3, r3, #17
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d003      	beq.n	8008f8a <f_open+0xe6>
					res = FR_DENIED;
 8008f82:	2307      	movs	r3, #7
 8008f84:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8008f88:	e007      	b.n	8008f9a <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008f8a:	79fb      	ldrb	r3, [r7, #7]
 8008f8c:	f003 0304 	and.w	r3, r3, #4
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d002      	beq.n	8008f9a <f_open+0xf6>
 8008f94:	2308      	movs	r3, #8
 8008f96:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008f9a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d168      	bne.n	8009074 <f_open+0x1d0>
 8008fa2:	79fb      	ldrb	r3, [r7, #7]
 8008fa4:	f003 0308 	and.w	r3, r3, #8
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d063      	beq.n	8009074 <f_open+0x1d0>
				dw = GET_FATTIME();
 8008fac:	f7fd fcc2 	bl	8006934 <get_fattime>
 8008fb0:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008fb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fb4:	330e      	adds	r3, #14
 8008fb6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008fb8:	4618      	mov	r0, r3
 8008fba:	f7fe fae7 	bl	800758c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008fbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fc0:	3316      	adds	r3, #22
 8008fc2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	f7fe fae1 	bl	800758c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008fca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fcc:	330b      	adds	r3, #11
 8008fce:	2220      	movs	r2, #32
 8008fd0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008fd2:	693b      	ldr	r3, [r7, #16]
 8008fd4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008fd6:	4611      	mov	r1, r2
 8008fd8:	4618      	mov	r0, r3
 8008fda:	f7ff fa35 	bl	8008448 <ld_clust>
 8008fde:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008fe0:	693b      	ldr	r3, [r7, #16]
 8008fe2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	f7ff fa4d 	bl	8008486 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008fec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fee:	331c      	adds	r3, #28
 8008ff0:	2100      	movs	r1, #0
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	f7fe faca 	bl	800758c <st_dword>
					fs->wflag = 1;
 8008ff8:	693b      	ldr	r3, [r7, #16]
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008ffe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009000:	2b00      	cmp	r3, #0
 8009002:	d037      	beq.n	8009074 <f_open+0x1d0>
						dw = fs->winsect;
 8009004:	693b      	ldr	r3, [r7, #16]
 8009006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009008:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800900a:	f107 0314 	add.w	r3, r7, #20
 800900e:	2200      	movs	r2, #0
 8009010:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8009012:	4618      	mov	r0, r3
 8009014:	f7fe ff60 	bl	8007ed8 <remove_chain>
 8009018:	4603      	mov	r3, r0
 800901a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800901e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009022:	2b00      	cmp	r3, #0
 8009024:	d126      	bne.n	8009074 <f_open+0x1d0>
							res = move_window(fs, dw);
 8009026:	693b      	ldr	r3, [r7, #16]
 8009028:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800902a:	4618      	mov	r0, r3
 800902c:	f7fe fd08 	bl	8007a40 <move_window>
 8009030:	4603      	mov	r3, r0
 8009032:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800903a:	3a01      	subs	r2, #1
 800903c:	60da      	str	r2, [r3, #12]
 800903e:	e019      	b.n	8009074 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009040:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009044:	2b00      	cmp	r3, #0
 8009046:	d115      	bne.n	8009074 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009048:	7ebb      	ldrb	r3, [r7, #26]
 800904a:	f003 0310 	and.w	r3, r3, #16
 800904e:	2b00      	cmp	r3, #0
 8009050:	d003      	beq.n	800905a <f_open+0x1b6>
					res = FR_NO_FILE;
 8009052:	2304      	movs	r3, #4
 8009054:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009058:	e00c      	b.n	8009074 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800905a:	79fb      	ldrb	r3, [r7, #7]
 800905c:	f003 0302 	and.w	r3, r3, #2
 8009060:	2b00      	cmp	r3, #0
 8009062:	d007      	beq.n	8009074 <f_open+0x1d0>
 8009064:	7ebb      	ldrb	r3, [r7, #26]
 8009066:	f003 0301 	and.w	r3, r3, #1
 800906a:	2b00      	cmp	r3, #0
 800906c:	d002      	beq.n	8009074 <f_open+0x1d0>
						res = FR_DENIED;
 800906e:	2307      	movs	r3, #7
 8009070:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8009074:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009078:	2b00      	cmp	r3, #0
 800907a:	d126      	bne.n	80090ca <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800907c:	79fb      	ldrb	r3, [r7, #7]
 800907e:	f003 0308 	and.w	r3, r3, #8
 8009082:	2b00      	cmp	r3, #0
 8009084:	d003      	beq.n	800908e <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8009086:	79fb      	ldrb	r3, [r7, #7]
 8009088:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800908c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8009096:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800909c:	79fb      	ldrb	r3, [r7, #7]
 800909e:	2b01      	cmp	r3, #1
 80090a0:	bf8c      	ite	hi
 80090a2:	2301      	movhi	r3, #1
 80090a4:	2300      	movls	r3, #0
 80090a6:	b2db      	uxtb	r3, r3
 80090a8:	461a      	mov	r2, r3
 80090aa:	f107 0314 	add.w	r3, r7, #20
 80090ae:	4611      	mov	r1, r2
 80090b0:	4618      	mov	r0, r3
 80090b2:	f7fe fb93 	bl	80077dc <inc_lock>
 80090b6:	4602      	mov	r2, r0
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	691b      	ldr	r3, [r3, #16]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d102      	bne.n	80090ca <f_open+0x226>
 80090c4:	2302      	movs	r3, #2
 80090c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80090ca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	f040 8095 	bne.w	80091fe <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80090d8:	4611      	mov	r1, r2
 80090da:	4618      	mov	r0, r3
 80090dc:	f7ff f9b4 	bl	8008448 <ld_clust>
 80090e0:	4602      	mov	r2, r0
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80090e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090e8:	331c      	adds	r3, #28
 80090ea:	4618      	mov	r0, r3
 80090ec:	f7fe fa10 	bl	8007510 <ld_dword>
 80090f0:	4602      	mov	r2, r0
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	2200      	movs	r2, #0
 80090fa:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80090fc:	693a      	ldr	r2, [r7, #16]
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009102:	693b      	ldr	r3, [r7, #16]
 8009104:	88da      	ldrh	r2, [r3, #6]
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	79fa      	ldrb	r2, [r7, #7]
 800910e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	2200      	movs	r2, #0
 8009114:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	2200      	movs	r2, #0
 800911a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	2200      	movs	r2, #0
 8009120:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	3330      	adds	r3, #48	@ 0x30
 8009126:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800912a:	2100      	movs	r1, #0
 800912c:	4618      	mov	r0, r3
 800912e:	f7fe fa7a 	bl	8007626 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009132:	79fb      	ldrb	r3, [r7, #7]
 8009134:	f003 0320 	and.w	r3, r3, #32
 8009138:	2b00      	cmp	r3, #0
 800913a:	d060      	beq.n	80091fe <f_open+0x35a>
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	68db      	ldr	r3, [r3, #12]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d05c      	beq.n	80091fe <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	68da      	ldr	r2, [r3, #12]
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800914c:	693b      	ldr	r3, [r7, #16]
 800914e:	895b      	ldrh	r3, [r3, #10]
 8009150:	025b      	lsls	r3, r3, #9
 8009152:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	689b      	ldr	r3, [r3, #8]
 8009158:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	68db      	ldr	r3, [r3, #12]
 800915e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009160:	e016      	b.n	8009190 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009166:	4618      	mov	r0, r3
 8009168:	f7fe fd25 	bl	8007bb6 <get_fat>
 800916c:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800916e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009170:	2b01      	cmp	r3, #1
 8009172:	d802      	bhi.n	800917a <f_open+0x2d6>
 8009174:	2302      	movs	r3, #2
 8009176:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800917a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800917c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009180:	d102      	bne.n	8009188 <f_open+0x2e4>
 8009182:	2301      	movs	r3, #1
 8009184:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009188:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800918a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800918c:	1ad3      	subs	r3, r2, r3
 800918e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009190:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009194:	2b00      	cmp	r3, #0
 8009196:	d103      	bne.n	80091a0 <f_open+0x2fc>
 8009198:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800919a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800919c:	429a      	cmp	r2, r3
 800919e:	d8e0      	bhi.n	8009162 <f_open+0x2be>
				}
				fp->clust = clst;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80091a4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80091a6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d127      	bne.n	80091fe <f_open+0x35a>
 80091ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d022      	beq.n	80091fe <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80091bc:	4618      	mov	r0, r3
 80091be:	f7fe fcdb 	bl	8007b78 <clust2sect>
 80091c2:	6478      	str	r0, [r7, #68]	@ 0x44
 80091c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d103      	bne.n	80091d2 <f_open+0x32e>
						res = FR_INT_ERR;
 80091ca:	2302      	movs	r3, #2
 80091cc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80091d0:	e015      	b.n	80091fe <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80091d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091d4:	0a5a      	lsrs	r2, r3, #9
 80091d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091d8:	441a      	add	r2, r3
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	7858      	ldrb	r0, [r3, #1]
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	6a1a      	ldr	r2, [r3, #32]
 80091ec:	2301      	movs	r3, #1
 80091ee:	f7fe f919 	bl	8007424 <disk_read>
 80091f2:	4603      	mov	r3, r0
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d002      	beq.n	80091fe <f_open+0x35a>
 80091f8:	2301      	movs	r3, #1
 80091fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80091fe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009202:	2b00      	cmp	r3, #0
 8009204:	d002      	beq.n	800920c <f_open+0x368>
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	2200      	movs	r2, #0
 800920a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800920c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8009210:	4618      	mov	r0, r3
 8009212:	3760      	adds	r7, #96	@ 0x60
 8009214:	46bd      	mov	sp, r7
 8009216:	bd80      	pop	{r7, pc}

08009218 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b08e      	sub	sp, #56	@ 0x38
 800921c:	af00      	add	r7, sp, #0
 800921e:	60f8      	str	r0, [r7, #12]
 8009220:	60b9      	str	r1, [r7, #8]
 8009222:	607a      	str	r2, [r7, #4]
 8009224:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	2200      	movs	r2, #0
 800922e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	f107 0214 	add.w	r2, r7, #20
 8009236:	4611      	mov	r1, r2
 8009238:	4618      	mov	r0, r3
 800923a:	f7ff fdb7 	bl	8008dac <validate>
 800923e:	4603      	mov	r3, r0
 8009240:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009244:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009248:	2b00      	cmp	r3, #0
 800924a:	d107      	bne.n	800925c <f_read+0x44>
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	7d5b      	ldrb	r3, [r3, #21]
 8009250:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8009254:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009258:	2b00      	cmp	r3, #0
 800925a:	d002      	beq.n	8009262 <f_read+0x4a>
 800925c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009260:	e115      	b.n	800948e <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	7d1b      	ldrb	r3, [r3, #20]
 8009266:	f003 0301 	and.w	r3, r3, #1
 800926a:	2b00      	cmp	r3, #0
 800926c:	d101      	bne.n	8009272 <f_read+0x5a>
 800926e:	2307      	movs	r3, #7
 8009270:	e10d      	b.n	800948e <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	68da      	ldr	r2, [r3, #12]
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	699b      	ldr	r3, [r3, #24]
 800927a:	1ad3      	subs	r3, r2, r3
 800927c:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	6a3b      	ldr	r3, [r7, #32]
 8009282:	429a      	cmp	r2, r3
 8009284:	f240 80fe 	bls.w	8009484 <f_read+0x26c>
 8009288:	6a3b      	ldr	r3, [r7, #32]
 800928a:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800928c:	e0fa      	b.n	8009484 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	699b      	ldr	r3, [r3, #24]
 8009292:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009296:	2b00      	cmp	r3, #0
 8009298:	f040 80c6 	bne.w	8009428 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	699b      	ldr	r3, [r3, #24]
 80092a0:	0a5b      	lsrs	r3, r3, #9
 80092a2:	697a      	ldr	r2, [r7, #20]
 80092a4:	8952      	ldrh	r2, [r2, #10]
 80092a6:	3a01      	subs	r2, #1
 80092a8:	4013      	ands	r3, r2
 80092aa:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80092ac:	69fb      	ldr	r3, [r7, #28]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d12f      	bne.n	8009312 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	699b      	ldr	r3, [r3, #24]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d103      	bne.n	80092c2 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	689b      	ldr	r3, [r3, #8]
 80092be:	633b      	str	r3, [r7, #48]	@ 0x30
 80092c0:	e013      	b.n	80092ea <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d007      	beq.n	80092da <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	699b      	ldr	r3, [r3, #24]
 80092ce:	4619      	mov	r1, r3
 80092d0:	68f8      	ldr	r0, [r7, #12]
 80092d2:	f7fe fefe 	bl	80080d2 <clmt_clust>
 80092d6:	6338      	str	r0, [r7, #48]	@ 0x30
 80092d8:	e007      	b.n	80092ea <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80092da:	68fa      	ldr	r2, [r7, #12]
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	69db      	ldr	r3, [r3, #28]
 80092e0:	4619      	mov	r1, r3
 80092e2:	4610      	mov	r0, r2
 80092e4:	f7fe fc67 	bl	8007bb6 <get_fat>
 80092e8:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80092ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ec:	2b01      	cmp	r3, #1
 80092ee:	d804      	bhi.n	80092fa <f_read+0xe2>
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	2202      	movs	r2, #2
 80092f4:	755a      	strb	r2, [r3, #21]
 80092f6:	2302      	movs	r3, #2
 80092f8:	e0c9      	b.n	800948e <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80092fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009300:	d104      	bne.n	800930c <f_read+0xf4>
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	2201      	movs	r2, #1
 8009306:	755a      	strb	r2, [r3, #21]
 8009308:	2301      	movs	r3, #1
 800930a:	e0c0      	b.n	800948e <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009310:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009312:	697a      	ldr	r2, [r7, #20]
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	69db      	ldr	r3, [r3, #28]
 8009318:	4619      	mov	r1, r3
 800931a:	4610      	mov	r0, r2
 800931c:	f7fe fc2c 	bl	8007b78 <clust2sect>
 8009320:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009322:	69bb      	ldr	r3, [r7, #24]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d104      	bne.n	8009332 <f_read+0x11a>
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	2202      	movs	r2, #2
 800932c:	755a      	strb	r2, [r3, #21]
 800932e:	2302      	movs	r3, #2
 8009330:	e0ad      	b.n	800948e <f_read+0x276>
			sect += csect;
 8009332:	69ba      	ldr	r2, [r7, #24]
 8009334:	69fb      	ldr	r3, [r7, #28]
 8009336:	4413      	add	r3, r2
 8009338:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	0a5b      	lsrs	r3, r3, #9
 800933e:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8009340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009342:	2b00      	cmp	r3, #0
 8009344:	d039      	beq.n	80093ba <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009346:	69fa      	ldr	r2, [r7, #28]
 8009348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800934a:	4413      	add	r3, r2
 800934c:	697a      	ldr	r2, [r7, #20]
 800934e:	8952      	ldrh	r2, [r2, #10]
 8009350:	4293      	cmp	r3, r2
 8009352:	d905      	bls.n	8009360 <f_read+0x148>
					cc = fs->csize - csect;
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	895b      	ldrh	r3, [r3, #10]
 8009358:	461a      	mov	r2, r3
 800935a:	69fb      	ldr	r3, [r7, #28]
 800935c:	1ad3      	subs	r3, r2, r3
 800935e:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	7858      	ldrb	r0, [r3, #1]
 8009364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009366:	69ba      	ldr	r2, [r7, #24]
 8009368:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800936a:	f7fe f85b 	bl	8007424 <disk_read>
 800936e:	4603      	mov	r3, r0
 8009370:	2b00      	cmp	r3, #0
 8009372:	d004      	beq.n	800937e <f_read+0x166>
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	2201      	movs	r2, #1
 8009378:	755a      	strb	r2, [r3, #21]
 800937a:	2301      	movs	r3, #1
 800937c:	e087      	b.n	800948e <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	7d1b      	ldrb	r3, [r3, #20]
 8009382:	b25b      	sxtb	r3, r3
 8009384:	2b00      	cmp	r3, #0
 8009386:	da14      	bge.n	80093b2 <f_read+0x19a>
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	6a1a      	ldr	r2, [r3, #32]
 800938c:	69bb      	ldr	r3, [r7, #24]
 800938e:	1ad3      	subs	r3, r2, r3
 8009390:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009392:	429a      	cmp	r2, r3
 8009394:	d90d      	bls.n	80093b2 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	6a1a      	ldr	r2, [r3, #32]
 800939a:	69bb      	ldr	r3, [r7, #24]
 800939c:	1ad3      	subs	r3, r2, r3
 800939e:	025b      	lsls	r3, r3, #9
 80093a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093a2:	18d0      	adds	r0, r2, r3
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	3330      	adds	r3, #48	@ 0x30
 80093a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80093ac:	4619      	mov	r1, r3
 80093ae:	f7fe f919 	bl	80075e4 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80093b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093b4:	025b      	lsls	r3, r3, #9
 80093b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 80093b8:	e050      	b.n	800945c <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	6a1b      	ldr	r3, [r3, #32]
 80093be:	69ba      	ldr	r2, [r7, #24]
 80093c0:	429a      	cmp	r2, r3
 80093c2:	d02e      	beq.n	8009422 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	7d1b      	ldrb	r3, [r3, #20]
 80093c8:	b25b      	sxtb	r3, r3
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	da18      	bge.n	8009400 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80093ce:	697b      	ldr	r3, [r7, #20]
 80093d0:	7858      	ldrb	r0, [r3, #1]
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	6a1a      	ldr	r2, [r3, #32]
 80093dc:	2301      	movs	r3, #1
 80093de:	f7fe f841 	bl	8007464 <disk_write>
 80093e2:	4603      	mov	r3, r0
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d004      	beq.n	80093f2 <f_read+0x1da>
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	2201      	movs	r2, #1
 80093ec:	755a      	strb	r2, [r3, #21]
 80093ee:	2301      	movs	r3, #1
 80093f0:	e04d      	b.n	800948e <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	7d1b      	ldrb	r3, [r3, #20]
 80093f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80093fa:	b2da      	uxtb	r2, r3
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009400:	697b      	ldr	r3, [r7, #20]
 8009402:	7858      	ldrb	r0, [r3, #1]
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800940a:	2301      	movs	r3, #1
 800940c:	69ba      	ldr	r2, [r7, #24]
 800940e:	f7fe f809 	bl	8007424 <disk_read>
 8009412:	4603      	mov	r3, r0
 8009414:	2b00      	cmp	r3, #0
 8009416:	d004      	beq.n	8009422 <f_read+0x20a>
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	2201      	movs	r2, #1
 800941c:	755a      	strb	r2, [r3, #21]
 800941e:	2301      	movs	r3, #1
 8009420:	e035      	b.n	800948e <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	69ba      	ldr	r2, [r7, #24]
 8009426:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	699b      	ldr	r3, [r3, #24]
 800942c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009430:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8009434:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8009436:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	429a      	cmp	r2, r3
 800943c:	d901      	bls.n	8009442 <f_read+0x22a>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	699b      	ldr	r3, [r3, #24]
 800944c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009450:	4413      	add	r3, r2
 8009452:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009454:	4619      	mov	r1, r3
 8009456:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009458:	f7fe f8c4 	bl	80075e4 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800945c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800945e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009460:	4413      	add	r3, r2
 8009462:	627b      	str	r3, [r7, #36]	@ 0x24
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	699a      	ldr	r2, [r3, #24]
 8009468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800946a:	441a      	add	r2, r3
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	619a      	str	r2, [r3, #24]
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	681a      	ldr	r2, [r3, #0]
 8009474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009476:	441a      	add	r2, r3
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	601a      	str	r2, [r3, #0]
 800947c:	687a      	ldr	r2, [r7, #4]
 800947e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009480:	1ad3      	subs	r3, r2, r3
 8009482:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2b00      	cmp	r3, #0
 8009488:	f47f af01 	bne.w	800928e <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800948c:	2300      	movs	r3, #0
}
 800948e:	4618      	mov	r0, r3
 8009490:	3738      	adds	r7, #56	@ 0x38
 8009492:	46bd      	mov	sp, r7
 8009494:	bd80      	pop	{r7, pc}

08009496 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009496:	b580      	push	{r7, lr}
 8009498:	b086      	sub	sp, #24
 800949a:	af00      	add	r7, sp, #0
 800949c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	f107 0208 	add.w	r2, r7, #8
 80094a4:	4611      	mov	r1, r2
 80094a6:	4618      	mov	r0, r3
 80094a8:	f7ff fc80 	bl	8008dac <validate>
 80094ac:	4603      	mov	r3, r0
 80094ae:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80094b0:	7dfb      	ldrb	r3, [r7, #23]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d168      	bne.n	8009588 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	7d1b      	ldrb	r3, [r3, #20]
 80094ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d062      	beq.n	8009588 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	7d1b      	ldrb	r3, [r3, #20]
 80094c6:	b25b      	sxtb	r3, r3
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	da15      	bge.n	80094f8 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	7858      	ldrb	r0, [r3, #1]
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6a1a      	ldr	r2, [r3, #32]
 80094da:	2301      	movs	r3, #1
 80094dc:	f7fd ffc2 	bl	8007464 <disk_write>
 80094e0:	4603      	mov	r3, r0
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d001      	beq.n	80094ea <f_sync+0x54>
 80094e6:	2301      	movs	r3, #1
 80094e8:	e04f      	b.n	800958a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	7d1b      	ldrb	r3, [r3, #20]
 80094ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80094f2:	b2da      	uxtb	r2, r3
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80094f8:	f7fd fa1c 	bl	8006934 <get_fattime>
 80094fc:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80094fe:	68ba      	ldr	r2, [r7, #8]
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009504:	4619      	mov	r1, r3
 8009506:	4610      	mov	r0, r2
 8009508:	f7fe fa9a 	bl	8007a40 <move_window>
 800950c:	4603      	mov	r3, r0
 800950e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009510:	7dfb      	ldrb	r3, [r7, #23]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d138      	bne.n	8009588 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800951a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	330b      	adds	r3, #11
 8009520:	781a      	ldrb	r2, [r3, #0]
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	330b      	adds	r3, #11
 8009526:	f042 0220 	orr.w	r2, r2, #32
 800952a:	b2d2      	uxtb	r2, r2
 800952c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6818      	ldr	r0, [r3, #0]
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	689b      	ldr	r3, [r3, #8]
 8009536:	461a      	mov	r2, r3
 8009538:	68f9      	ldr	r1, [r7, #12]
 800953a:	f7fe ffa4 	bl	8008486 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	f103 021c 	add.w	r2, r3, #28
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	68db      	ldr	r3, [r3, #12]
 8009548:	4619      	mov	r1, r3
 800954a:	4610      	mov	r0, r2
 800954c:	f7fe f81e 	bl	800758c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	3316      	adds	r3, #22
 8009554:	6939      	ldr	r1, [r7, #16]
 8009556:	4618      	mov	r0, r3
 8009558:	f7fe f818 	bl	800758c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	3312      	adds	r3, #18
 8009560:	2100      	movs	r1, #0
 8009562:	4618      	mov	r0, r3
 8009564:	f7fd fff7 	bl	8007556 <st_word>
					fs->wflag = 1;
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	2201      	movs	r2, #1
 800956c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	4618      	mov	r0, r3
 8009572:	f7fe fa93 	bl	8007a9c <sync_fs>
 8009576:	4603      	mov	r3, r0
 8009578:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	7d1b      	ldrb	r3, [r3, #20]
 800957e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009582:	b2da      	uxtb	r2, r3
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009588:	7dfb      	ldrb	r3, [r7, #23]
}
 800958a:	4618      	mov	r0, r3
 800958c:	3718      	adds	r7, #24
 800958e:	46bd      	mov	sp, r7
 8009590:	bd80      	pop	{r7, pc}

08009592 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009592:	b580      	push	{r7, lr}
 8009594:	b084      	sub	sp, #16
 8009596:	af00      	add	r7, sp, #0
 8009598:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f7ff ff7b 	bl	8009496 <f_sync>
 80095a0:	4603      	mov	r3, r0
 80095a2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80095a4:	7bfb      	ldrb	r3, [r7, #15]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d118      	bne.n	80095dc <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	f107 0208 	add.w	r2, r7, #8
 80095b0:	4611      	mov	r1, r2
 80095b2:	4618      	mov	r0, r3
 80095b4:	f7ff fbfa 	bl	8008dac <validate>
 80095b8:	4603      	mov	r3, r0
 80095ba:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80095bc:	7bfb      	ldrb	r3, [r7, #15]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d10c      	bne.n	80095dc <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	691b      	ldr	r3, [r3, #16]
 80095c6:	4618      	mov	r0, r3
 80095c8:	f7fe f996 	bl	80078f8 <dec_lock>
 80095cc:	4603      	mov	r3, r0
 80095ce:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80095d0:	7bfb      	ldrb	r3, [r7, #15]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d102      	bne.n	80095dc <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2200      	movs	r2, #0
 80095da:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80095dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80095de:	4618      	mov	r0, r3
 80095e0:	3710      	adds	r7, #16
 80095e2:	46bd      	mov	sp, r7
 80095e4:	bd80      	pop	{r7, pc}

080095e6 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 80095e6:	b580      	push	{r7, lr}
 80095e8:	b088      	sub	sp, #32
 80095ea:	af00      	add	r7, sp, #0
 80095ec:	60f8      	str	r0, [r7, #12]
 80095ee:	60b9      	str	r1, [r7, #8]
 80095f0:	607a      	str	r2, [r7, #4]
	int n = 0;
 80095f2:	2300      	movs	r3, #0
 80095f4:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80095fa:	e01c      	b.n	8009636 <f_gets+0x50>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 80095fc:	f107 0310 	add.w	r3, r7, #16
 8009600:	f107 0114 	add.w	r1, r7, #20
 8009604:	2201      	movs	r2, #1
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	f7ff fe06 	bl	8009218 <f_read>
		if (rc != 1) break;
 800960c:	693b      	ldr	r3, [r7, #16]
 800960e:	2b01      	cmp	r3, #1
 8009610:	d117      	bne.n	8009642 <f_gets+0x5c>
		c = s[0];
 8009612:	7d3b      	ldrb	r3, [r7, #20]
 8009614:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8009616:	7dfb      	ldrb	r3, [r7, #23]
 8009618:	2b0d      	cmp	r3, #13
 800961a:	d00b      	beq.n	8009634 <f_gets+0x4e>
		*p++ = c;
 800961c:	69bb      	ldr	r3, [r7, #24]
 800961e:	1c5a      	adds	r2, r3, #1
 8009620:	61ba      	str	r2, [r7, #24]
 8009622:	7dfa      	ldrb	r2, [r7, #23]
 8009624:	701a      	strb	r2, [r3, #0]
		n++;
 8009626:	69fb      	ldr	r3, [r7, #28]
 8009628:	3301      	adds	r3, #1
 800962a:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 800962c:	7dfb      	ldrb	r3, [r7, #23]
 800962e:	2b0a      	cmp	r3, #10
 8009630:	d009      	beq.n	8009646 <f_gets+0x60>
 8009632:	e000      	b.n	8009636 <f_gets+0x50>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8009634:	bf00      	nop
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	3b01      	subs	r3, #1
 800963a:	69fa      	ldr	r2, [r7, #28]
 800963c:	429a      	cmp	r2, r3
 800963e:	dbdd      	blt.n	80095fc <f_gets+0x16>
 8009640:	e002      	b.n	8009648 <f_gets+0x62>
		if (rc != 1) break;
 8009642:	bf00      	nop
 8009644:	e000      	b.n	8009648 <f_gets+0x62>
		if (c == '\n') break;		/* Break on EOL */
 8009646:	bf00      	nop
	}
	*p = 0;
 8009648:	69bb      	ldr	r3, [r7, #24]
 800964a:	2200      	movs	r2, #0
 800964c:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 800964e:	69fb      	ldr	r3, [r7, #28]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d001      	beq.n	8009658 <f_gets+0x72>
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	e000      	b.n	800965a <f_gets+0x74>
 8009658:	2300      	movs	r3, #0
}
 800965a:	4618      	mov	r0, r3
 800965c:	3720      	adds	r7, #32
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}
	...

08009664 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009664:	b480      	push	{r7}
 8009666:	b087      	sub	sp, #28
 8009668:	af00      	add	r7, sp, #0
 800966a:	60f8      	str	r0, [r7, #12]
 800966c:	60b9      	str	r1, [r7, #8]
 800966e:	4613      	mov	r3, r2
 8009670:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009672:	2301      	movs	r3, #1
 8009674:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009676:	2300      	movs	r3, #0
 8009678:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800967a:	4b1f      	ldr	r3, [pc, #124]	@ (80096f8 <FATFS_LinkDriverEx+0x94>)
 800967c:	7a5b      	ldrb	r3, [r3, #9]
 800967e:	b2db      	uxtb	r3, r3
 8009680:	2b00      	cmp	r3, #0
 8009682:	d131      	bne.n	80096e8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009684:	4b1c      	ldr	r3, [pc, #112]	@ (80096f8 <FATFS_LinkDriverEx+0x94>)
 8009686:	7a5b      	ldrb	r3, [r3, #9]
 8009688:	b2db      	uxtb	r3, r3
 800968a:	461a      	mov	r2, r3
 800968c:	4b1a      	ldr	r3, [pc, #104]	@ (80096f8 <FATFS_LinkDriverEx+0x94>)
 800968e:	2100      	movs	r1, #0
 8009690:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009692:	4b19      	ldr	r3, [pc, #100]	@ (80096f8 <FATFS_LinkDriverEx+0x94>)
 8009694:	7a5b      	ldrb	r3, [r3, #9]
 8009696:	b2db      	uxtb	r3, r3
 8009698:	4a17      	ldr	r2, [pc, #92]	@ (80096f8 <FATFS_LinkDriverEx+0x94>)
 800969a:	009b      	lsls	r3, r3, #2
 800969c:	4413      	add	r3, r2
 800969e:	68fa      	ldr	r2, [r7, #12]
 80096a0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80096a2:	4b15      	ldr	r3, [pc, #84]	@ (80096f8 <FATFS_LinkDriverEx+0x94>)
 80096a4:	7a5b      	ldrb	r3, [r3, #9]
 80096a6:	b2db      	uxtb	r3, r3
 80096a8:	461a      	mov	r2, r3
 80096aa:	4b13      	ldr	r3, [pc, #76]	@ (80096f8 <FATFS_LinkDriverEx+0x94>)
 80096ac:	4413      	add	r3, r2
 80096ae:	79fa      	ldrb	r2, [r7, #7]
 80096b0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80096b2:	4b11      	ldr	r3, [pc, #68]	@ (80096f8 <FATFS_LinkDriverEx+0x94>)
 80096b4:	7a5b      	ldrb	r3, [r3, #9]
 80096b6:	b2db      	uxtb	r3, r3
 80096b8:	1c5a      	adds	r2, r3, #1
 80096ba:	b2d1      	uxtb	r1, r2
 80096bc:	4a0e      	ldr	r2, [pc, #56]	@ (80096f8 <FATFS_LinkDriverEx+0x94>)
 80096be:	7251      	strb	r1, [r2, #9]
 80096c0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80096c2:	7dbb      	ldrb	r3, [r7, #22]
 80096c4:	3330      	adds	r3, #48	@ 0x30
 80096c6:	b2da      	uxtb	r2, r3
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	3301      	adds	r3, #1
 80096d0:	223a      	movs	r2, #58	@ 0x3a
 80096d2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	3302      	adds	r3, #2
 80096d8:	222f      	movs	r2, #47	@ 0x2f
 80096da:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	3303      	adds	r3, #3
 80096e0:	2200      	movs	r2, #0
 80096e2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80096e4:	2300      	movs	r3, #0
 80096e6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80096e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80096ea:	4618      	mov	r0, r3
 80096ec:	371c      	adds	r7, #28
 80096ee:	46bd      	mov	sp, r7
 80096f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f4:	4770      	bx	lr
 80096f6:	bf00      	nop
 80096f8:	20000598 	.word	0x20000598

080096fc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80096fc:	b580      	push	{r7, lr}
 80096fe:	b082      	sub	sp, #8
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
 8009704:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009706:	2200      	movs	r2, #0
 8009708:	6839      	ldr	r1, [r7, #0]
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f7ff ffaa 	bl	8009664 <FATFS_LinkDriverEx>
 8009710:	4603      	mov	r3, r0
}
 8009712:	4618      	mov	r0, r3
 8009714:	3708      	adds	r7, #8
 8009716:	46bd      	mov	sp, r7
 8009718:	bd80      	pop	{r7, pc}

0800971a <atof>:
 800971a:	2100      	movs	r1, #0
 800971c:	f000 be08 	b.w	800a330 <strtod>

08009720 <atoi>:
 8009720:	220a      	movs	r2, #10
 8009722:	2100      	movs	r1, #0
 8009724:	f000 be8a 	b.w	800a43c <strtol>

08009728 <sulp>:
 8009728:	b570      	push	{r4, r5, r6, lr}
 800972a:	4604      	mov	r4, r0
 800972c:	460d      	mov	r5, r1
 800972e:	ec45 4b10 	vmov	d0, r4, r5
 8009732:	4616      	mov	r6, r2
 8009734:	f002 f83c 	bl	800b7b0 <__ulp>
 8009738:	ec51 0b10 	vmov	r0, r1, d0
 800973c:	b17e      	cbz	r6, 800975e <sulp+0x36>
 800973e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009742:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009746:	2b00      	cmp	r3, #0
 8009748:	dd09      	ble.n	800975e <sulp+0x36>
 800974a:	051b      	lsls	r3, r3, #20
 800974c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009750:	2400      	movs	r4, #0
 8009752:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009756:	4622      	mov	r2, r4
 8009758:	462b      	mov	r3, r5
 800975a:	f7f6 ff5d 	bl	8000618 <__aeabi_dmul>
 800975e:	ec41 0b10 	vmov	d0, r0, r1
 8009762:	bd70      	pop	{r4, r5, r6, pc}
 8009764:	0000      	movs	r0, r0
	...

08009768 <_strtod_l>:
 8009768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800976c:	b09f      	sub	sp, #124	@ 0x7c
 800976e:	460c      	mov	r4, r1
 8009770:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009772:	2200      	movs	r2, #0
 8009774:	921a      	str	r2, [sp, #104]	@ 0x68
 8009776:	9005      	str	r0, [sp, #20]
 8009778:	f04f 0a00 	mov.w	sl, #0
 800977c:	f04f 0b00 	mov.w	fp, #0
 8009780:	460a      	mov	r2, r1
 8009782:	9219      	str	r2, [sp, #100]	@ 0x64
 8009784:	7811      	ldrb	r1, [r2, #0]
 8009786:	292b      	cmp	r1, #43	@ 0x2b
 8009788:	d04a      	beq.n	8009820 <_strtod_l+0xb8>
 800978a:	d838      	bhi.n	80097fe <_strtod_l+0x96>
 800978c:	290d      	cmp	r1, #13
 800978e:	d832      	bhi.n	80097f6 <_strtod_l+0x8e>
 8009790:	2908      	cmp	r1, #8
 8009792:	d832      	bhi.n	80097fa <_strtod_l+0x92>
 8009794:	2900      	cmp	r1, #0
 8009796:	d03b      	beq.n	8009810 <_strtod_l+0xa8>
 8009798:	2200      	movs	r2, #0
 800979a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800979c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800979e:	782a      	ldrb	r2, [r5, #0]
 80097a0:	2a30      	cmp	r2, #48	@ 0x30
 80097a2:	f040 80b3 	bne.w	800990c <_strtod_l+0x1a4>
 80097a6:	786a      	ldrb	r2, [r5, #1]
 80097a8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80097ac:	2a58      	cmp	r2, #88	@ 0x58
 80097ae:	d16e      	bne.n	800988e <_strtod_l+0x126>
 80097b0:	9302      	str	r3, [sp, #8]
 80097b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097b4:	9301      	str	r3, [sp, #4]
 80097b6:	ab1a      	add	r3, sp, #104	@ 0x68
 80097b8:	9300      	str	r3, [sp, #0]
 80097ba:	4a8e      	ldr	r2, [pc, #568]	@ (80099f4 <_strtod_l+0x28c>)
 80097bc:	9805      	ldr	r0, [sp, #20]
 80097be:	ab1b      	add	r3, sp, #108	@ 0x6c
 80097c0:	a919      	add	r1, sp, #100	@ 0x64
 80097c2:	f001 f8ef 	bl	800a9a4 <__gethex>
 80097c6:	f010 060f 	ands.w	r6, r0, #15
 80097ca:	4604      	mov	r4, r0
 80097cc:	d005      	beq.n	80097da <_strtod_l+0x72>
 80097ce:	2e06      	cmp	r6, #6
 80097d0:	d128      	bne.n	8009824 <_strtod_l+0xbc>
 80097d2:	3501      	adds	r5, #1
 80097d4:	2300      	movs	r3, #0
 80097d6:	9519      	str	r5, [sp, #100]	@ 0x64
 80097d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80097da:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80097dc:	2b00      	cmp	r3, #0
 80097de:	f040 858e 	bne.w	800a2fe <_strtod_l+0xb96>
 80097e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097e4:	b1cb      	cbz	r3, 800981a <_strtod_l+0xb2>
 80097e6:	4652      	mov	r2, sl
 80097e8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80097ec:	ec43 2b10 	vmov	d0, r2, r3
 80097f0:	b01f      	add	sp, #124	@ 0x7c
 80097f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097f6:	2920      	cmp	r1, #32
 80097f8:	d1ce      	bne.n	8009798 <_strtod_l+0x30>
 80097fa:	3201      	adds	r2, #1
 80097fc:	e7c1      	b.n	8009782 <_strtod_l+0x1a>
 80097fe:	292d      	cmp	r1, #45	@ 0x2d
 8009800:	d1ca      	bne.n	8009798 <_strtod_l+0x30>
 8009802:	2101      	movs	r1, #1
 8009804:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009806:	1c51      	adds	r1, r2, #1
 8009808:	9119      	str	r1, [sp, #100]	@ 0x64
 800980a:	7852      	ldrb	r2, [r2, #1]
 800980c:	2a00      	cmp	r2, #0
 800980e:	d1c5      	bne.n	800979c <_strtod_l+0x34>
 8009810:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009812:	9419      	str	r4, [sp, #100]	@ 0x64
 8009814:	2b00      	cmp	r3, #0
 8009816:	f040 8570 	bne.w	800a2fa <_strtod_l+0xb92>
 800981a:	4652      	mov	r2, sl
 800981c:	465b      	mov	r3, fp
 800981e:	e7e5      	b.n	80097ec <_strtod_l+0x84>
 8009820:	2100      	movs	r1, #0
 8009822:	e7ef      	b.n	8009804 <_strtod_l+0x9c>
 8009824:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009826:	b13a      	cbz	r2, 8009838 <_strtod_l+0xd0>
 8009828:	2135      	movs	r1, #53	@ 0x35
 800982a:	a81c      	add	r0, sp, #112	@ 0x70
 800982c:	f002 f8ba 	bl	800b9a4 <__copybits>
 8009830:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009832:	9805      	ldr	r0, [sp, #20]
 8009834:	f001 fc88 	bl	800b148 <_Bfree>
 8009838:	3e01      	subs	r6, #1
 800983a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800983c:	2e04      	cmp	r6, #4
 800983e:	d806      	bhi.n	800984e <_strtod_l+0xe6>
 8009840:	e8df f006 	tbb	[pc, r6]
 8009844:	201d0314 	.word	0x201d0314
 8009848:	14          	.byte	0x14
 8009849:	00          	.byte	0x00
 800984a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800984e:	05e1      	lsls	r1, r4, #23
 8009850:	bf48      	it	mi
 8009852:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009856:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800985a:	0d1b      	lsrs	r3, r3, #20
 800985c:	051b      	lsls	r3, r3, #20
 800985e:	2b00      	cmp	r3, #0
 8009860:	d1bb      	bne.n	80097da <_strtod_l+0x72>
 8009862:	f000 ffa7 	bl	800a7b4 <__errno>
 8009866:	2322      	movs	r3, #34	@ 0x22
 8009868:	6003      	str	r3, [r0, #0]
 800986a:	e7b6      	b.n	80097da <_strtod_l+0x72>
 800986c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009870:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009874:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009878:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800987c:	e7e7      	b.n	800984e <_strtod_l+0xe6>
 800987e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80099fc <_strtod_l+0x294>
 8009882:	e7e4      	b.n	800984e <_strtod_l+0xe6>
 8009884:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009888:	f04f 3aff 	mov.w	sl, #4294967295
 800988c:	e7df      	b.n	800984e <_strtod_l+0xe6>
 800988e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009890:	1c5a      	adds	r2, r3, #1
 8009892:	9219      	str	r2, [sp, #100]	@ 0x64
 8009894:	785b      	ldrb	r3, [r3, #1]
 8009896:	2b30      	cmp	r3, #48	@ 0x30
 8009898:	d0f9      	beq.n	800988e <_strtod_l+0x126>
 800989a:	2b00      	cmp	r3, #0
 800989c:	d09d      	beq.n	80097da <_strtod_l+0x72>
 800989e:	2301      	movs	r3, #1
 80098a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80098a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80098a4:	930c      	str	r3, [sp, #48]	@ 0x30
 80098a6:	2300      	movs	r3, #0
 80098a8:	9308      	str	r3, [sp, #32]
 80098aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80098ac:	461f      	mov	r7, r3
 80098ae:	220a      	movs	r2, #10
 80098b0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80098b2:	7805      	ldrb	r5, [r0, #0]
 80098b4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80098b8:	b2d9      	uxtb	r1, r3
 80098ba:	2909      	cmp	r1, #9
 80098bc:	d928      	bls.n	8009910 <_strtod_l+0x1a8>
 80098be:	494e      	ldr	r1, [pc, #312]	@ (80099f8 <_strtod_l+0x290>)
 80098c0:	2201      	movs	r2, #1
 80098c2:	f000 ff0b 	bl	800a6dc <strncmp>
 80098c6:	2800      	cmp	r0, #0
 80098c8:	d032      	beq.n	8009930 <_strtod_l+0x1c8>
 80098ca:	2000      	movs	r0, #0
 80098cc:	462a      	mov	r2, r5
 80098ce:	4681      	mov	r9, r0
 80098d0:	463d      	mov	r5, r7
 80098d2:	4603      	mov	r3, r0
 80098d4:	2a65      	cmp	r2, #101	@ 0x65
 80098d6:	d001      	beq.n	80098dc <_strtod_l+0x174>
 80098d8:	2a45      	cmp	r2, #69	@ 0x45
 80098da:	d114      	bne.n	8009906 <_strtod_l+0x19e>
 80098dc:	b91d      	cbnz	r5, 80098e6 <_strtod_l+0x17e>
 80098de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80098e0:	4302      	orrs	r2, r0
 80098e2:	d095      	beq.n	8009810 <_strtod_l+0xa8>
 80098e4:	2500      	movs	r5, #0
 80098e6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80098e8:	1c62      	adds	r2, r4, #1
 80098ea:	9219      	str	r2, [sp, #100]	@ 0x64
 80098ec:	7862      	ldrb	r2, [r4, #1]
 80098ee:	2a2b      	cmp	r2, #43	@ 0x2b
 80098f0:	d077      	beq.n	80099e2 <_strtod_l+0x27a>
 80098f2:	2a2d      	cmp	r2, #45	@ 0x2d
 80098f4:	d07b      	beq.n	80099ee <_strtod_l+0x286>
 80098f6:	f04f 0c00 	mov.w	ip, #0
 80098fa:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80098fe:	2909      	cmp	r1, #9
 8009900:	f240 8082 	bls.w	8009a08 <_strtod_l+0x2a0>
 8009904:	9419      	str	r4, [sp, #100]	@ 0x64
 8009906:	f04f 0800 	mov.w	r8, #0
 800990a:	e0a2      	b.n	8009a52 <_strtod_l+0x2ea>
 800990c:	2300      	movs	r3, #0
 800990e:	e7c7      	b.n	80098a0 <_strtod_l+0x138>
 8009910:	2f08      	cmp	r7, #8
 8009912:	bfd5      	itete	le
 8009914:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009916:	9908      	ldrgt	r1, [sp, #32]
 8009918:	fb02 3301 	mlale	r3, r2, r1, r3
 800991c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009920:	f100 0001 	add.w	r0, r0, #1
 8009924:	bfd4      	ite	le
 8009926:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009928:	9308      	strgt	r3, [sp, #32]
 800992a:	3701      	adds	r7, #1
 800992c:	9019      	str	r0, [sp, #100]	@ 0x64
 800992e:	e7bf      	b.n	80098b0 <_strtod_l+0x148>
 8009930:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009932:	1c5a      	adds	r2, r3, #1
 8009934:	9219      	str	r2, [sp, #100]	@ 0x64
 8009936:	785a      	ldrb	r2, [r3, #1]
 8009938:	b37f      	cbz	r7, 800999a <_strtod_l+0x232>
 800993a:	4681      	mov	r9, r0
 800993c:	463d      	mov	r5, r7
 800993e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009942:	2b09      	cmp	r3, #9
 8009944:	d912      	bls.n	800996c <_strtod_l+0x204>
 8009946:	2301      	movs	r3, #1
 8009948:	e7c4      	b.n	80098d4 <_strtod_l+0x16c>
 800994a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800994c:	1c5a      	adds	r2, r3, #1
 800994e:	9219      	str	r2, [sp, #100]	@ 0x64
 8009950:	785a      	ldrb	r2, [r3, #1]
 8009952:	3001      	adds	r0, #1
 8009954:	2a30      	cmp	r2, #48	@ 0x30
 8009956:	d0f8      	beq.n	800994a <_strtod_l+0x1e2>
 8009958:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800995c:	2b08      	cmp	r3, #8
 800995e:	f200 84d3 	bhi.w	800a308 <_strtod_l+0xba0>
 8009962:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009964:	930c      	str	r3, [sp, #48]	@ 0x30
 8009966:	4681      	mov	r9, r0
 8009968:	2000      	movs	r0, #0
 800996a:	4605      	mov	r5, r0
 800996c:	3a30      	subs	r2, #48	@ 0x30
 800996e:	f100 0301 	add.w	r3, r0, #1
 8009972:	d02a      	beq.n	80099ca <_strtod_l+0x262>
 8009974:	4499      	add	r9, r3
 8009976:	eb00 0c05 	add.w	ip, r0, r5
 800997a:	462b      	mov	r3, r5
 800997c:	210a      	movs	r1, #10
 800997e:	4563      	cmp	r3, ip
 8009980:	d10d      	bne.n	800999e <_strtod_l+0x236>
 8009982:	1c69      	adds	r1, r5, #1
 8009984:	4401      	add	r1, r0
 8009986:	4428      	add	r0, r5
 8009988:	2808      	cmp	r0, #8
 800998a:	dc16      	bgt.n	80099ba <_strtod_l+0x252>
 800998c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800998e:	230a      	movs	r3, #10
 8009990:	fb03 2300 	mla	r3, r3, r0, r2
 8009994:	930a      	str	r3, [sp, #40]	@ 0x28
 8009996:	2300      	movs	r3, #0
 8009998:	e018      	b.n	80099cc <_strtod_l+0x264>
 800999a:	4638      	mov	r0, r7
 800999c:	e7da      	b.n	8009954 <_strtod_l+0x1ec>
 800999e:	2b08      	cmp	r3, #8
 80099a0:	f103 0301 	add.w	r3, r3, #1
 80099a4:	dc03      	bgt.n	80099ae <_strtod_l+0x246>
 80099a6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80099a8:	434e      	muls	r6, r1
 80099aa:	960a      	str	r6, [sp, #40]	@ 0x28
 80099ac:	e7e7      	b.n	800997e <_strtod_l+0x216>
 80099ae:	2b10      	cmp	r3, #16
 80099b0:	bfde      	ittt	le
 80099b2:	9e08      	ldrle	r6, [sp, #32]
 80099b4:	434e      	mulle	r6, r1
 80099b6:	9608      	strle	r6, [sp, #32]
 80099b8:	e7e1      	b.n	800997e <_strtod_l+0x216>
 80099ba:	280f      	cmp	r0, #15
 80099bc:	dceb      	bgt.n	8009996 <_strtod_l+0x22e>
 80099be:	9808      	ldr	r0, [sp, #32]
 80099c0:	230a      	movs	r3, #10
 80099c2:	fb03 2300 	mla	r3, r3, r0, r2
 80099c6:	9308      	str	r3, [sp, #32]
 80099c8:	e7e5      	b.n	8009996 <_strtod_l+0x22e>
 80099ca:	4629      	mov	r1, r5
 80099cc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80099ce:	1c50      	adds	r0, r2, #1
 80099d0:	9019      	str	r0, [sp, #100]	@ 0x64
 80099d2:	7852      	ldrb	r2, [r2, #1]
 80099d4:	4618      	mov	r0, r3
 80099d6:	460d      	mov	r5, r1
 80099d8:	e7b1      	b.n	800993e <_strtod_l+0x1d6>
 80099da:	f04f 0900 	mov.w	r9, #0
 80099de:	2301      	movs	r3, #1
 80099e0:	e77d      	b.n	80098de <_strtod_l+0x176>
 80099e2:	f04f 0c00 	mov.w	ip, #0
 80099e6:	1ca2      	adds	r2, r4, #2
 80099e8:	9219      	str	r2, [sp, #100]	@ 0x64
 80099ea:	78a2      	ldrb	r2, [r4, #2]
 80099ec:	e785      	b.n	80098fa <_strtod_l+0x192>
 80099ee:	f04f 0c01 	mov.w	ip, #1
 80099f2:	e7f8      	b.n	80099e6 <_strtod_l+0x27e>
 80099f4:	0800cc58 	.word	0x0800cc58
 80099f8:	0800cc34 	.word	0x0800cc34
 80099fc:	7ff00000 	.word	0x7ff00000
 8009a00:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009a02:	1c51      	adds	r1, r2, #1
 8009a04:	9119      	str	r1, [sp, #100]	@ 0x64
 8009a06:	7852      	ldrb	r2, [r2, #1]
 8009a08:	2a30      	cmp	r2, #48	@ 0x30
 8009a0a:	d0f9      	beq.n	8009a00 <_strtod_l+0x298>
 8009a0c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009a10:	2908      	cmp	r1, #8
 8009a12:	f63f af78 	bhi.w	8009906 <_strtod_l+0x19e>
 8009a16:	3a30      	subs	r2, #48	@ 0x30
 8009a18:	920e      	str	r2, [sp, #56]	@ 0x38
 8009a1a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009a1c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009a1e:	f04f 080a 	mov.w	r8, #10
 8009a22:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009a24:	1c56      	adds	r6, r2, #1
 8009a26:	9619      	str	r6, [sp, #100]	@ 0x64
 8009a28:	7852      	ldrb	r2, [r2, #1]
 8009a2a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009a2e:	f1be 0f09 	cmp.w	lr, #9
 8009a32:	d939      	bls.n	8009aa8 <_strtod_l+0x340>
 8009a34:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009a36:	1a76      	subs	r6, r6, r1
 8009a38:	2e08      	cmp	r6, #8
 8009a3a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009a3e:	dc03      	bgt.n	8009a48 <_strtod_l+0x2e0>
 8009a40:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009a42:	4588      	cmp	r8, r1
 8009a44:	bfa8      	it	ge
 8009a46:	4688      	movge	r8, r1
 8009a48:	f1bc 0f00 	cmp.w	ip, #0
 8009a4c:	d001      	beq.n	8009a52 <_strtod_l+0x2ea>
 8009a4e:	f1c8 0800 	rsb	r8, r8, #0
 8009a52:	2d00      	cmp	r5, #0
 8009a54:	d14e      	bne.n	8009af4 <_strtod_l+0x38c>
 8009a56:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009a58:	4308      	orrs	r0, r1
 8009a5a:	f47f aebe 	bne.w	80097da <_strtod_l+0x72>
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	f47f aed6 	bne.w	8009810 <_strtod_l+0xa8>
 8009a64:	2a69      	cmp	r2, #105	@ 0x69
 8009a66:	d028      	beq.n	8009aba <_strtod_l+0x352>
 8009a68:	dc25      	bgt.n	8009ab6 <_strtod_l+0x34e>
 8009a6a:	2a49      	cmp	r2, #73	@ 0x49
 8009a6c:	d025      	beq.n	8009aba <_strtod_l+0x352>
 8009a6e:	2a4e      	cmp	r2, #78	@ 0x4e
 8009a70:	f47f aece 	bne.w	8009810 <_strtod_l+0xa8>
 8009a74:	499b      	ldr	r1, [pc, #620]	@ (8009ce4 <_strtod_l+0x57c>)
 8009a76:	a819      	add	r0, sp, #100	@ 0x64
 8009a78:	f001 f9b6 	bl	800ade8 <__match>
 8009a7c:	2800      	cmp	r0, #0
 8009a7e:	f43f aec7 	beq.w	8009810 <_strtod_l+0xa8>
 8009a82:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a84:	781b      	ldrb	r3, [r3, #0]
 8009a86:	2b28      	cmp	r3, #40	@ 0x28
 8009a88:	d12e      	bne.n	8009ae8 <_strtod_l+0x380>
 8009a8a:	4997      	ldr	r1, [pc, #604]	@ (8009ce8 <_strtod_l+0x580>)
 8009a8c:	aa1c      	add	r2, sp, #112	@ 0x70
 8009a8e:	a819      	add	r0, sp, #100	@ 0x64
 8009a90:	f001 f9be 	bl	800ae10 <__hexnan>
 8009a94:	2805      	cmp	r0, #5
 8009a96:	d127      	bne.n	8009ae8 <_strtod_l+0x380>
 8009a98:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009a9a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009a9e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009aa2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009aa6:	e698      	b.n	80097da <_strtod_l+0x72>
 8009aa8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009aaa:	fb08 2101 	mla	r1, r8, r1, r2
 8009aae:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009ab2:	920e      	str	r2, [sp, #56]	@ 0x38
 8009ab4:	e7b5      	b.n	8009a22 <_strtod_l+0x2ba>
 8009ab6:	2a6e      	cmp	r2, #110	@ 0x6e
 8009ab8:	e7da      	b.n	8009a70 <_strtod_l+0x308>
 8009aba:	498c      	ldr	r1, [pc, #560]	@ (8009cec <_strtod_l+0x584>)
 8009abc:	a819      	add	r0, sp, #100	@ 0x64
 8009abe:	f001 f993 	bl	800ade8 <__match>
 8009ac2:	2800      	cmp	r0, #0
 8009ac4:	f43f aea4 	beq.w	8009810 <_strtod_l+0xa8>
 8009ac8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009aca:	4989      	ldr	r1, [pc, #548]	@ (8009cf0 <_strtod_l+0x588>)
 8009acc:	3b01      	subs	r3, #1
 8009ace:	a819      	add	r0, sp, #100	@ 0x64
 8009ad0:	9319      	str	r3, [sp, #100]	@ 0x64
 8009ad2:	f001 f989 	bl	800ade8 <__match>
 8009ad6:	b910      	cbnz	r0, 8009ade <_strtod_l+0x376>
 8009ad8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009ada:	3301      	adds	r3, #1
 8009adc:	9319      	str	r3, [sp, #100]	@ 0x64
 8009ade:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009d00 <_strtod_l+0x598>
 8009ae2:	f04f 0a00 	mov.w	sl, #0
 8009ae6:	e678      	b.n	80097da <_strtod_l+0x72>
 8009ae8:	4882      	ldr	r0, [pc, #520]	@ (8009cf4 <_strtod_l+0x58c>)
 8009aea:	f000 fea1 	bl	800a830 <nan>
 8009aee:	ec5b ab10 	vmov	sl, fp, d0
 8009af2:	e672      	b.n	80097da <_strtod_l+0x72>
 8009af4:	eba8 0309 	sub.w	r3, r8, r9
 8009af8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009afa:	9309      	str	r3, [sp, #36]	@ 0x24
 8009afc:	2f00      	cmp	r7, #0
 8009afe:	bf08      	it	eq
 8009b00:	462f      	moveq	r7, r5
 8009b02:	2d10      	cmp	r5, #16
 8009b04:	462c      	mov	r4, r5
 8009b06:	bfa8      	it	ge
 8009b08:	2410      	movge	r4, #16
 8009b0a:	f7f6 fd0b 	bl	8000524 <__aeabi_ui2d>
 8009b0e:	2d09      	cmp	r5, #9
 8009b10:	4682      	mov	sl, r0
 8009b12:	468b      	mov	fp, r1
 8009b14:	dc13      	bgt.n	8009b3e <_strtod_l+0x3d6>
 8009b16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	f43f ae5e 	beq.w	80097da <_strtod_l+0x72>
 8009b1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b20:	dd78      	ble.n	8009c14 <_strtod_l+0x4ac>
 8009b22:	2b16      	cmp	r3, #22
 8009b24:	dc5f      	bgt.n	8009be6 <_strtod_l+0x47e>
 8009b26:	4974      	ldr	r1, [pc, #464]	@ (8009cf8 <_strtod_l+0x590>)
 8009b28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009b2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b30:	4652      	mov	r2, sl
 8009b32:	465b      	mov	r3, fp
 8009b34:	f7f6 fd70 	bl	8000618 <__aeabi_dmul>
 8009b38:	4682      	mov	sl, r0
 8009b3a:	468b      	mov	fp, r1
 8009b3c:	e64d      	b.n	80097da <_strtod_l+0x72>
 8009b3e:	4b6e      	ldr	r3, [pc, #440]	@ (8009cf8 <_strtod_l+0x590>)
 8009b40:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009b44:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009b48:	f7f6 fd66 	bl	8000618 <__aeabi_dmul>
 8009b4c:	4682      	mov	sl, r0
 8009b4e:	9808      	ldr	r0, [sp, #32]
 8009b50:	468b      	mov	fp, r1
 8009b52:	f7f6 fce7 	bl	8000524 <__aeabi_ui2d>
 8009b56:	4602      	mov	r2, r0
 8009b58:	460b      	mov	r3, r1
 8009b5a:	4650      	mov	r0, sl
 8009b5c:	4659      	mov	r1, fp
 8009b5e:	f7f6 fba5 	bl	80002ac <__adddf3>
 8009b62:	2d0f      	cmp	r5, #15
 8009b64:	4682      	mov	sl, r0
 8009b66:	468b      	mov	fp, r1
 8009b68:	ddd5      	ble.n	8009b16 <_strtod_l+0x3ae>
 8009b6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b6c:	1b2c      	subs	r4, r5, r4
 8009b6e:	441c      	add	r4, r3
 8009b70:	2c00      	cmp	r4, #0
 8009b72:	f340 8096 	ble.w	8009ca2 <_strtod_l+0x53a>
 8009b76:	f014 030f 	ands.w	r3, r4, #15
 8009b7a:	d00a      	beq.n	8009b92 <_strtod_l+0x42a>
 8009b7c:	495e      	ldr	r1, [pc, #376]	@ (8009cf8 <_strtod_l+0x590>)
 8009b7e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009b82:	4652      	mov	r2, sl
 8009b84:	465b      	mov	r3, fp
 8009b86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b8a:	f7f6 fd45 	bl	8000618 <__aeabi_dmul>
 8009b8e:	4682      	mov	sl, r0
 8009b90:	468b      	mov	fp, r1
 8009b92:	f034 040f 	bics.w	r4, r4, #15
 8009b96:	d073      	beq.n	8009c80 <_strtod_l+0x518>
 8009b98:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009b9c:	dd48      	ble.n	8009c30 <_strtod_l+0x4c8>
 8009b9e:	2400      	movs	r4, #0
 8009ba0:	46a0      	mov	r8, r4
 8009ba2:	940a      	str	r4, [sp, #40]	@ 0x28
 8009ba4:	46a1      	mov	r9, r4
 8009ba6:	9a05      	ldr	r2, [sp, #20]
 8009ba8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009d00 <_strtod_l+0x598>
 8009bac:	2322      	movs	r3, #34	@ 0x22
 8009bae:	6013      	str	r3, [r2, #0]
 8009bb0:	f04f 0a00 	mov.w	sl, #0
 8009bb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	f43f ae0f 	beq.w	80097da <_strtod_l+0x72>
 8009bbc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009bbe:	9805      	ldr	r0, [sp, #20]
 8009bc0:	f001 fac2 	bl	800b148 <_Bfree>
 8009bc4:	9805      	ldr	r0, [sp, #20]
 8009bc6:	4649      	mov	r1, r9
 8009bc8:	f001 fabe 	bl	800b148 <_Bfree>
 8009bcc:	9805      	ldr	r0, [sp, #20]
 8009bce:	4641      	mov	r1, r8
 8009bd0:	f001 faba 	bl	800b148 <_Bfree>
 8009bd4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009bd6:	9805      	ldr	r0, [sp, #20]
 8009bd8:	f001 fab6 	bl	800b148 <_Bfree>
 8009bdc:	9805      	ldr	r0, [sp, #20]
 8009bde:	4621      	mov	r1, r4
 8009be0:	f001 fab2 	bl	800b148 <_Bfree>
 8009be4:	e5f9      	b.n	80097da <_strtod_l+0x72>
 8009be6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009be8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009bec:	4293      	cmp	r3, r2
 8009bee:	dbbc      	blt.n	8009b6a <_strtod_l+0x402>
 8009bf0:	4c41      	ldr	r4, [pc, #260]	@ (8009cf8 <_strtod_l+0x590>)
 8009bf2:	f1c5 050f 	rsb	r5, r5, #15
 8009bf6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009bfa:	4652      	mov	r2, sl
 8009bfc:	465b      	mov	r3, fp
 8009bfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c02:	f7f6 fd09 	bl	8000618 <__aeabi_dmul>
 8009c06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c08:	1b5d      	subs	r5, r3, r5
 8009c0a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009c0e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009c12:	e78f      	b.n	8009b34 <_strtod_l+0x3cc>
 8009c14:	3316      	adds	r3, #22
 8009c16:	dba8      	blt.n	8009b6a <_strtod_l+0x402>
 8009c18:	4b37      	ldr	r3, [pc, #220]	@ (8009cf8 <_strtod_l+0x590>)
 8009c1a:	eba9 0808 	sub.w	r8, r9, r8
 8009c1e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009c22:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009c26:	4650      	mov	r0, sl
 8009c28:	4659      	mov	r1, fp
 8009c2a:	f7f6 fe1f 	bl	800086c <__aeabi_ddiv>
 8009c2e:	e783      	b.n	8009b38 <_strtod_l+0x3d0>
 8009c30:	4b32      	ldr	r3, [pc, #200]	@ (8009cfc <_strtod_l+0x594>)
 8009c32:	9308      	str	r3, [sp, #32]
 8009c34:	2300      	movs	r3, #0
 8009c36:	1124      	asrs	r4, r4, #4
 8009c38:	4650      	mov	r0, sl
 8009c3a:	4659      	mov	r1, fp
 8009c3c:	461e      	mov	r6, r3
 8009c3e:	2c01      	cmp	r4, #1
 8009c40:	dc21      	bgt.n	8009c86 <_strtod_l+0x51e>
 8009c42:	b10b      	cbz	r3, 8009c48 <_strtod_l+0x4e0>
 8009c44:	4682      	mov	sl, r0
 8009c46:	468b      	mov	fp, r1
 8009c48:	492c      	ldr	r1, [pc, #176]	@ (8009cfc <_strtod_l+0x594>)
 8009c4a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009c4e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009c52:	4652      	mov	r2, sl
 8009c54:	465b      	mov	r3, fp
 8009c56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c5a:	f7f6 fcdd 	bl	8000618 <__aeabi_dmul>
 8009c5e:	4b28      	ldr	r3, [pc, #160]	@ (8009d00 <_strtod_l+0x598>)
 8009c60:	460a      	mov	r2, r1
 8009c62:	400b      	ands	r3, r1
 8009c64:	4927      	ldr	r1, [pc, #156]	@ (8009d04 <_strtod_l+0x59c>)
 8009c66:	428b      	cmp	r3, r1
 8009c68:	4682      	mov	sl, r0
 8009c6a:	d898      	bhi.n	8009b9e <_strtod_l+0x436>
 8009c6c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009c70:	428b      	cmp	r3, r1
 8009c72:	bf86      	itte	hi
 8009c74:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009d08 <_strtod_l+0x5a0>
 8009c78:	f04f 3aff 	movhi.w	sl, #4294967295
 8009c7c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009c80:	2300      	movs	r3, #0
 8009c82:	9308      	str	r3, [sp, #32]
 8009c84:	e07a      	b.n	8009d7c <_strtod_l+0x614>
 8009c86:	07e2      	lsls	r2, r4, #31
 8009c88:	d505      	bpl.n	8009c96 <_strtod_l+0x52e>
 8009c8a:	9b08      	ldr	r3, [sp, #32]
 8009c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c90:	f7f6 fcc2 	bl	8000618 <__aeabi_dmul>
 8009c94:	2301      	movs	r3, #1
 8009c96:	9a08      	ldr	r2, [sp, #32]
 8009c98:	3208      	adds	r2, #8
 8009c9a:	3601      	adds	r6, #1
 8009c9c:	1064      	asrs	r4, r4, #1
 8009c9e:	9208      	str	r2, [sp, #32]
 8009ca0:	e7cd      	b.n	8009c3e <_strtod_l+0x4d6>
 8009ca2:	d0ed      	beq.n	8009c80 <_strtod_l+0x518>
 8009ca4:	4264      	negs	r4, r4
 8009ca6:	f014 020f 	ands.w	r2, r4, #15
 8009caa:	d00a      	beq.n	8009cc2 <_strtod_l+0x55a>
 8009cac:	4b12      	ldr	r3, [pc, #72]	@ (8009cf8 <_strtod_l+0x590>)
 8009cae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009cb2:	4650      	mov	r0, sl
 8009cb4:	4659      	mov	r1, fp
 8009cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cba:	f7f6 fdd7 	bl	800086c <__aeabi_ddiv>
 8009cbe:	4682      	mov	sl, r0
 8009cc0:	468b      	mov	fp, r1
 8009cc2:	1124      	asrs	r4, r4, #4
 8009cc4:	d0dc      	beq.n	8009c80 <_strtod_l+0x518>
 8009cc6:	2c1f      	cmp	r4, #31
 8009cc8:	dd20      	ble.n	8009d0c <_strtod_l+0x5a4>
 8009cca:	2400      	movs	r4, #0
 8009ccc:	46a0      	mov	r8, r4
 8009cce:	940a      	str	r4, [sp, #40]	@ 0x28
 8009cd0:	46a1      	mov	r9, r4
 8009cd2:	9a05      	ldr	r2, [sp, #20]
 8009cd4:	2322      	movs	r3, #34	@ 0x22
 8009cd6:	f04f 0a00 	mov.w	sl, #0
 8009cda:	f04f 0b00 	mov.w	fp, #0
 8009cde:	6013      	str	r3, [r2, #0]
 8009ce0:	e768      	b.n	8009bb4 <_strtod_l+0x44c>
 8009ce2:	bf00      	nop
 8009ce4:	0800cc3f 	.word	0x0800cc3f
 8009ce8:	0800cc44 	.word	0x0800cc44
 8009cec:	0800cc36 	.word	0x0800cc36
 8009cf0:	0800cc39 	.word	0x0800cc39
 8009cf4:	0800cfee 	.word	0x0800cfee
 8009cf8:	0800ceb8 	.word	0x0800ceb8
 8009cfc:	0800ce90 	.word	0x0800ce90
 8009d00:	7ff00000 	.word	0x7ff00000
 8009d04:	7ca00000 	.word	0x7ca00000
 8009d08:	7fefffff 	.word	0x7fefffff
 8009d0c:	f014 0310 	ands.w	r3, r4, #16
 8009d10:	bf18      	it	ne
 8009d12:	236a      	movne	r3, #106	@ 0x6a
 8009d14:	4ea9      	ldr	r6, [pc, #676]	@ (8009fbc <_strtod_l+0x854>)
 8009d16:	9308      	str	r3, [sp, #32]
 8009d18:	4650      	mov	r0, sl
 8009d1a:	4659      	mov	r1, fp
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	07e2      	lsls	r2, r4, #31
 8009d20:	d504      	bpl.n	8009d2c <_strtod_l+0x5c4>
 8009d22:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009d26:	f7f6 fc77 	bl	8000618 <__aeabi_dmul>
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	1064      	asrs	r4, r4, #1
 8009d2e:	f106 0608 	add.w	r6, r6, #8
 8009d32:	d1f4      	bne.n	8009d1e <_strtod_l+0x5b6>
 8009d34:	b10b      	cbz	r3, 8009d3a <_strtod_l+0x5d2>
 8009d36:	4682      	mov	sl, r0
 8009d38:	468b      	mov	fp, r1
 8009d3a:	9b08      	ldr	r3, [sp, #32]
 8009d3c:	b1b3      	cbz	r3, 8009d6c <_strtod_l+0x604>
 8009d3e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009d42:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	4659      	mov	r1, fp
 8009d4a:	dd0f      	ble.n	8009d6c <_strtod_l+0x604>
 8009d4c:	2b1f      	cmp	r3, #31
 8009d4e:	dd55      	ble.n	8009dfc <_strtod_l+0x694>
 8009d50:	2b34      	cmp	r3, #52	@ 0x34
 8009d52:	bfde      	ittt	le
 8009d54:	f04f 33ff 	movle.w	r3, #4294967295
 8009d58:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009d5c:	4093      	lslle	r3, r2
 8009d5e:	f04f 0a00 	mov.w	sl, #0
 8009d62:	bfcc      	ite	gt
 8009d64:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009d68:	ea03 0b01 	andle.w	fp, r3, r1
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	2300      	movs	r3, #0
 8009d70:	4650      	mov	r0, sl
 8009d72:	4659      	mov	r1, fp
 8009d74:	f7f6 feb8 	bl	8000ae8 <__aeabi_dcmpeq>
 8009d78:	2800      	cmp	r0, #0
 8009d7a:	d1a6      	bne.n	8009cca <_strtod_l+0x562>
 8009d7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d7e:	9300      	str	r3, [sp, #0]
 8009d80:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009d82:	9805      	ldr	r0, [sp, #20]
 8009d84:	462b      	mov	r3, r5
 8009d86:	463a      	mov	r2, r7
 8009d88:	f001 fa46 	bl	800b218 <__s2b>
 8009d8c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009d8e:	2800      	cmp	r0, #0
 8009d90:	f43f af05 	beq.w	8009b9e <_strtod_l+0x436>
 8009d94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d96:	2a00      	cmp	r2, #0
 8009d98:	eba9 0308 	sub.w	r3, r9, r8
 8009d9c:	bfa8      	it	ge
 8009d9e:	2300      	movge	r3, #0
 8009da0:	9312      	str	r3, [sp, #72]	@ 0x48
 8009da2:	2400      	movs	r4, #0
 8009da4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009da8:	9316      	str	r3, [sp, #88]	@ 0x58
 8009daa:	46a0      	mov	r8, r4
 8009dac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009dae:	9805      	ldr	r0, [sp, #20]
 8009db0:	6859      	ldr	r1, [r3, #4]
 8009db2:	f001 f989 	bl	800b0c8 <_Balloc>
 8009db6:	4681      	mov	r9, r0
 8009db8:	2800      	cmp	r0, #0
 8009dba:	f43f aef4 	beq.w	8009ba6 <_strtod_l+0x43e>
 8009dbe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009dc0:	691a      	ldr	r2, [r3, #16]
 8009dc2:	3202      	adds	r2, #2
 8009dc4:	f103 010c 	add.w	r1, r3, #12
 8009dc8:	0092      	lsls	r2, r2, #2
 8009dca:	300c      	adds	r0, #12
 8009dcc:	f000 fd1f 	bl	800a80e <memcpy>
 8009dd0:	ec4b ab10 	vmov	d0, sl, fp
 8009dd4:	9805      	ldr	r0, [sp, #20]
 8009dd6:	aa1c      	add	r2, sp, #112	@ 0x70
 8009dd8:	a91b      	add	r1, sp, #108	@ 0x6c
 8009dda:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009dde:	f001 fd57 	bl	800b890 <__d2b>
 8009de2:	901a      	str	r0, [sp, #104]	@ 0x68
 8009de4:	2800      	cmp	r0, #0
 8009de6:	f43f aede 	beq.w	8009ba6 <_strtod_l+0x43e>
 8009dea:	9805      	ldr	r0, [sp, #20]
 8009dec:	2101      	movs	r1, #1
 8009dee:	f001 faa9 	bl	800b344 <__i2b>
 8009df2:	4680      	mov	r8, r0
 8009df4:	b948      	cbnz	r0, 8009e0a <_strtod_l+0x6a2>
 8009df6:	f04f 0800 	mov.w	r8, #0
 8009dfa:	e6d4      	b.n	8009ba6 <_strtod_l+0x43e>
 8009dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8009e00:	fa02 f303 	lsl.w	r3, r2, r3
 8009e04:	ea03 0a0a 	and.w	sl, r3, sl
 8009e08:	e7b0      	b.n	8009d6c <_strtod_l+0x604>
 8009e0a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009e0c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009e0e:	2d00      	cmp	r5, #0
 8009e10:	bfab      	itete	ge
 8009e12:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009e14:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009e16:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009e18:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009e1a:	bfac      	ite	ge
 8009e1c:	18ef      	addge	r7, r5, r3
 8009e1e:	1b5e      	sublt	r6, r3, r5
 8009e20:	9b08      	ldr	r3, [sp, #32]
 8009e22:	1aed      	subs	r5, r5, r3
 8009e24:	4415      	add	r5, r2
 8009e26:	4b66      	ldr	r3, [pc, #408]	@ (8009fc0 <_strtod_l+0x858>)
 8009e28:	3d01      	subs	r5, #1
 8009e2a:	429d      	cmp	r5, r3
 8009e2c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009e30:	da50      	bge.n	8009ed4 <_strtod_l+0x76c>
 8009e32:	1b5b      	subs	r3, r3, r5
 8009e34:	2b1f      	cmp	r3, #31
 8009e36:	eba2 0203 	sub.w	r2, r2, r3
 8009e3a:	f04f 0101 	mov.w	r1, #1
 8009e3e:	dc3d      	bgt.n	8009ebc <_strtod_l+0x754>
 8009e40:	fa01 f303 	lsl.w	r3, r1, r3
 8009e44:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009e46:	2300      	movs	r3, #0
 8009e48:	9310      	str	r3, [sp, #64]	@ 0x40
 8009e4a:	18bd      	adds	r5, r7, r2
 8009e4c:	9b08      	ldr	r3, [sp, #32]
 8009e4e:	42af      	cmp	r7, r5
 8009e50:	4416      	add	r6, r2
 8009e52:	441e      	add	r6, r3
 8009e54:	463b      	mov	r3, r7
 8009e56:	bfa8      	it	ge
 8009e58:	462b      	movge	r3, r5
 8009e5a:	42b3      	cmp	r3, r6
 8009e5c:	bfa8      	it	ge
 8009e5e:	4633      	movge	r3, r6
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	bfc2      	ittt	gt
 8009e64:	1aed      	subgt	r5, r5, r3
 8009e66:	1af6      	subgt	r6, r6, r3
 8009e68:	1aff      	subgt	r7, r7, r3
 8009e6a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	dd16      	ble.n	8009e9e <_strtod_l+0x736>
 8009e70:	4641      	mov	r1, r8
 8009e72:	9805      	ldr	r0, [sp, #20]
 8009e74:	461a      	mov	r2, r3
 8009e76:	f001 fb25 	bl	800b4c4 <__pow5mult>
 8009e7a:	4680      	mov	r8, r0
 8009e7c:	2800      	cmp	r0, #0
 8009e7e:	d0ba      	beq.n	8009df6 <_strtod_l+0x68e>
 8009e80:	4601      	mov	r1, r0
 8009e82:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009e84:	9805      	ldr	r0, [sp, #20]
 8009e86:	f001 fa73 	bl	800b370 <__multiply>
 8009e8a:	900e      	str	r0, [sp, #56]	@ 0x38
 8009e8c:	2800      	cmp	r0, #0
 8009e8e:	f43f ae8a 	beq.w	8009ba6 <_strtod_l+0x43e>
 8009e92:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009e94:	9805      	ldr	r0, [sp, #20]
 8009e96:	f001 f957 	bl	800b148 <_Bfree>
 8009e9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e9c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009e9e:	2d00      	cmp	r5, #0
 8009ea0:	dc1d      	bgt.n	8009ede <_strtod_l+0x776>
 8009ea2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	dd23      	ble.n	8009ef0 <_strtod_l+0x788>
 8009ea8:	4649      	mov	r1, r9
 8009eaa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009eac:	9805      	ldr	r0, [sp, #20]
 8009eae:	f001 fb09 	bl	800b4c4 <__pow5mult>
 8009eb2:	4681      	mov	r9, r0
 8009eb4:	b9e0      	cbnz	r0, 8009ef0 <_strtod_l+0x788>
 8009eb6:	f04f 0900 	mov.w	r9, #0
 8009eba:	e674      	b.n	8009ba6 <_strtod_l+0x43e>
 8009ebc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009ec0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009ec4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009ec8:	35e2      	adds	r5, #226	@ 0xe2
 8009eca:	fa01 f305 	lsl.w	r3, r1, r5
 8009ece:	9310      	str	r3, [sp, #64]	@ 0x40
 8009ed0:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009ed2:	e7ba      	b.n	8009e4a <_strtod_l+0x6e2>
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	9310      	str	r3, [sp, #64]	@ 0x40
 8009ed8:	2301      	movs	r3, #1
 8009eda:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009edc:	e7b5      	b.n	8009e4a <_strtod_l+0x6e2>
 8009ede:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ee0:	9805      	ldr	r0, [sp, #20]
 8009ee2:	462a      	mov	r2, r5
 8009ee4:	f001 fb48 	bl	800b578 <__lshift>
 8009ee8:	901a      	str	r0, [sp, #104]	@ 0x68
 8009eea:	2800      	cmp	r0, #0
 8009eec:	d1d9      	bne.n	8009ea2 <_strtod_l+0x73a>
 8009eee:	e65a      	b.n	8009ba6 <_strtod_l+0x43e>
 8009ef0:	2e00      	cmp	r6, #0
 8009ef2:	dd07      	ble.n	8009f04 <_strtod_l+0x79c>
 8009ef4:	4649      	mov	r1, r9
 8009ef6:	9805      	ldr	r0, [sp, #20]
 8009ef8:	4632      	mov	r2, r6
 8009efa:	f001 fb3d 	bl	800b578 <__lshift>
 8009efe:	4681      	mov	r9, r0
 8009f00:	2800      	cmp	r0, #0
 8009f02:	d0d8      	beq.n	8009eb6 <_strtod_l+0x74e>
 8009f04:	2f00      	cmp	r7, #0
 8009f06:	dd08      	ble.n	8009f1a <_strtod_l+0x7b2>
 8009f08:	4641      	mov	r1, r8
 8009f0a:	9805      	ldr	r0, [sp, #20]
 8009f0c:	463a      	mov	r2, r7
 8009f0e:	f001 fb33 	bl	800b578 <__lshift>
 8009f12:	4680      	mov	r8, r0
 8009f14:	2800      	cmp	r0, #0
 8009f16:	f43f ae46 	beq.w	8009ba6 <_strtod_l+0x43e>
 8009f1a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f1c:	9805      	ldr	r0, [sp, #20]
 8009f1e:	464a      	mov	r2, r9
 8009f20:	f001 fbb2 	bl	800b688 <__mdiff>
 8009f24:	4604      	mov	r4, r0
 8009f26:	2800      	cmp	r0, #0
 8009f28:	f43f ae3d 	beq.w	8009ba6 <_strtod_l+0x43e>
 8009f2c:	68c3      	ldr	r3, [r0, #12]
 8009f2e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009f30:	2300      	movs	r3, #0
 8009f32:	60c3      	str	r3, [r0, #12]
 8009f34:	4641      	mov	r1, r8
 8009f36:	f001 fb8b 	bl	800b650 <__mcmp>
 8009f3a:	2800      	cmp	r0, #0
 8009f3c:	da46      	bge.n	8009fcc <_strtod_l+0x864>
 8009f3e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f40:	ea53 030a 	orrs.w	r3, r3, sl
 8009f44:	d16c      	bne.n	800a020 <_strtod_l+0x8b8>
 8009f46:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d168      	bne.n	800a020 <_strtod_l+0x8b8>
 8009f4e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009f52:	0d1b      	lsrs	r3, r3, #20
 8009f54:	051b      	lsls	r3, r3, #20
 8009f56:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009f5a:	d961      	bls.n	800a020 <_strtod_l+0x8b8>
 8009f5c:	6963      	ldr	r3, [r4, #20]
 8009f5e:	b913      	cbnz	r3, 8009f66 <_strtod_l+0x7fe>
 8009f60:	6923      	ldr	r3, [r4, #16]
 8009f62:	2b01      	cmp	r3, #1
 8009f64:	dd5c      	ble.n	800a020 <_strtod_l+0x8b8>
 8009f66:	4621      	mov	r1, r4
 8009f68:	2201      	movs	r2, #1
 8009f6a:	9805      	ldr	r0, [sp, #20]
 8009f6c:	f001 fb04 	bl	800b578 <__lshift>
 8009f70:	4641      	mov	r1, r8
 8009f72:	4604      	mov	r4, r0
 8009f74:	f001 fb6c 	bl	800b650 <__mcmp>
 8009f78:	2800      	cmp	r0, #0
 8009f7a:	dd51      	ble.n	800a020 <_strtod_l+0x8b8>
 8009f7c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009f80:	9a08      	ldr	r2, [sp, #32]
 8009f82:	0d1b      	lsrs	r3, r3, #20
 8009f84:	051b      	lsls	r3, r3, #20
 8009f86:	2a00      	cmp	r2, #0
 8009f88:	d06b      	beq.n	800a062 <_strtod_l+0x8fa>
 8009f8a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009f8e:	d868      	bhi.n	800a062 <_strtod_l+0x8fa>
 8009f90:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009f94:	f67f ae9d 	bls.w	8009cd2 <_strtod_l+0x56a>
 8009f98:	4b0a      	ldr	r3, [pc, #40]	@ (8009fc4 <_strtod_l+0x85c>)
 8009f9a:	4650      	mov	r0, sl
 8009f9c:	4659      	mov	r1, fp
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	f7f6 fb3a 	bl	8000618 <__aeabi_dmul>
 8009fa4:	4b08      	ldr	r3, [pc, #32]	@ (8009fc8 <_strtod_l+0x860>)
 8009fa6:	400b      	ands	r3, r1
 8009fa8:	4682      	mov	sl, r0
 8009faa:	468b      	mov	fp, r1
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	f47f ae05 	bne.w	8009bbc <_strtod_l+0x454>
 8009fb2:	9a05      	ldr	r2, [sp, #20]
 8009fb4:	2322      	movs	r3, #34	@ 0x22
 8009fb6:	6013      	str	r3, [r2, #0]
 8009fb8:	e600      	b.n	8009bbc <_strtod_l+0x454>
 8009fba:	bf00      	nop
 8009fbc:	0800cc70 	.word	0x0800cc70
 8009fc0:	fffffc02 	.word	0xfffffc02
 8009fc4:	39500000 	.word	0x39500000
 8009fc8:	7ff00000 	.word	0x7ff00000
 8009fcc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009fd0:	d165      	bne.n	800a09e <_strtod_l+0x936>
 8009fd2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009fd4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009fd8:	b35a      	cbz	r2, 800a032 <_strtod_l+0x8ca>
 8009fda:	4a9f      	ldr	r2, [pc, #636]	@ (800a258 <_strtod_l+0xaf0>)
 8009fdc:	4293      	cmp	r3, r2
 8009fde:	d12b      	bne.n	800a038 <_strtod_l+0x8d0>
 8009fe0:	9b08      	ldr	r3, [sp, #32]
 8009fe2:	4651      	mov	r1, sl
 8009fe4:	b303      	cbz	r3, 800a028 <_strtod_l+0x8c0>
 8009fe6:	4b9d      	ldr	r3, [pc, #628]	@ (800a25c <_strtod_l+0xaf4>)
 8009fe8:	465a      	mov	r2, fp
 8009fea:	4013      	ands	r3, r2
 8009fec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8009ff4:	d81b      	bhi.n	800a02e <_strtod_l+0x8c6>
 8009ff6:	0d1b      	lsrs	r3, r3, #20
 8009ff8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009ffc:	fa02 f303 	lsl.w	r3, r2, r3
 800a000:	4299      	cmp	r1, r3
 800a002:	d119      	bne.n	800a038 <_strtod_l+0x8d0>
 800a004:	4b96      	ldr	r3, [pc, #600]	@ (800a260 <_strtod_l+0xaf8>)
 800a006:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a008:	429a      	cmp	r2, r3
 800a00a:	d102      	bne.n	800a012 <_strtod_l+0x8aa>
 800a00c:	3101      	adds	r1, #1
 800a00e:	f43f adca 	beq.w	8009ba6 <_strtod_l+0x43e>
 800a012:	4b92      	ldr	r3, [pc, #584]	@ (800a25c <_strtod_l+0xaf4>)
 800a014:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a016:	401a      	ands	r2, r3
 800a018:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a01c:	f04f 0a00 	mov.w	sl, #0
 800a020:	9b08      	ldr	r3, [sp, #32]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d1b8      	bne.n	8009f98 <_strtod_l+0x830>
 800a026:	e5c9      	b.n	8009bbc <_strtod_l+0x454>
 800a028:	f04f 33ff 	mov.w	r3, #4294967295
 800a02c:	e7e8      	b.n	800a000 <_strtod_l+0x898>
 800a02e:	4613      	mov	r3, r2
 800a030:	e7e6      	b.n	800a000 <_strtod_l+0x898>
 800a032:	ea53 030a 	orrs.w	r3, r3, sl
 800a036:	d0a1      	beq.n	8009f7c <_strtod_l+0x814>
 800a038:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a03a:	b1db      	cbz	r3, 800a074 <_strtod_l+0x90c>
 800a03c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a03e:	4213      	tst	r3, r2
 800a040:	d0ee      	beq.n	800a020 <_strtod_l+0x8b8>
 800a042:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a044:	9a08      	ldr	r2, [sp, #32]
 800a046:	4650      	mov	r0, sl
 800a048:	4659      	mov	r1, fp
 800a04a:	b1bb      	cbz	r3, 800a07c <_strtod_l+0x914>
 800a04c:	f7ff fb6c 	bl	8009728 <sulp>
 800a050:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a054:	ec53 2b10 	vmov	r2, r3, d0
 800a058:	f7f6 f928 	bl	80002ac <__adddf3>
 800a05c:	4682      	mov	sl, r0
 800a05e:	468b      	mov	fp, r1
 800a060:	e7de      	b.n	800a020 <_strtod_l+0x8b8>
 800a062:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a066:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a06a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a06e:	f04f 3aff 	mov.w	sl, #4294967295
 800a072:	e7d5      	b.n	800a020 <_strtod_l+0x8b8>
 800a074:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a076:	ea13 0f0a 	tst.w	r3, sl
 800a07a:	e7e1      	b.n	800a040 <_strtod_l+0x8d8>
 800a07c:	f7ff fb54 	bl	8009728 <sulp>
 800a080:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a084:	ec53 2b10 	vmov	r2, r3, d0
 800a088:	f7f6 f90e 	bl	80002a8 <__aeabi_dsub>
 800a08c:	2200      	movs	r2, #0
 800a08e:	2300      	movs	r3, #0
 800a090:	4682      	mov	sl, r0
 800a092:	468b      	mov	fp, r1
 800a094:	f7f6 fd28 	bl	8000ae8 <__aeabi_dcmpeq>
 800a098:	2800      	cmp	r0, #0
 800a09a:	d0c1      	beq.n	800a020 <_strtod_l+0x8b8>
 800a09c:	e619      	b.n	8009cd2 <_strtod_l+0x56a>
 800a09e:	4641      	mov	r1, r8
 800a0a0:	4620      	mov	r0, r4
 800a0a2:	f001 fc4d 	bl	800b940 <__ratio>
 800a0a6:	ec57 6b10 	vmov	r6, r7, d0
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a0b0:	4630      	mov	r0, r6
 800a0b2:	4639      	mov	r1, r7
 800a0b4:	f7f6 fd2c 	bl	8000b10 <__aeabi_dcmple>
 800a0b8:	2800      	cmp	r0, #0
 800a0ba:	d06f      	beq.n	800a19c <_strtod_l+0xa34>
 800a0bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d17a      	bne.n	800a1b8 <_strtod_l+0xa50>
 800a0c2:	f1ba 0f00 	cmp.w	sl, #0
 800a0c6:	d158      	bne.n	800a17a <_strtod_l+0xa12>
 800a0c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a0ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d15a      	bne.n	800a188 <_strtod_l+0xa20>
 800a0d2:	4b64      	ldr	r3, [pc, #400]	@ (800a264 <_strtod_l+0xafc>)
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	4630      	mov	r0, r6
 800a0d8:	4639      	mov	r1, r7
 800a0da:	f7f6 fd0f 	bl	8000afc <__aeabi_dcmplt>
 800a0de:	2800      	cmp	r0, #0
 800a0e0:	d159      	bne.n	800a196 <_strtod_l+0xa2e>
 800a0e2:	4630      	mov	r0, r6
 800a0e4:	4639      	mov	r1, r7
 800a0e6:	4b60      	ldr	r3, [pc, #384]	@ (800a268 <_strtod_l+0xb00>)
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	f7f6 fa95 	bl	8000618 <__aeabi_dmul>
 800a0ee:	4606      	mov	r6, r0
 800a0f0:	460f      	mov	r7, r1
 800a0f2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a0f6:	9606      	str	r6, [sp, #24]
 800a0f8:	9307      	str	r3, [sp, #28]
 800a0fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a0fe:	4d57      	ldr	r5, [pc, #348]	@ (800a25c <_strtod_l+0xaf4>)
 800a100:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a104:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a106:	401d      	ands	r5, r3
 800a108:	4b58      	ldr	r3, [pc, #352]	@ (800a26c <_strtod_l+0xb04>)
 800a10a:	429d      	cmp	r5, r3
 800a10c:	f040 80b2 	bne.w	800a274 <_strtod_l+0xb0c>
 800a110:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a112:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a116:	ec4b ab10 	vmov	d0, sl, fp
 800a11a:	f001 fb49 	bl	800b7b0 <__ulp>
 800a11e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a122:	ec51 0b10 	vmov	r0, r1, d0
 800a126:	f7f6 fa77 	bl	8000618 <__aeabi_dmul>
 800a12a:	4652      	mov	r2, sl
 800a12c:	465b      	mov	r3, fp
 800a12e:	f7f6 f8bd 	bl	80002ac <__adddf3>
 800a132:	460b      	mov	r3, r1
 800a134:	4949      	ldr	r1, [pc, #292]	@ (800a25c <_strtod_l+0xaf4>)
 800a136:	4a4e      	ldr	r2, [pc, #312]	@ (800a270 <_strtod_l+0xb08>)
 800a138:	4019      	ands	r1, r3
 800a13a:	4291      	cmp	r1, r2
 800a13c:	4682      	mov	sl, r0
 800a13e:	d942      	bls.n	800a1c6 <_strtod_l+0xa5e>
 800a140:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a142:	4b47      	ldr	r3, [pc, #284]	@ (800a260 <_strtod_l+0xaf8>)
 800a144:	429a      	cmp	r2, r3
 800a146:	d103      	bne.n	800a150 <_strtod_l+0x9e8>
 800a148:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a14a:	3301      	adds	r3, #1
 800a14c:	f43f ad2b 	beq.w	8009ba6 <_strtod_l+0x43e>
 800a150:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a260 <_strtod_l+0xaf8>
 800a154:	f04f 3aff 	mov.w	sl, #4294967295
 800a158:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a15a:	9805      	ldr	r0, [sp, #20]
 800a15c:	f000 fff4 	bl	800b148 <_Bfree>
 800a160:	9805      	ldr	r0, [sp, #20]
 800a162:	4649      	mov	r1, r9
 800a164:	f000 fff0 	bl	800b148 <_Bfree>
 800a168:	9805      	ldr	r0, [sp, #20]
 800a16a:	4641      	mov	r1, r8
 800a16c:	f000 ffec 	bl	800b148 <_Bfree>
 800a170:	9805      	ldr	r0, [sp, #20]
 800a172:	4621      	mov	r1, r4
 800a174:	f000 ffe8 	bl	800b148 <_Bfree>
 800a178:	e618      	b.n	8009dac <_strtod_l+0x644>
 800a17a:	f1ba 0f01 	cmp.w	sl, #1
 800a17e:	d103      	bne.n	800a188 <_strtod_l+0xa20>
 800a180:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a182:	2b00      	cmp	r3, #0
 800a184:	f43f ada5 	beq.w	8009cd2 <_strtod_l+0x56a>
 800a188:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a238 <_strtod_l+0xad0>
 800a18c:	4f35      	ldr	r7, [pc, #212]	@ (800a264 <_strtod_l+0xafc>)
 800a18e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a192:	2600      	movs	r6, #0
 800a194:	e7b1      	b.n	800a0fa <_strtod_l+0x992>
 800a196:	4f34      	ldr	r7, [pc, #208]	@ (800a268 <_strtod_l+0xb00>)
 800a198:	2600      	movs	r6, #0
 800a19a:	e7aa      	b.n	800a0f2 <_strtod_l+0x98a>
 800a19c:	4b32      	ldr	r3, [pc, #200]	@ (800a268 <_strtod_l+0xb00>)
 800a19e:	4630      	mov	r0, r6
 800a1a0:	4639      	mov	r1, r7
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	f7f6 fa38 	bl	8000618 <__aeabi_dmul>
 800a1a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1aa:	4606      	mov	r6, r0
 800a1ac:	460f      	mov	r7, r1
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d09f      	beq.n	800a0f2 <_strtod_l+0x98a>
 800a1b2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a1b6:	e7a0      	b.n	800a0fa <_strtod_l+0x992>
 800a1b8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a240 <_strtod_l+0xad8>
 800a1bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a1c0:	ec57 6b17 	vmov	r6, r7, d7
 800a1c4:	e799      	b.n	800a0fa <_strtod_l+0x992>
 800a1c6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a1ca:	9b08      	ldr	r3, [sp, #32]
 800a1cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d1c1      	bne.n	800a158 <_strtod_l+0x9f0>
 800a1d4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a1d8:	0d1b      	lsrs	r3, r3, #20
 800a1da:	051b      	lsls	r3, r3, #20
 800a1dc:	429d      	cmp	r5, r3
 800a1de:	d1bb      	bne.n	800a158 <_strtod_l+0x9f0>
 800a1e0:	4630      	mov	r0, r6
 800a1e2:	4639      	mov	r1, r7
 800a1e4:	f7f6 fd78 	bl	8000cd8 <__aeabi_d2lz>
 800a1e8:	f7f6 f9e8 	bl	80005bc <__aeabi_l2d>
 800a1ec:	4602      	mov	r2, r0
 800a1ee:	460b      	mov	r3, r1
 800a1f0:	4630      	mov	r0, r6
 800a1f2:	4639      	mov	r1, r7
 800a1f4:	f7f6 f858 	bl	80002a8 <__aeabi_dsub>
 800a1f8:	460b      	mov	r3, r1
 800a1fa:	4602      	mov	r2, r0
 800a1fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a200:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a204:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a206:	ea46 060a 	orr.w	r6, r6, sl
 800a20a:	431e      	orrs	r6, r3
 800a20c:	d06f      	beq.n	800a2ee <_strtod_l+0xb86>
 800a20e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a248 <_strtod_l+0xae0>)
 800a210:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a214:	f7f6 fc72 	bl	8000afc <__aeabi_dcmplt>
 800a218:	2800      	cmp	r0, #0
 800a21a:	f47f accf 	bne.w	8009bbc <_strtod_l+0x454>
 800a21e:	a30c      	add	r3, pc, #48	@ (adr r3, 800a250 <_strtod_l+0xae8>)
 800a220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a224:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a228:	f7f6 fc86 	bl	8000b38 <__aeabi_dcmpgt>
 800a22c:	2800      	cmp	r0, #0
 800a22e:	d093      	beq.n	800a158 <_strtod_l+0x9f0>
 800a230:	e4c4      	b.n	8009bbc <_strtod_l+0x454>
 800a232:	bf00      	nop
 800a234:	f3af 8000 	nop.w
 800a238:	00000000 	.word	0x00000000
 800a23c:	bff00000 	.word	0xbff00000
 800a240:	00000000 	.word	0x00000000
 800a244:	3ff00000 	.word	0x3ff00000
 800a248:	94a03595 	.word	0x94a03595
 800a24c:	3fdfffff 	.word	0x3fdfffff
 800a250:	35afe535 	.word	0x35afe535
 800a254:	3fe00000 	.word	0x3fe00000
 800a258:	000fffff 	.word	0x000fffff
 800a25c:	7ff00000 	.word	0x7ff00000
 800a260:	7fefffff 	.word	0x7fefffff
 800a264:	3ff00000 	.word	0x3ff00000
 800a268:	3fe00000 	.word	0x3fe00000
 800a26c:	7fe00000 	.word	0x7fe00000
 800a270:	7c9fffff 	.word	0x7c9fffff
 800a274:	9b08      	ldr	r3, [sp, #32]
 800a276:	b323      	cbz	r3, 800a2c2 <_strtod_l+0xb5a>
 800a278:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a27c:	d821      	bhi.n	800a2c2 <_strtod_l+0xb5a>
 800a27e:	a328      	add	r3, pc, #160	@ (adr r3, 800a320 <_strtod_l+0xbb8>)
 800a280:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a284:	4630      	mov	r0, r6
 800a286:	4639      	mov	r1, r7
 800a288:	f7f6 fc42 	bl	8000b10 <__aeabi_dcmple>
 800a28c:	b1a0      	cbz	r0, 800a2b8 <_strtod_l+0xb50>
 800a28e:	4639      	mov	r1, r7
 800a290:	4630      	mov	r0, r6
 800a292:	f7f6 fc99 	bl	8000bc8 <__aeabi_d2uiz>
 800a296:	2801      	cmp	r0, #1
 800a298:	bf38      	it	cc
 800a29a:	2001      	movcc	r0, #1
 800a29c:	f7f6 f942 	bl	8000524 <__aeabi_ui2d>
 800a2a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2a2:	4606      	mov	r6, r0
 800a2a4:	460f      	mov	r7, r1
 800a2a6:	b9fb      	cbnz	r3, 800a2e8 <_strtod_l+0xb80>
 800a2a8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a2ac:	9014      	str	r0, [sp, #80]	@ 0x50
 800a2ae:	9315      	str	r3, [sp, #84]	@ 0x54
 800a2b0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a2b4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a2b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a2ba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a2be:	1b5b      	subs	r3, r3, r5
 800a2c0:	9311      	str	r3, [sp, #68]	@ 0x44
 800a2c2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a2c6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a2ca:	f001 fa71 	bl	800b7b0 <__ulp>
 800a2ce:	4650      	mov	r0, sl
 800a2d0:	ec53 2b10 	vmov	r2, r3, d0
 800a2d4:	4659      	mov	r1, fp
 800a2d6:	f7f6 f99f 	bl	8000618 <__aeabi_dmul>
 800a2da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a2de:	f7f5 ffe5 	bl	80002ac <__adddf3>
 800a2e2:	4682      	mov	sl, r0
 800a2e4:	468b      	mov	fp, r1
 800a2e6:	e770      	b.n	800a1ca <_strtod_l+0xa62>
 800a2e8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a2ec:	e7e0      	b.n	800a2b0 <_strtod_l+0xb48>
 800a2ee:	a30e      	add	r3, pc, #56	@ (adr r3, 800a328 <_strtod_l+0xbc0>)
 800a2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f4:	f7f6 fc02 	bl	8000afc <__aeabi_dcmplt>
 800a2f8:	e798      	b.n	800a22c <_strtod_l+0xac4>
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a2fe:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a300:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a302:	6013      	str	r3, [r2, #0]
 800a304:	f7ff ba6d 	b.w	80097e2 <_strtod_l+0x7a>
 800a308:	2a65      	cmp	r2, #101	@ 0x65
 800a30a:	f43f ab66 	beq.w	80099da <_strtod_l+0x272>
 800a30e:	2a45      	cmp	r2, #69	@ 0x45
 800a310:	f43f ab63 	beq.w	80099da <_strtod_l+0x272>
 800a314:	2301      	movs	r3, #1
 800a316:	f7ff bb9e 	b.w	8009a56 <_strtod_l+0x2ee>
 800a31a:	bf00      	nop
 800a31c:	f3af 8000 	nop.w
 800a320:	ffc00000 	.word	0xffc00000
 800a324:	41dfffff 	.word	0x41dfffff
 800a328:	94a03595 	.word	0x94a03595
 800a32c:	3fcfffff 	.word	0x3fcfffff

0800a330 <strtod>:
 800a330:	460a      	mov	r2, r1
 800a332:	4601      	mov	r1, r0
 800a334:	4802      	ldr	r0, [pc, #8]	@ (800a340 <strtod+0x10>)
 800a336:	4b03      	ldr	r3, [pc, #12]	@ (800a344 <strtod+0x14>)
 800a338:	6800      	ldr	r0, [r0, #0]
 800a33a:	f7ff ba15 	b.w	8009768 <_strtod_l>
 800a33e:	bf00      	nop
 800a340:	200001a4 	.word	0x200001a4
 800a344:	20000038 	.word	0x20000038

0800a348 <_strtol_l.constprop.0>:
 800a348:	2b24      	cmp	r3, #36	@ 0x24
 800a34a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a34e:	4686      	mov	lr, r0
 800a350:	4690      	mov	r8, r2
 800a352:	d801      	bhi.n	800a358 <_strtol_l.constprop.0+0x10>
 800a354:	2b01      	cmp	r3, #1
 800a356:	d106      	bne.n	800a366 <_strtol_l.constprop.0+0x1e>
 800a358:	f000 fa2c 	bl	800a7b4 <__errno>
 800a35c:	2316      	movs	r3, #22
 800a35e:	6003      	str	r3, [r0, #0]
 800a360:	2000      	movs	r0, #0
 800a362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a366:	4834      	ldr	r0, [pc, #208]	@ (800a438 <_strtol_l.constprop.0+0xf0>)
 800a368:	460d      	mov	r5, r1
 800a36a:	462a      	mov	r2, r5
 800a36c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a370:	5d06      	ldrb	r6, [r0, r4]
 800a372:	f016 0608 	ands.w	r6, r6, #8
 800a376:	d1f8      	bne.n	800a36a <_strtol_l.constprop.0+0x22>
 800a378:	2c2d      	cmp	r4, #45	@ 0x2d
 800a37a:	d12d      	bne.n	800a3d8 <_strtol_l.constprop.0+0x90>
 800a37c:	782c      	ldrb	r4, [r5, #0]
 800a37e:	2601      	movs	r6, #1
 800a380:	1c95      	adds	r5, r2, #2
 800a382:	f033 0210 	bics.w	r2, r3, #16
 800a386:	d109      	bne.n	800a39c <_strtol_l.constprop.0+0x54>
 800a388:	2c30      	cmp	r4, #48	@ 0x30
 800a38a:	d12a      	bne.n	800a3e2 <_strtol_l.constprop.0+0x9a>
 800a38c:	782a      	ldrb	r2, [r5, #0]
 800a38e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a392:	2a58      	cmp	r2, #88	@ 0x58
 800a394:	d125      	bne.n	800a3e2 <_strtol_l.constprop.0+0x9a>
 800a396:	786c      	ldrb	r4, [r5, #1]
 800a398:	2310      	movs	r3, #16
 800a39a:	3502      	adds	r5, #2
 800a39c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a3a0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	fbbc f9f3 	udiv	r9, ip, r3
 800a3aa:	4610      	mov	r0, r2
 800a3ac:	fb03 ca19 	mls	sl, r3, r9, ip
 800a3b0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a3b4:	2f09      	cmp	r7, #9
 800a3b6:	d81b      	bhi.n	800a3f0 <_strtol_l.constprop.0+0xa8>
 800a3b8:	463c      	mov	r4, r7
 800a3ba:	42a3      	cmp	r3, r4
 800a3bc:	dd27      	ble.n	800a40e <_strtol_l.constprop.0+0xc6>
 800a3be:	1c57      	adds	r7, r2, #1
 800a3c0:	d007      	beq.n	800a3d2 <_strtol_l.constprop.0+0x8a>
 800a3c2:	4581      	cmp	r9, r0
 800a3c4:	d320      	bcc.n	800a408 <_strtol_l.constprop.0+0xc0>
 800a3c6:	d101      	bne.n	800a3cc <_strtol_l.constprop.0+0x84>
 800a3c8:	45a2      	cmp	sl, r4
 800a3ca:	db1d      	blt.n	800a408 <_strtol_l.constprop.0+0xc0>
 800a3cc:	fb00 4003 	mla	r0, r0, r3, r4
 800a3d0:	2201      	movs	r2, #1
 800a3d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a3d6:	e7eb      	b.n	800a3b0 <_strtol_l.constprop.0+0x68>
 800a3d8:	2c2b      	cmp	r4, #43	@ 0x2b
 800a3da:	bf04      	itt	eq
 800a3dc:	782c      	ldrbeq	r4, [r5, #0]
 800a3de:	1c95      	addeq	r5, r2, #2
 800a3e0:	e7cf      	b.n	800a382 <_strtol_l.constprop.0+0x3a>
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d1da      	bne.n	800a39c <_strtol_l.constprop.0+0x54>
 800a3e6:	2c30      	cmp	r4, #48	@ 0x30
 800a3e8:	bf0c      	ite	eq
 800a3ea:	2308      	moveq	r3, #8
 800a3ec:	230a      	movne	r3, #10
 800a3ee:	e7d5      	b.n	800a39c <_strtol_l.constprop.0+0x54>
 800a3f0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a3f4:	2f19      	cmp	r7, #25
 800a3f6:	d801      	bhi.n	800a3fc <_strtol_l.constprop.0+0xb4>
 800a3f8:	3c37      	subs	r4, #55	@ 0x37
 800a3fa:	e7de      	b.n	800a3ba <_strtol_l.constprop.0+0x72>
 800a3fc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a400:	2f19      	cmp	r7, #25
 800a402:	d804      	bhi.n	800a40e <_strtol_l.constprop.0+0xc6>
 800a404:	3c57      	subs	r4, #87	@ 0x57
 800a406:	e7d8      	b.n	800a3ba <_strtol_l.constprop.0+0x72>
 800a408:	f04f 32ff 	mov.w	r2, #4294967295
 800a40c:	e7e1      	b.n	800a3d2 <_strtol_l.constprop.0+0x8a>
 800a40e:	1c53      	adds	r3, r2, #1
 800a410:	d108      	bne.n	800a424 <_strtol_l.constprop.0+0xdc>
 800a412:	2322      	movs	r3, #34	@ 0x22
 800a414:	f8ce 3000 	str.w	r3, [lr]
 800a418:	4660      	mov	r0, ip
 800a41a:	f1b8 0f00 	cmp.w	r8, #0
 800a41e:	d0a0      	beq.n	800a362 <_strtol_l.constprop.0+0x1a>
 800a420:	1e69      	subs	r1, r5, #1
 800a422:	e006      	b.n	800a432 <_strtol_l.constprop.0+0xea>
 800a424:	b106      	cbz	r6, 800a428 <_strtol_l.constprop.0+0xe0>
 800a426:	4240      	negs	r0, r0
 800a428:	f1b8 0f00 	cmp.w	r8, #0
 800a42c:	d099      	beq.n	800a362 <_strtol_l.constprop.0+0x1a>
 800a42e:	2a00      	cmp	r2, #0
 800a430:	d1f6      	bne.n	800a420 <_strtol_l.constprop.0+0xd8>
 800a432:	f8c8 1000 	str.w	r1, [r8]
 800a436:	e794      	b.n	800a362 <_strtol_l.constprop.0+0x1a>
 800a438:	0800cc99 	.word	0x0800cc99

0800a43c <strtol>:
 800a43c:	4613      	mov	r3, r2
 800a43e:	460a      	mov	r2, r1
 800a440:	4601      	mov	r1, r0
 800a442:	4802      	ldr	r0, [pc, #8]	@ (800a44c <strtol+0x10>)
 800a444:	6800      	ldr	r0, [r0, #0]
 800a446:	f7ff bf7f 	b.w	800a348 <_strtol_l.constprop.0>
 800a44a:	bf00      	nop
 800a44c:	200001a4 	.word	0x200001a4

0800a450 <std>:
 800a450:	2300      	movs	r3, #0
 800a452:	b510      	push	{r4, lr}
 800a454:	4604      	mov	r4, r0
 800a456:	e9c0 3300 	strd	r3, r3, [r0]
 800a45a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a45e:	6083      	str	r3, [r0, #8]
 800a460:	8181      	strh	r1, [r0, #12]
 800a462:	6643      	str	r3, [r0, #100]	@ 0x64
 800a464:	81c2      	strh	r2, [r0, #14]
 800a466:	6183      	str	r3, [r0, #24]
 800a468:	4619      	mov	r1, r3
 800a46a:	2208      	movs	r2, #8
 800a46c:	305c      	adds	r0, #92	@ 0x5c
 800a46e:	f000 f92d 	bl	800a6cc <memset>
 800a472:	4b0d      	ldr	r3, [pc, #52]	@ (800a4a8 <std+0x58>)
 800a474:	6263      	str	r3, [r4, #36]	@ 0x24
 800a476:	4b0d      	ldr	r3, [pc, #52]	@ (800a4ac <std+0x5c>)
 800a478:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a47a:	4b0d      	ldr	r3, [pc, #52]	@ (800a4b0 <std+0x60>)
 800a47c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a47e:	4b0d      	ldr	r3, [pc, #52]	@ (800a4b4 <std+0x64>)
 800a480:	6323      	str	r3, [r4, #48]	@ 0x30
 800a482:	4b0d      	ldr	r3, [pc, #52]	@ (800a4b8 <std+0x68>)
 800a484:	6224      	str	r4, [r4, #32]
 800a486:	429c      	cmp	r4, r3
 800a488:	d006      	beq.n	800a498 <std+0x48>
 800a48a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a48e:	4294      	cmp	r4, r2
 800a490:	d002      	beq.n	800a498 <std+0x48>
 800a492:	33d0      	adds	r3, #208	@ 0xd0
 800a494:	429c      	cmp	r4, r3
 800a496:	d105      	bne.n	800a4a4 <std+0x54>
 800a498:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a49c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4a0:	f000 b9b2 	b.w	800a808 <__retarget_lock_init_recursive>
 800a4a4:	bd10      	pop	{r4, pc}
 800a4a6:	bf00      	nop
 800a4a8:	0800a5d5 	.word	0x0800a5d5
 800a4ac:	0800a5f7 	.word	0x0800a5f7
 800a4b0:	0800a62f 	.word	0x0800a62f
 800a4b4:	0800a653 	.word	0x0800a653
 800a4b8:	200005a4 	.word	0x200005a4

0800a4bc <stdio_exit_handler>:
 800a4bc:	4a02      	ldr	r2, [pc, #8]	@ (800a4c8 <stdio_exit_handler+0xc>)
 800a4be:	4903      	ldr	r1, [pc, #12]	@ (800a4cc <stdio_exit_handler+0x10>)
 800a4c0:	4803      	ldr	r0, [pc, #12]	@ (800a4d0 <stdio_exit_handler+0x14>)
 800a4c2:	f000 b869 	b.w	800a598 <_fwalk_sglue>
 800a4c6:	bf00      	nop
 800a4c8:	2000002c 	.word	0x2000002c
 800a4cc:	0800c119 	.word	0x0800c119
 800a4d0:	200001a8 	.word	0x200001a8

0800a4d4 <cleanup_stdio>:
 800a4d4:	6841      	ldr	r1, [r0, #4]
 800a4d6:	4b0c      	ldr	r3, [pc, #48]	@ (800a508 <cleanup_stdio+0x34>)
 800a4d8:	4299      	cmp	r1, r3
 800a4da:	b510      	push	{r4, lr}
 800a4dc:	4604      	mov	r4, r0
 800a4de:	d001      	beq.n	800a4e4 <cleanup_stdio+0x10>
 800a4e0:	f001 fe1a 	bl	800c118 <_fflush_r>
 800a4e4:	68a1      	ldr	r1, [r4, #8]
 800a4e6:	4b09      	ldr	r3, [pc, #36]	@ (800a50c <cleanup_stdio+0x38>)
 800a4e8:	4299      	cmp	r1, r3
 800a4ea:	d002      	beq.n	800a4f2 <cleanup_stdio+0x1e>
 800a4ec:	4620      	mov	r0, r4
 800a4ee:	f001 fe13 	bl	800c118 <_fflush_r>
 800a4f2:	68e1      	ldr	r1, [r4, #12]
 800a4f4:	4b06      	ldr	r3, [pc, #24]	@ (800a510 <cleanup_stdio+0x3c>)
 800a4f6:	4299      	cmp	r1, r3
 800a4f8:	d004      	beq.n	800a504 <cleanup_stdio+0x30>
 800a4fa:	4620      	mov	r0, r4
 800a4fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a500:	f001 be0a 	b.w	800c118 <_fflush_r>
 800a504:	bd10      	pop	{r4, pc}
 800a506:	bf00      	nop
 800a508:	200005a4 	.word	0x200005a4
 800a50c:	2000060c 	.word	0x2000060c
 800a510:	20000674 	.word	0x20000674

0800a514 <global_stdio_init.part.0>:
 800a514:	b510      	push	{r4, lr}
 800a516:	4b0b      	ldr	r3, [pc, #44]	@ (800a544 <global_stdio_init.part.0+0x30>)
 800a518:	4c0b      	ldr	r4, [pc, #44]	@ (800a548 <global_stdio_init.part.0+0x34>)
 800a51a:	4a0c      	ldr	r2, [pc, #48]	@ (800a54c <global_stdio_init.part.0+0x38>)
 800a51c:	601a      	str	r2, [r3, #0]
 800a51e:	4620      	mov	r0, r4
 800a520:	2200      	movs	r2, #0
 800a522:	2104      	movs	r1, #4
 800a524:	f7ff ff94 	bl	800a450 <std>
 800a528:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a52c:	2201      	movs	r2, #1
 800a52e:	2109      	movs	r1, #9
 800a530:	f7ff ff8e 	bl	800a450 <std>
 800a534:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a538:	2202      	movs	r2, #2
 800a53a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a53e:	2112      	movs	r1, #18
 800a540:	f7ff bf86 	b.w	800a450 <std>
 800a544:	200006dc 	.word	0x200006dc
 800a548:	200005a4 	.word	0x200005a4
 800a54c:	0800a4bd 	.word	0x0800a4bd

0800a550 <__sfp_lock_acquire>:
 800a550:	4801      	ldr	r0, [pc, #4]	@ (800a558 <__sfp_lock_acquire+0x8>)
 800a552:	f000 b95a 	b.w	800a80a <__retarget_lock_acquire_recursive>
 800a556:	bf00      	nop
 800a558:	200006e5 	.word	0x200006e5

0800a55c <__sfp_lock_release>:
 800a55c:	4801      	ldr	r0, [pc, #4]	@ (800a564 <__sfp_lock_release+0x8>)
 800a55e:	f000 b955 	b.w	800a80c <__retarget_lock_release_recursive>
 800a562:	bf00      	nop
 800a564:	200006e5 	.word	0x200006e5

0800a568 <__sinit>:
 800a568:	b510      	push	{r4, lr}
 800a56a:	4604      	mov	r4, r0
 800a56c:	f7ff fff0 	bl	800a550 <__sfp_lock_acquire>
 800a570:	6a23      	ldr	r3, [r4, #32]
 800a572:	b11b      	cbz	r3, 800a57c <__sinit+0x14>
 800a574:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a578:	f7ff bff0 	b.w	800a55c <__sfp_lock_release>
 800a57c:	4b04      	ldr	r3, [pc, #16]	@ (800a590 <__sinit+0x28>)
 800a57e:	6223      	str	r3, [r4, #32]
 800a580:	4b04      	ldr	r3, [pc, #16]	@ (800a594 <__sinit+0x2c>)
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d1f5      	bne.n	800a574 <__sinit+0xc>
 800a588:	f7ff ffc4 	bl	800a514 <global_stdio_init.part.0>
 800a58c:	e7f2      	b.n	800a574 <__sinit+0xc>
 800a58e:	bf00      	nop
 800a590:	0800a4d5 	.word	0x0800a4d5
 800a594:	200006dc 	.word	0x200006dc

0800a598 <_fwalk_sglue>:
 800a598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a59c:	4607      	mov	r7, r0
 800a59e:	4688      	mov	r8, r1
 800a5a0:	4614      	mov	r4, r2
 800a5a2:	2600      	movs	r6, #0
 800a5a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a5a8:	f1b9 0901 	subs.w	r9, r9, #1
 800a5ac:	d505      	bpl.n	800a5ba <_fwalk_sglue+0x22>
 800a5ae:	6824      	ldr	r4, [r4, #0]
 800a5b0:	2c00      	cmp	r4, #0
 800a5b2:	d1f7      	bne.n	800a5a4 <_fwalk_sglue+0xc>
 800a5b4:	4630      	mov	r0, r6
 800a5b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5ba:	89ab      	ldrh	r3, [r5, #12]
 800a5bc:	2b01      	cmp	r3, #1
 800a5be:	d907      	bls.n	800a5d0 <_fwalk_sglue+0x38>
 800a5c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a5c4:	3301      	adds	r3, #1
 800a5c6:	d003      	beq.n	800a5d0 <_fwalk_sglue+0x38>
 800a5c8:	4629      	mov	r1, r5
 800a5ca:	4638      	mov	r0, r7
 800a5cc:	47c0      	blx	r8
 800a5ce:	4306      	orrs	r6, r0
 800a5d0:	3568      	adds	r5, #104	@ 0x68
 800a5d2:	e7e9      	b.n	800a5a8 <_fwalk_sglue+0x10>

0800a5d4 <__sread>:
 800a5d4:	b510      	push	{r4, lr}
 800a5d6:	460c      	mov	r4, r1
 800a5d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5dc:	f000 f8c6 	bl	800a76c <_read_r>
 800a5e0:	2800      	cmp	r0, #0
 800a5e2:	bfab      	itete	ge
 800a5e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a5e6:	89a3      	ldrhlt	r3, [r4, #12]
 800a5e8:	181b      	addge	r3, r3, r0
 800a5ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a5ee:	bfac      	ite	ge
 800a5f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a5f2:	81a3      	strhlt	r3, [r4, #12]
 800a5f4:	bd10      	pop	{r4, pc}

0800a5f6 <__swrite>:
 800a5f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5fa:	461f      	mov	r7, r3
 800a5fc:	898b      	ldrh	r3, [r1, #12]
 800a5fe:	05db      	lsls	r3, r3, #23
 800a600:	4605      	mov	r5, r0
 800a602:	460c      	mov	r4, r1
 800a604:	4616      	mov	r6, r2
 800a606:	d505      	bpl.n	800a614 <__swrite+0x1e>
 800a608:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a60c:	2302      	movs	r3, #2
 800a60e:	2200      	movs	r2, #0
 800a610:	f000 f89a 	bl	800a748 <_lseek_r>
 800a614:	89a3      	ldrh	r3, [r4, #12]
 800a616:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a61a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a61e:	81a3      	strh	r3, [r4, #12]
 800a620:	4632      	mov	r2, r6
 800a622:	463b      	mov	r3, r7
 800a624:	4628      	mov	r0, r5
 800a626:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a62a:	f000 b8b1 	b.w	800a790 <_write_r>

0800a62e <__sseek>:
 800a62e:	b510      	push	{r4, lr}
 800a630:	460c      	mov	r4, r1
 800a632:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a636:	f000 f887 	bl	800a748 <_lseek_r>
 800a63a:	1c43      	adds	r3, r0, #1
 800a63c:	89a3      	ldrh	r3, [r4, #12]
 800a63e:	bf15      	itete	ne
 800a640:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a642:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a646:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a64a:	81a3      	strheq	r3, [r4, #12]
 800a64c:	bf18      	it	ne
 800a64e:	81a3      	strhne	r3, [r4, #12]
 800a650:	bd10      	pop	{r4, pc}

0800a652 <__sclose>:
 800a652:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a656:	f000 b867 	b.w	800a728 <_close_r>

0800a65a <_vsniprintf_r>:
 800a65a:	b530      	push	{r4, r5, lr}
 800a65c:	4614      	mov	r4, r2
 800a65e:	2c00      	cmp	r4, #0
 800a660:	b09b      	sub	sp, #108	@ 0x6c
 800a662:	4605      	mov	r5, r0
 800a664:	461a      	mov	r2, r3
 800a666:	da05      	bge.n	800a674 <_vsniprintf_r+0x1a>
 800a668:	238b      	movs	r3, #139	@ 0x8b
 800a66a:	6003      	str	r3, [r0, #0]
 800a66c:	f04f 30ff 	mov.w	r0, #4294967295
 800a670:	b01b      	add	sp, #108	@ 0x6c
 800a672:	bd30      	pop	{r4, r5, pc}
 800a674:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a678:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a67c:	bf14      	ite	ne
 800a67e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a682:	4623      	moveq	r3, r4
 800a684:	9302      	str	r3, [sp, #8]
 800a686:	9305      	str	r3, [sp, #20]
 800a688:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a68c:	9100      	str	r1, [sp, #0]
 800a68e:	9104      	str	r1, [sp, #16]
 800a690:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a694:	4669      	mov	r1, sp
 800a696:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a698:	f001 fa30 	bl	800bafc <_svfiprintf_r>
 800a69c:	1c43      	adds	r3, r0, #1
 800a69e:	bfbc      	itt	lt
 800a6a0:	238b      	movlt	r3, #139	@ 0x8b
 800a6a2:	602b      	strlt	r3, [r5, #0]
 800a6a4:	2c00      	cmp	r4, #0
 800a6a6:	d0e3      	beq.n	800a670 <_vsniprintf_r+0x16>
 800a6a8:	9b00      	ldr	r3, [sp, #0]
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	701a      	strb	r2, [r3, #0]
 800a6ae:	e7df      	b.n	800a670 <_vsniprintf_r+0x16>

0800a6b0 <vsniprintf>:
 800a6b0:	b507      	push	{r0, r1, r2, lr}
 800a6b2:	9300      	str	r3, [sp, #0]
 800a6b4:	4613      	mov	r3, r2
 800a6b6:	460a      	mov	r2, r1
 800a6b8:	4601      	mov	r1, r0
 800a6ba:	4803      	ldr	r0, [pc, #12]	@ (800a6c8 <vsniprintf+0x18>)
 800a6bc:	6800      	ldr	r0, [r0, #0]
 800a6be:	f7ff ffcc 	bl	800a65a <_vsniprintf_r>
 800a6c2:	b003      	add	sp, #12
 800a6c4:	f85d fb04 	ldr.w	pc, [sp], #4
 800a6c8:	200001a4 	.word	0x200001a4

0800a6cc <memset>:
 800a6cc:	4402      	add	r2, r0
 800a6ce:	4603      	mov	r3, r0
 800a6d0:	4293      	cmp	r3, r2
 800a6d2:	d100      	bne.n	800a6d6 <memset+0xa>
 800a6d4:	4770      	bx	lr
 800a6d6:	f803 1b01 	strb.w	r1, [r3], #1
 800a6da:	e7f9      	b.n	800a6d0 <memset+0x4>

0800a6dc <strncmp>:
 800a6dc:	b510      	push	{r4, lr}
 800a6de:	b16a      	cbz	r2, 800a6fc <strncmp+0x20>
 800a6e0:	3901      	subs	r1, #1
 800a6e2:	1884      	adds	r4, r0, r2
 800a6e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6e8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a6ec:	429a      	cmp	r2, r3
 800a6ee:	d103      	bne.n	800a6f8 <strncmp+0x1c>
 800a6f0:	42a0      	cmp	r0, r4
 800a6f2:	d001      	beq.n	800a6f8 <strncmp+0x1c>
 800a6f4:	2a00      	cmp	r2, #0
 800a6f6:	d1f5      	bne.n	800a6e4 <strncmp+0x8>
 800a6f8:	1ad0      	subs	r0, r2, r3
 800a6fa:	bd10      	pop	{r4, pc}
 800a6fc:	4610      	mov	r0, r2
 800a6fe:	e7fc      	b.n	800a6fa <strncmp+0x1e>

0800a700 <strncpy>:
 800a700:	b510      	push	{r4, lr}
 800a702:	3901      	subs	r1, #1
 800a704:	4603      	mov	r3, r0
 800a706:	b132      	cbz	r2, 800a716 <strncpy+0x16>
 800a708:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a70c:	f803 4b01 	strb.w	r4, [r3], #1
 800a710:	3a01      	subs	r2, #1
 800a712:	2c00      	cmp	r4, #0
 800a714:	d1f7      	bne.n	800a706 <strncpy+0x6>
 800a716:	441a      	add	r2, r3
 800a718:	2100      	movs	r1, #0
 800a71a:	4293      	cmp	r3, r2
 800a71c:	d100      	bne.n	800a720 <strncpy+0x20>
 800a71e:	bd10      	pop	{r4, pc}
 800a720:	f803 1b01 	strb.w	r1, [r3], #1
 800a724:	e7f9      	b.n	800a71a <strncpy+0x1a>
	...

0800a728 <_close_r>:
 800a728:	b538      	push	{r3, r4, r5, lr}
 800a72a:	4d06      	ldr	r5, [pc, #24]	@ (800a744 <_close_r+0x1c>)
 800a72c:	2300      	movs	r3, #0
 800a72e:	4604      	mov	r4, r0
 800a730:	4608      	mov	r0, r1
 800a732:	602b      	str	r3, [r5, #0]
 800a734:	f7f7 fd7a 	bl	800222c <_close>
 800a738:	1c43      	adds	r3, r0, #1
 800a73a:	d102      	bne.n	800a742 <_close_r+0x1a>
 800a73c:	682b      	ldr	r3, [r5, #0]
 800a73e:	b103      	cbz	r3, 800a742 <_close_r+0x1a>
 800a740:	6023      	str	r3, [r4, #0]
 800a742:	bd38      	pop	{r3, r4, r5, pc}
 800a744:	200006e0 	.word	0x200006e0

0800a748 <_lseek_r>:
 800a748:	b538      	push	{r3, r4, r5, lr}
 800a74a:	4d07      	ldr	r5, [pc, #28]	@ (800a768 <_lseek_r+0x20>)
 800a74c:	4604      	mov	r4, r0
 800a74e:	4608      	mov	r0, r1
 800a750:	4611      	mov	r1, r2
 800a752:	2200      	movs	r2, #0
 800a754:	602a      	str	r2, [r5, #0]
 800a756:	461a      	mov	r2, r3
 800a758:	f7f7 fd8f 	bl	800227a <_lseek>
 800a75c:	1c43      	adds	r3, r0, #1
 800a75e:	d102      	bne.n	800a766 <_lseek_r+0x1e>
 800a760:	682b      	ldr	r3, [r5, #0]
 800a762:	b103      	cbz	r3, 800a766 <_lseek_r+0x1e>
 800a764:	6023      	str	r3, [r4, #0]
 800a766:	bd38      	pop	{r3, r4, r5, pc}
 800a768:	200006e0 	.word	0x200006e0

0800a76c <_read_r>:
 800a76c:	b538      	push	{r3, r4, r5, lr}
 800a76e:	4d07      	ldr	r5, [pc, #28]	@ (800a78c <_read_r+0x20>)
 800a770:	4604      	mov	r4, r0
 800a772:	4608      	mov	r0, r1
 800a774:	4611      	mov	r1, r2
 800a776:	2200      	movs	r2, #0
 800a778:	602a      	str	r2, [r5, #0]
 800a77a:	461a      	mov	r2, r3
 800a77c:	f7f7 fd1d 	bl	80021ba <_read>
 800a780:	1c43      	adds	r3, r0, #1
 800a782:	d102      	bne.n	800a78a <_read_r+0x1e>
 800a784:	682b      	ldr	r3, [r5, #0]
 800a786:	b103      	cbz	r3, 800a78a <_read_r+0x1e>
 800a788:	6023      	str	r3, [r4, #0]
 800a78a:	bd38      	pop	{r3, r4, r5, pc}
 800a78c:	200006e0 	.word	0x200006e0

0800a790 <_write_r>:
 800a790:	b538      	push	{r3, r4, r5, lr}
 800a792:	4d07      	ldr	r5, [pc, #28]	@ (800a7b0 <_write_r+0x20>)
 800a794:	4604      	mov	r4, r0
 800a796:	4608      	mov	r0, r1
 800a798:	4611      	mov	r1, r2
 800a79a:	2200      	movs	r2, #0
 800a79c:	602a      	str	r2, [r5, #0]
 800a79e:	461a      	mov	r2, r3
 800a7a0:	f7f7 fd28 	bl	80021f4 <_write>
 800a7a4:	1c43      	adds	r3, r0, #1
 800a7a6:	d102      	bne.n	800a7ae <_write_r+0x1e>
 800a7a8:	682b      	ldr	r3, [r5, #0]
 800a7aa:	b103      	cbz	r3, 800a7ae <_write_r+0x1e>
 800a7ac:	6023      	str	r3, [r4, #0]
 800a7ae:	bd38      	pop	{r3, r4, r5, pc}
 800a7b0:	200006e0 	.word	0x200006e0

0800a7b4 <__errno>:
 800a7b4:	4b01      	ldr	r3, [pc, #4]	@ (800a7bc <__errno+0x8>)
 800a7b6:	6818      	ldr	r0, [r3, #0]
 800a7b8:	4770      	bx	lr
 800a7ba:	bf00      	nop
 800a7bc:	200001a4 	.word	0x200001a4

0800a7c0 <__libc_init_array>:
 800a7c0:	b570      	push	{r4, r5, r6, lr}
 800a7c2:	4d0d      	ldr	r5, [pc, #52]	@ (800a7f8 <__libc_init_array+0x38>)
 800a7c4:	4c0d      	ldr	r4, [pc, #52]	@ (800a7fc <__libc_init_array+0x3c>)
 800a7c6:	1b64      	subs	r4, r4, r5
 800a7c8:	10a4      	asrs	r4, r4, #2
 800a7ca:	2600      	movs	r6, #0
 800a7cc:	42a6      	cmp	r6, r4
 800a7ce:	d109      	bne.n	800a7e4 <__libc_init_array+0x24>
 800a7d0:	4d0b      	ldr	r5, [pc, #44]	@ (800a800 <__libc_init_array+0x40>)
 800a7d2:	4c0c      	ldr	r4, [pc, #48]	@ (800a804 <__libc_init_array+0x44>)
 800a7d4:	f002 f91e 	bl	800ca14 <_init>
 800a7d8:	1b64      	subs	r4, r4, r5
 800a7da:	10a4      	asrs	r4, r4, #2
 800a7dc:	2600      	movs	r6, #0
 800a7de:	42a6      	cmp	r6, r4
 800a7e0:	d105      	bne.n	800a7ee <__libc_init_array+0x2e>
 800a7e2:	bd70      	pop	{r4, r5, r6, pc}
 800a7e4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7e8:	4798      	blx	r3
 800a7ea:	3601      	adds	r6, #1
 800a7ec:	e7ee      	b.n	800a7cc <__libc_init_array+0xc>
 800a7ee:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7f2:	4798      	blx	r3
 800a7f4:	3601      	adds	r6, #1
 800a7f6:	e7f2      	b.n	800a7de <__libc_init_array+0x1e>
 800a7f8:	0800cff8 	.word	0x0800cff8
 800a7fc:	0800cff8 	.word	0x0800cff8
 800a800:	0800cff8 	.word	0x0800cff8
 800a804:	0800cffc 	.word	0x0800cffc

0800a808 <__retarget_lock_init_recursive>:
 800a808:	4770      	bx	lr

0800a80a <__retarget_lock_acquire_recursive>:
 800a80a:	4770      	bx	lr

0800a80c <__retarget_lock_release_recursive>:
 800a80c:	4770      	bx	lr

0800a80e <memcpy>:
 800a80e:	440a      	add	r2, r1
 800a810:	4291      	cmp	r1, r2
 800a812:	f100 33ff 	add.w	r3, r0, #4294967295
 800a816:	d100      	bne.n	800a81a <memcpy+0xc>
 800a818:	4770      	bx	lr
 800a81a:	b510      	push	{r4, lr}
 800a81c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a820:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a824:	4291      	cmp	r1, r2
 800a826:	d1f9      	bne.n	800a81c <memcpy+0xe>
 800a828:	bd10      	pop	{r4, pc}
 800a82a:	0000      	movs	r0, r0
 800a82c:	0000      	movs	r0, r0
	...

0800a830 <nan>:
 800a830:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a838 <nan+0x8>
 800a834:	4770      	bx	lr
 800a836:	bf00      	nop
 800a838:	00000000 	.word	0x00000000
 800a83c:	7ff80000 	.word	0x7ff80000

0800a840 <_free_r>:
 800a840:	b538      	push	{r3, r4, r5, lr}
 800a842:	4605      	mov	r5, r0
 800a844:	2900      	cmp	r1, #0
 800a846:	d041      	beq.n	800a8cc <_free_r+0x8c>
 800a848:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a84c:	1f0c      	subs	r4, r1, #4
 800a84e:	2b00      	cmp	r3, #0
 800a850:	bfb8      	it	lt
 800a852:	18e4      	addlt	r4, r4, r3
 800a854:	f000 fc2c 	bl	800b0b0 <__malloc_lock>
 800a858:	4a1d      	ldr	r2, [pc, #116]	@ (800a8d0 <_free_r+0x90>)
 800a85a:	6813      	ldr	r3, [r2, #0]
 800a85c:	b933      	cbnz	r3, 800a86c <_free_r+0x2c>
 800a85e:	6063      	str	r3, [r4, #4]
 800a860:	6014      	str	r4, [r2, #0]
 800a862:	4628      	mov	r0, r5
 800a864:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a868:	f000 bc28 	b.w	800b0bc <__malloc_unlock>
 800a86c:	42a3      	cmp	r3, r4
 800a86e:	d908      	bls.n	800a882 <_free_r+0x42>
 800a870:	6820      	ldr	r0, [r4, #0]
 800a872:	1821      	adds	r1, r4, r0
 800a874:	428b      	cmp	r3, r1
 800a876:	bf01      	itttt	eq
 800a878:	6819      	ldreq	r1, [r3, #0]
 800a87a:	685b      	ldreq	r3, [r3, #4]
 800a87c:	1809      	addeq	r1, r1, r0
 800a87e:	6021      	streq	r1, [r4, #0]
 800a880:	e7ed      	b.n	800a85e <_free_r+0x1e>
 800a882:	461a      	mov	r2, r3
 800a884:	685b      	ldr	r3, [r3, #4]
 800a886:	b10b      	cbz	r3, 800a88c <_free_r+0x4c>
 800a888:	42a3      	cmp	r3, r4
 800a88a:	d9fa      	bls.n	800a882 <_free_r+0x42>
 800a88c:	6811      	ldr	r1, [r2, #0]
 800a88e:	1850      	adds	r0, r2, r1
 800a890:	42a0      	cmp	r0, r4
 800a892:	d10b      	bne.n	800a8ac <_free_r+0x6c>
 800a894:	6820      	ldr	r0, [r4, #0]
 800a896:	4401      	add	r1, r0
 800a898:	1850      	adds	r0, r2, r1
 800a89a:	4283      	cmp	r3, r0
 800a89c:	6011      	str	r1, [r2, #0]
 800a89e:	d1e0      	bne.n	800a862 <_free_r+0x22>
 800a8a0:	6818      	ldr	r0, [r3, #0]
 800a8a2:	685b      	ldr	r3, [r3, #4]
 800a8a4:	6053      	str	r3, [r2, #4]
 800a8a6:	4408      	add	r0, r1
 800a8a8:	6010      	str	r0, [r2, #0]
 800a8aa:	e7da      	b.n	800a862 <_free_r+0x22>
 800a8ac:	d902      	bls.n	800a8b4 <_free_r+0x74>
 800a8ae:	230c      	movs	r3, #12
 800a8b0:	602b      	str	r3, [r5, #0]
 800a8b2:	e7d6      	b.n	800a862 <_free_r+0x22>
 800a8b4:	6820      	ldr	r0, [r4, #0]
 800a8b6:	1821      	adds	r1, r4, r0
 800a8b8:	428b      	cmp	r3, r1
 800a8ba:	bf04      	itt	eq
 800a8bc:	6819      	ldreq	r1, [r3, #0]
 800a8be:	685b      	ldreq	r3, [r3, #4]
 800a8c0:	6063      	str	r3, [r4, #4]
 800a8c2:	bf04      	itt	eq
 800a8c4:	1809      	addeq	r1, r1, r0
 800a8c6:	6021      	streq	r1, [r4, #0]
 800a8c8:	6054      	str	r4, [r2, #4]
 800a8ca:	e7ca      	b.n	800a862 <_free_r+0x22>
 800a8cc:	bd38      	pop	{r3, r4, r5, pc}
 800a8ce:	bf00      	nop
 800a8d0:	200006ec 	.word	0x200006ec

0800a8d4 <rshift>:
 800a8d4:	6903      	ldr	r3, [r0, #16]
 800a8d6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a8da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a8de:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a8e2:	f100 0414 	add.w	r4, r0, #20
 800a8e6:	dd45      	ble.n	800a974 <rshift+0xa0>
 800a8e8:	f011 011f 	ands.w	r1, r1, #31
 800a8ec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a8f0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a8f4:	d10c      	bne.n	800a910 <rshift+0x3c>
 800a8f6:	f100 0710 	add.w	r7, r0, #16
 800a8fa:	4629      	mov	r1, r5
 800a8fc:	42b1      	cmp	r1, r6
 800a8fe:	d334      	bcc.n	800a96a <rshift+0x96>
 800a900:	1a9b      	subs	r3, r3, r2
 800a902:	009b      	lsls	r3, r3, #2
 800a904:	1eea      	subs	r2, r5, #3
 800a906:	4296      	cmp	r6, r2
 800a908:	bf38      	it	cc
 800a90a:	2300      	movcc	r3, #0
 800a90c:	4423      	add	r3, r4
 800a90e:	e015      	b.n	800a93c <rshift+0x68>
 800a910:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a914:	f1c1 0820 	rsb	r8, r1, #32
 800a918:	40cf      	lsrs	r7, r1
 800a91a:	f105 0e04 	add.w	lr, r5, #4
 800a91e:	46a1      	mov	r9, r4
 800a920:	4576      	cmp	r6, lr
 800a922:	46f4      	mov	ip, lr
 800a924:	d815      	bhi.n	800a952 <rshift+0x7e>
 800a926:	1a9a      	subs	r2, r3, r2
 800a928:	0092      	lsls	r2, r2, #2
 800a92a:	3a04      	subs	r2, #4
 800a92c:	3501      	adds	r5, #1
 800a92e:	42ae      	cmp	r6, r5
 800a930:	bf38      	it	cc
 800a932:	2200      	movcc	r2, #0
 800a934:	18a3      	adds	r3, r4, r2
 800a936:	50a7      	str	r7, [r4, r2]
 800a938:	b107      	cbz	r7, 800a93c <rshift+0x68>
 800a93a:	3304      	adds	r3, #4
 800a93c:	1b1a      	subs	r2, r3, r4
 800a93e:	42a3      	cmp	r3, r4
 800a940:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a944:	bf08      	it	eq
 800a946:	2300      	moveq	r3, #0
 800a948:	6102      	str	r2, [r0, #16]
 800a94a:	bf08      	it	eq
 800a94c:	6143      	streq	r3, [r0, #20]
 800a94e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a952:	f8dc c000 	ldr.w	ip, [ip]
 800a956:	fa0c fc08 	lsl.w	ip, ip, r8
 800a95a:	ea4c 0707 	orr.w	r7, ip, r7
 800a95e:	f849 7b04 	str.w	r7, [r9], #4
 800a962:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a966:	40cf      	lsrs	r7, r1
 800a968:	e7da      	b.n	800a920 <rshift+0x4c>
 800a96a:	f851 cb04 	ldr.w	ip, [r1], #4
 800a96e:	f847 cf04 	str.w	ip, [r7, #4]!
 800a972:	e7c3      	b.n	800a8fc <rshift+0x28>
 800a974:	4623      	mov	r3, r4
 800a976:	e7e1      	b.n	800a93c <rshift+0x68>

0800a978 <__hexdig_fun>:
 800a978:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a97c:	2b09      	cmp	r3, #9
 800a97e:	d802      	bhi.n	800a986 <__hexdig_fun+0xe>
 800a980:	3820      	subs	r0, #32
 800a982:	b2c0      	uxtb	r0, r0
 800a984:	4770      	bx	lr
 800a986:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a98a:	2b05      	cmp	r3, #5
 800a98c:	d801      	bhi.n	800a992 <__hexdig_fun+0x1a>
 800a98e:	3847      	subs	r0, #71	@ 0x47
 800a990:	e7f7      	b.n	800a982 <__hexdig_fun+0xa>
 800a992:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a996:	2b05      	cmp	r3, #5
 800a998:	d801      	bhi.n	800a99e <__hexdig_fun+0x26>
 800a99a:	3827      	subs	r0, #39	@ 0x27
 800a99c:	e7f1      	b.n	800a982 <__hexdig_fun+0xa>
 800a99e:	2000      	movs	r0, #0
 800a9a0:	4770      	bx	lr
	...

0800a9a4 <__gethex>:
 800a9a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9a8:	b085      	sub	sp, #20
 800a9aa:	468a      	mov	sl, r1
 800a9ac:	9302      	str	r3, [sp, #8]
 800a9ae:	680b      	ldr	r3, [r1, #0]
 800a9b0:	9001      	str	r0, [sp, #4]
 800a9b2:	4690      	mov	r8, r2
 800a9b4:	1c9c      	adds	r4, r3, #2
 800a9b6:	46a1      	mov	r9, r4
 800a9b8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a9bc:	2830      	cmp	r0, #48	@ 0x30
 800a9be:	d0fa      	beq.n	800a9b6 <__gethex+0x12>
 800a9c0:	eba9 0303 	sub.w	r3, r9, r3
 800a9c4:	f1a3 0b02 	sub.w	fp, r3, #2
 800a9c8:	f7ff ffd6 	bl	800a978 <__hexdig_fun>
 800a9cc:	4605      	mov	r5, r0
 800a9ce:	2800      	cmp	r0, #0
 800a9d0:	d168      	bne.n	800aaa4 <__gethex+0x100>
 800a9d2:	49a0      	ldr	r1, [pc, #640]	@ (800ac54 <__gethex+0x2b0>)
 800a9d4:	2201      	movs	r2, #1
 800a9d6:	4648      	mov	r0, r9
 800a9d8:	f7ff fe80 	bl	800a6dc <strncmp>
 800a9dc:	4607      	mov	r7, r0
 800a9de:	2800      	cmp	r0, #0
 800a9e0:	d167      	bne.n	800aab2 <__gethex+0x10e>
 800a9e2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a9e6:	4626      	mov	r6, r4
 800a9e8:	f7ff ffc6 	bl	800a978 <__hexdig_fun>
 800a9ec:	2800      	cmp	r0, #0
 800a9ee:	d062      	beq.n	800aab6 <__gethex+0x112>
 800a9f0:	4623      	mov	r3, r4
 800a9f2:	7818      	ldrb	r0, [r3, #0]
 800a9f4:	2830      	cmp	r0, #48	@ 0x30
 800a9f6:	4699      	mov	r9, r3
 800a9f8:	f103 0301 	add.w	r3, r3, #1
 800a9fc:	d0f9      	beq.n	800a9f2 <__gethex+0x4e>
 800a9fe:	f7ff ffbb 	bl	800a978 <__hexdig_fun>
 800aa02:	fab0 f580 	clz	r5, r0
 800aa06:	096d      	lsrs	r5, r5, #5
 800aa08:	f04f 0b01 	mov.w	fp, #1
 800aa0c:	464a      	mov	r2, r9
 800aa0e:	4616      	mov	r6, r2
 800aa10:	3201      	adds	r2, #1
 800aa12:	7830      	ldrb	r0, [r6, #0]
 800aa14:	f7ff ffb0 	bl	800a978 <__hexdig_fun>
 800aa18:	2800      	cmp	r0, #0
 800aa1a:	d1f8      	bne.n	800aa0e <__gethex+0x6a>
 800aa1c:	498d      	ldr	r1, [pc, #564]	@ (800ac54 <__gethex+0x2b0>)
 800aa1e:	2201      	movs	r2, #1
 800aa20:	4630      	mov	r0, r6
 800aa22:	f7ff fe5b 	bl	800a6dc <strncmp>
 800aa26:	2800      	cmp	r0, #0
 800aa28:	d13f      	bne.n	800aaaa <__gethex+0x106>
 800aa2a:	b944      	cbnz	r4, 800aa3e <__gethex+0x9a>
 800aa2c:	1c74      	adds	r4, r6, #1
 800aa2e:	4622      	mov	r2, r4
 800aa30:	4616      	mov	r6, r2
 800aa32:	3201      	adds	r2, #1
 800aa34:	7830      	ldrb	r0, [r6, #0]
 800aa36:	f7ff ff9f 	bl	800a978 <__hexdig_fun>
 800aa3a:	2800      	cmp	r0, #0
 800aa3c:	d1f8      	bne.n	800aa30 <__gethex+0x8c>
 800aa3e:	1ba4      	subs	r4, r4, r6
 800aa40:	00a7      	lsls	r7, r4, #2
 800aa42:	7833      	ldrb	r3, [r6, #0]
 800aa44:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800aa48:	2b50      	cmp	r3, #80	@ 0x50
 800aa4a:	d13e      	bne.n	800aaca <__gethex+0x126>
 800aa4c:	7873      	ldrb	r3, [r6, #1]
 800aa4e:	2b2b      	cmp	r3, #43	@ 0x2b
 800aa50:	d033      	beq.n	800aaba <__gethex+0x116>
 800aa52:	2b2d      	cmp	r3, #45	@ 0x2d
 800aa54:	d034      	beq.n	800aac0 <__gethex+0x11c>
 800aa56:	1c71      	adds	r1, r6, #1
 800aa58:	2400      	movs	r4, #0
 800aa5a:	7808      	ldrb	r0, [r1, #0]
 800aa5c:	f7ff ff8c 	bl	800a978 <__hexdig_fun>
 800aa60:	1e43      	subs	r3, r0, #1
 800aa62:	b2db      	uxtb	r3, r3
 800aa64:	2b18      	cmp	r3, #24
 800aa66:	d830      	bhi.n	800aaca <__gethex+0x126>
 800aa68:	f1a0 0210 	sub.w	r2, r0, #16
 800aa6c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800aa70:	f7ff ff82 	bl	800a978 <__hexdig_fun>
 800aa74:	f100 3cff 	add.w	ip, r0, #4294967295
 800aa78:	fa5f fc8c 	uxtb.w	ip, ip
 800aa7c:	f1bc 0f18 	cmp.w	ip, #24
 800aa80:	f04f 030a 	mov.w	r3, #10
 800aa84:	d91e      	bls.n	800aac4 <__gethex+0x120>
 800aa86:	b104      	cbz	r4, 800aa8a <__gethex+0xe6>
 800aa88:	4252      	negs	r2, r2
 800aa8a:	4417      	add	r7, r2
 800aa8c:	f8ca 1000 	str.w	r1, [sl]
 800aa90:	b1ed      	cbz	r5, 800aace <__gethex+0x12a>
 800aa92:	f1bb 0f00 	cmp.w	fp, #0
 800aa96:	bf0c      	ite	eq
 800aa98:	2506      	moveq	r5, #6
 800aa9a:	2500      	movne	r5, #0
 800aa9c:	4628      	mov	r0, r5
 800aa9e:	b005      	add	sp, #20
 800aaa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaa4:	2500      	movs	r5, #0
 800aaa6:	462c      	mov	r4, r5
 800aaa8:	e7b0      	b.n	800aa0c <__gethex+0x68>
 800aaaa:	2c00      	cmp	r4, #0
 800aaac:	d1c7      	bne.n	800aa3e <__gethex+0x9a>
 800aaae:	4627      	mov	r7, r4
 800aab0:	e7c7      	b.n	800aa42 <__gethex+0x9e>
 800aab2:	464e      	mov	r6, r9
 800aab4:	462f      	mov	r7, r5
 800aab6:	2501      	movs	r5, #1
 800aab8:	e7c3      	b.n	800aa42 <__gethex+0x9e>
 800aaba:	2400      	movs	r4, #0
 800aabc:	1cb1      	adds	r1, r6, #2
 800aabe:	e7cc      	b.n	800aa5a <__gethex+0xb6>
 800aac0:	2401      	movs	r4, #1
 800aac2:	e7fb      	b.n	800aabc <__gethex+0x118>
 800aac4:	fb03 0002 	mla	r0, r3, r2, r0
 800aac8:	e7ce      	b.n	800aa68 <__gethex+0xc4>
 800aaca:	4631      	mov	r1, r6
 800aacc:	e7de      	b.n	800aa8c <__gethex+0xe8>
 800aace:	eba6 0309 	sub.w	r3, r6, r9
 800aad2:	3b01      	subs	r3, #1
 800aad4:	4629      	mov	r1, r5
 800aad6:	2b07      	cmp	r3, #7
 800aad8:	dc0a      	bgt.n	800aaf0 <__gethex+0x14c>
 800aada:	9801      	ldr	r0, [sp, #4]
 800aadc:	f000 faf4 	bl	800b0c8 <_Balloc>
 800aae0:	4604      	mov	r4, r0
 800aae2:	b940      	cbnz	r0, 800aaf6 <__gethex+0x152>
 800aae4:	4b5c      	ldr	r3, [pc, #368]	@ (800ac58 <__gethex+0x2b4>)
 800aae6:	4602      	mov	r2, r0
 800aae8:	21e4      	movs	r1, #228	@ 0xe4
 800aaea:	485c      	ldr	r0, [pc, #368]	@ (800ac5c <__gethex+0x2b8>)
 800aaec:	f001 fb66 	bl	800c1bc <__assert_func>
 800aaf0:	3101      	adds	r1, #1
 800aaf2:	105b      	asrs	r3, r3, #1
 800aaf4:	e7ef      	b.n	800aad6 <__gethex+0x132>
 800aaf6:	f100 0a14 	add.w	sl, r0, #20
 800aafa:	2300      	movs	r3, #0
 800aafc:	4655      	mov	r5, sl
 800aafe:	469b      	mov	fp, r3
 800ab00:	45b1      	cmp	r9, r6
 800ab02:	d337      	bcc.n	800ab74 <__gethex+0x1d0>
 800ab04:	f845 bb04 	str.w	fp, [r5], #4
 800ab08:	eba5 050a 	sub.w	r5, r5, sl
 800ab0c:	10ad      	asrs	r5, r5, #2
 800ab0e:	6125      	str	r5, [r4, #16]
 800ab10:	4658      	mov	r0, fp
 800ab12:	f000 fbcb 	bl	800b2ac <__hi0bits>
 800ab16:	016d      	lsls	r5, r5, #5
 800ab18:	f8d8 6000 	ldr.w	r6, [r8]
 800ab1c:	1a2d      	subs	r5, r5, r0
 800ab1e:	42b5      	cmp	r5, r6
 800ab20:	dd54      	ble.n	800abcc <__gethex+0x228>
 800ab22:	1bad      	subs	r5, r5, r6
 800ab24:	4629      	mov	r1, r5
 800ab26:	4620      	mov	r0, r4
 800ab28:	f000 ff5f 	bl	800b9ea <__any_on>
 800ab2c:	4681      	mov	r9, r0
 800ab2e:	b178      	cbz	r0, 800ab50 <__gethex+0x1ac>
 800ab30:	1e6b      	subs	r3, r5, #1
 800ab32:	1159      	asrs	r1, r3, #5
 800ab34:	f003 021f 	and.w	r2, r3, #31
 800ab38:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ab3c:	f04f 0901 	mov.w	r9, #1
 800ab40:	fa09 f202 	lsl.w	r2, r9, r2
 800ab44:	420a      	tst	r2, r1
 800ab46:	d003      	beq.n	800ab50 <__gethex+0x1ac>
 800ab48:	454b      	cmp	r3, r9
 800ab4a:	dc36      	bgt.n	800abba <__gethex+0x216>
 800ab4c:	f04f 0902 	mov.w	r9, #2
 800ab50:	4629      	mov	r1, r5
 800ab52:	4620      	mov	r0, r4
 800ab54:	f7ff febe 	bl	800a8d4 <rshift>
 800ab58:	442f      	add	r7, r5
 800ab5a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ab5e:	42bb      	cmp	r3, r7
 800ab60:	da42      	bge.n	800abe8 <__gethex+0x244>
 800ab62:	9801      	ldr	r0, [sp, #4]
 800ab64:	4621      	mov	r1, r4
 800ab66:	f000 faef 	bl	800b148 <_Bfree>
 800ab6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	6013      	str	r3, [r2, #0]
 800ab70:	25a3      	movs	r5, #163	@ 0xa3
 800ab72:	e793      	b.n	800aa9c <__gethex+0xf8>
 800ab74:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ab78:	2a2e      	cmp	r2, #46	@ 0x2e
 800ab7a:	d012      	beq.n	800aba2 <__gethex+0x1fe>
 800ab7c:	2b20      	cmp	r3, #32
 800ab7e:	d104      	bne.n	800ab8a <__gethex+0x1e6>
 800ab80:	f845 bb04 	str.w	fp, [r5], #4
 800ab84:	f04f 0b00 	mov.w	fp, #0
 800ab88:	465b      	mov	r3, fp
 800ab8a:	7830      	ldrb	r0, [r6, #0]
 800ab8c:	9303      	str	r3, [sp, #12]
 800ab8e:	f7ff fef3 	bl	800a978 <__hexdig_fun>
 800ab92:	9b03      	ldr	r3, [sp, #12]
 800ab94:	f000 000f 	and.w	r0, r0, #15
 800ab98:	4098      	lsls	r0, r3
 800ab9a:	ea4b 0b00 	orr.w	fp, fp, r0
 800ab9e:	3304      	adds	r3, #4
 800aba0:	e7ae      	b.n	800ab00 <__gethex+0x15c>
 800aba2:	45b1      	cmp	r9, r6
 800aba4:	d8ea      	bhi.n	800ab7c <__gethex+0x1d8>
 800aba6:	492b      	ldr	r1, [pc, #172]	@ (800ac54 <__gethex+0x2b0>)
 800aba8:	9303      	str	r3, [sp, #12]
 800abaa:	2201      	movs	r2, #1
 800abac:	4630      	mov	r0, r6
 800abae:	f7ff fd95 	bl	800a6dc <strncmp>
 800abb2:	9b03      	ldr	r3, [sp, #12]
 800abb4:	2800      	cmp	r0, #0
 800abb6:	d1e1      	bne.n	800ab7c <__gethex+0x1d8>
 800abb8:	e7a2      	b.n	800ab00 <__gethex+0x15c>
 800abba:	1ea9      	subs	r1, r5, #2
 800abbc:	4620      	mov	r0, r4
 800abbe:	f000 ff14 	bl	800b9ea <__any_on>
 800abc2:	2800      	cmp	r0, #0
 800abc4:	d0c2      	beq.n	800ab4c <__gethex+0x1a8>
 800abc6:	f04f 0903 	mov.w	r9, #3
 800abca:	e7c1      	b.n	800ab50 <__gethex+0x1ac>
 800abcc:	da09      	bge.n	800abe2 <__gethex+0x23e>
 800abce:	1b75      	subs	r5, r6, r5
 800abd0:	4621      	mov	r1, r4
 800abd2:	9801      	ldr	r0, [sp, #4]
 800abd4:	462a      	mov	r2, r5
 800abd6:	f000 fccf 	bl	800b578 <__lshift>
 800abda:	1b7f      	subs	r7, r7, r5
 800abdc:	4604      	mov	r4, r0
 800abde:	f100 0a14 	add.w	sl, r0, #20
 800abe2:	f04f 0900 	mov.w	r9, #0
 800abe6:	e7b8      	b.n	800ab5a <__gethex+0x1b6>
 800abe8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800abec:	42bd      	cmp	r5, r7
 800abee:	dd6f      	ble.n	800acd0 <__gethex+0x32c>
 800abf0:	1bed      	subs	r5, r5, r7
 800abf2:	42ae      	cmp	r6, r5
 800abf4:	dc34      	bgt.n	800ac60 <__gethex+0x2bc>
 800abf6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800abfa:	2b02      	cmp	r3, #2
 800abfc:	d022      	beq.n	800ac44 <__gethex+0x2a0>
 800abfe:	2b03      	cmp	r3, #3
 800ac00:	d024      	beq.n	800ac4c <__gethex+0x2a8>
 800ac02:	2b01      	cmp	r3, #1
 800ac04:	d115      	bne.n	800ac32 <__gethex+0x28e>
 800ac06:	42ae      	cmp	r6, r5
 800ac08:	d113      	bne.n	800ac32 <__gethex+0x28e>
 800ac0a:	2e01      	cmp	r6, #1
 800ac0c:	d10b      	bne.n	800ac26 <__gethex+0x282>
 800ac0e:	9a02      	ldr	r2, [sp, #8]
 800ac10:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ac14:	6013      	str	r3, [r2, #0]
 800ac16:	2301      	movs	r3, #1
 800ac18:	6123      	str	r3, [r4, #16]
 800ac1a:	f8ca 3000 	str.w	r3, [sl]
 800ac1e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac20:	2562      	movs	r5, #98	@ 0x62
 800ac22:	601c      	str	r4, [r3, #0]
 800ac24:	e73a      	b.n	800aa9c <__gethex+0xf8>
 800ac26:	1e71      	subs	r1, r6, #1
 800ac28:	4620      	mov	r0, r4
 800ac2a:	f000 fede 	bl	800b9ea <__any_on>
 800ac2e:	2800      	cmp	r0, #0
 800ac30:	d1ed      	bne.n	800ac0e <__gethex+0x26a>
 800ac32:	9801      	ldr	r0, [sp, #4]
 800ac34:	4621      	mov	r1, r4
 800ac36:	f000 fa87 	bl	800b148 <_Bfree>
 800ac3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	6013      	str	r3, [r2, #0]
 800ac40:	2550      	movs	r5, #80	@ 0x50
 800ac42:	e72b      	b.n	800aa9c <__gethex+0xf8>
 800ac44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d1f3      	bne.n	800ac32 <__gethex+0x28e>
 800ac4a:	e7e0      	b.n	800ac0e <__gethex+0x26a>
 800ac4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d1dd      	bne.n	800ac0e <__gethex+0x26a>
 800ac52:	e7ee      	b.n	800ac32 <__gethex+0x28e>
 800ac54:	0800cc34 	.word	0x0800cc34
 800ac58:	0800cda1 	.word	0x0800cda1
 800ac5c:	0800cdb2 	.word	0x0800cdb2
 800ac60:	1e6f      	subs	r7, r5, #1
 800ac62:	f1b9 0f00 	cmp.w	r9, #0
 800ac66:	d130      	bne.n	800acca <__gethex+0x326>
 800ac68:	b127      	cbz	r7, 800ac74 <__gethex+0x2d0>
 800ac6a:	4639      	mov	r1, r7
 800ac6c:	4620      	mov	r0, r4
 800ac6e:	f000 febc 	bl	800b9ea <__any_on>
 800ac72:	4681      	mov	r9, r0
 800ac74:	117a      	asrs	r2, r7, #5
 800ac76:	2301      	movs	r3, #1
 800ac78:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ac7c:	f007 071f 	and.w	r7, r7, #31
 800ac80:	40bb      	lsls	r3, r7
 800ac82:	4213      	tst	r3, r2
 800ac84:	4629      	mov	r1, r5
 800ac86:	4620      	mov	r0, r4
 800ac88:	bf18      	it	ne
 800ac8a:	f049 0902 	orrne.w	r9, r9, #2
 800ac8e:	f7ff fe21 	bl	800a8d4 <rshift>
 800ac92:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ac96:	1b76      	subs	r6, r6, r5
 800ac98:	2502      	movs	r5, #2
 800ac9a:	f1b9 0f00 	cmp.w	r9, #0
 800ac9e:	d047      	beq.n	800ad30 <__gethex+0x38c>
 800aca0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aca4:	2b02      	cmp	r3, #2
 800aca6:	d015      	beq.n	800acd4 <__gethex+0x330>
 800aca8:	2b03      	cmp	r3, #3
 800acaa:	d017      	beq.n	800acdc <__gethex+0x338>
 800acac:	2b01      	cmp	r3, #1
 800acae:	d109      	bne.n	800acc4 <__gethex+0x320>
 800acb0:	f019 0f02 	tst.w	r9, #2
 800acb4:	d006      	beq.n	800acc4 <__gethex+0x320>
 800acb6:	f8da 3000 	ldr.w	r3, [sl]
 800acba:	ea49 0903 	orr.w	r9, r9, r3
 800acbe:	f019 0f01 	tst.w	r9, #1
 800acc2:	d10e      	bne.n	800ace2 <__gethex+0x33e>
 800acc4:	f045 0510 	orr.w	r5, r5, #16
 800acc8:	e032      	b.n	800ad30 <__gethex+0x38c>
 800acca:	f04f 0901 	mov.w	r9, #1
 800acce:	e7d1      	b.n	800ac74 <__gethex+0x2d0>
 800acd0:	2501      	movs	r5, #1
 800acd2:	e7e2      	b.n	800ac9a <__gethex+0x2f6>
 800acd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800acd6:	f1c3 0301 	rsb	r3, r3, #1
 800acda:	930f      	str	r3, [sp, #60]	@ 0x3c
 800acdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d0f0      	beq.n	800acc4 <__gethex+0x320>
 800ace2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ace6:	f104 0314 	add.w	r3, r4, #20
 800acea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800acee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800acf2:	f04f 0c00 	mov.w	ip, #0
 800acf6:	4618      	mov	r0, r3
 800acf8:	f853 2b04 	ldr.w	r2, [r3], #4
 800acfc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ad00:	d01b      	beq.n	800ad3a <__gethex+0x396>
 800ad02:	3201      	adds	r2, #1
 800ad04:	6002      	str	r2, [r0, #0]
 800ad06:	2d02      	cmp	r5, #2
 800ad08:	f104 0314 	add.w	r3, r4, #20
 800ad0c:	d13c      	bne.n	800ad88 <__gethex+0x3e4>
 800ad0e:	f8d8 2000 	ldr.w	r2, [r8]
 800ad12:	3a01      	subs	r2, #1
 800ad14:	42b2      	cmp	r2, r6
 800ad16:	d109      	bne.n	800ad2c <__gethex+0x388>
 800ad18:	1171      	asrs	r1, r6, #5
 800ad1a:	2201      	movs	r2, #1
 800ad1c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ad20:	f006 061f 	and.w	r6, r6, #31
 800ad24:	fa02 f606 	lsl.w	r6, r2, r6
 800ad28:	421e      	tst	r6, r3
 800ad2a:	d13a      	bne.n	800ada2 <__gethex+0x3fe>
 800ad2c:	f045 0520 	orr.w	r5, r5, #32
 800ad30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ad32:	601c      	str	r4, [r3, #0]
 800ad34:	9b02      	ldr	r3, [sp, #8]
 800ad36:	601f      	str	r7, [r3, #0]
 800ad38:	e6b0      	b.n	800aa9c <__gethex+0xf8>
 800ad3a:	4299      	cmp	r1, r3
 800ad3c:	f843 cc04 	str.w	ip, [r3, #-4]
 800ad40:	d8d9      	bhi.n	800acf6 <__gethex+0x352>
 800ad42:	68a3      	ldr	r3, [r4, #8]
 800ad44:	459b      	cmp	fp, r3
 800ad46:	db17      	blt.n	800ad78 <__gethex+0x3d4>
 800ad48:	6861      	ldr	r1, [r4, #4]
 800ad4a:	9801      	ldr	r0, [sp, #4]
 800ad4c:	3101      	adds	r1, #1
 800ad4e:	f000 f9bb 	bl	800b0c8 <_Balloc>
 800ad52:	4681      	mov	r9, r0
 800ad54:	b918      	cbnz	r0, 800ad5e <__gethex+0x3ba>
 800ad56:	4b1a      	ldr	r3, [pc, #104]	@ (800adc0 <__gethex+0x41c>)
 800ad58:	4602      	mov	r2, r0
 800ad5a:	2184      	movs	r1, #132	@ 0x84
 800ad5c:	e6c5      	b.n	800aaea <__gethex+0x146>
 800ad5e:	6922      	ldr	r2, [r4, #16]
 800ad60:	3202      	adds	r2, #2
 800ad62:	f104 010c 	add.w	r1, r4, #12
 800ad66:	0092      	lsls	r2, r2, #2
 800ad68:	300c      	adds	r0, #12
 800ad6a:	f7ff fd50 	bl	800a80e <memcpy>
 800ad6e:	4621      	mov	r1, r4
 800ad70:	9801      	ldr	r0, [sp, #4]
 800ad72:	f000 f9e9 	bl	800b148 <_Bfree>
 800ad76:	464c      	mov	r4, r9
 800ad78:	6923      	ldr	r3, [r4, #16]
 800ad7a:	1c5a      	adds	r2, r3, #1
 800ad7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ad80:	6122      	str	r2, [r4, #16]
 800ad82:	2201      	movs	r2, #1
 800ad84:	615a      	str	r2, [r3, #20]
 800ad86:	e7be      	b.n	800ad06 <__gethex+0x362>
 800ad88:	6922      	ldr	r2, [r4, #16]
 800ad8a:	455a      	cmp	r2, fp
 800ad8c:	dd0b      	ble.n	800ada6 <__gethex+0x402>
 800ad8e:	2101      	movs	r1, #1
 800ad90:	4620      	mov	r0, r4
 800ad92:	f7ff fd9f 	bl	800a8d4 <rshift>
 800ad96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ad9a:	3701      	adds	r7, #1
 800ad9c:	42bb      	cmp	r3, r7
 800ad9e:	f6ff aee0 	blt.w	800ab62 <__gethex+0x1be>
 800ada2:	2501      	movs	r5, #1
 800ada4:	e7c2      	b.n	800ad2c <__gethex+0x388>
 800ada6:	f016 061f 	ands.w	r6, r6, #31
 800adaa:	d0fa      	beq.n	800ada2 <__gethex+0x3fe>
 800adac:	4453      	add	r3, sl
 800adae:	f1c6 0620 	rsb	r6, r6, #32
 800adb2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800adb6:	f000 fa79 	bl	800b2ac <__hi0bits>
 800adba:	42b0      	cmp	r0, r6
 800adbc:	dbe7      	blt.n	800ad8e <__gethex+0x3ea>
 800adbe:	e7f0      	b.n	800ada2 <__gethex+0x3fe>
 800adc0:	0800cda1 	.word	0x0800cda1

0800adc4 <L_shift>:
 800adc4:	f1c2 0208 	rsb	r2, r2, #8
 800adc8:	0092      	lsls	r2, r2, #2
 800adca:	b570      	push	{r4, r5, r6, lr}
 800adcc:	f1c2 0620 	rsb	r6, r2, #32
 800add0:	6843      	ldr	r3, [r0, #4]
 800add2:	6804      	ldr	r4, [r0, #0]
 800add4:	fa03 f506 	lsl.w	r5, r3, r6
 800add8:	432c      	orrs	r4, r5
 800adda:	40d3      	lsrs	r3, r2
 800addc:	6004      	str	r4, [r0, #0]
 800adde:	f840 3f04 	str.w	r3, [r0, #4]!
 800ade2:	4288      	cmp	r0, r1
 800ade4:	d3f4      	bcc.n	800add0 <L_shift+0xc>
 800ade6:	bd70      	pop	{r4, r5, r6, pc}

0800ade8 <__match>:
 800ade8:	b530      	push	{r4, r5, lr}
 800adea:	6803      	ldr	r3, [r0, #0]
 800adec:	3301      	adds	r3, #1
 800adee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800adf2:	b914      	cbnz	r4, 800adfa <__match+0x12>
 800adf4:	6003      	str	r3, [r0, #0]
 800adf6:	2001      	movs	r0, #1
 800adf8:	bd30      	pop	{r4, r5, pc}
 800adfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800adfe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ae02:	2d19      	cmp	r5, #25
 800ae04:	bf98      	it	ls
 800ae06:	3220      	addls	r2, #32
 800ae08:	42a2      	cmp	r2, r4
 800ae0a:	d0f0      	beq.n	800adee <__match+0x6>
 800ae0c:	2000      	movs	r0, #0
 800ae0e:	e7f3      	b.n	800adf8 <__match+0x10>

0800ae10 <__hexnan>:
 800ae10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae14:	680b      	ldr	r3, [r1, #0]
 800ae16:	6801      	ldr	r1, [r0, #0]
 800ae18:	115e      	asrs	r6, r3, #5
 800ae1a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ae1e:	f013 031f 	ands.w	r3, r3, #31
 800ae22:	b087      	sub	sp, #28
 800ae24:	bf18      	it	ne
 800ae26:	3604      	addne	r6, #4
 800ae28:	2500      	movs	r5, #0
 800ae2a:	1f37      	subs	r7, r6, #4
 800ae2c:	4682      	mov	sl, r0
 800ae2e:	4690      	mov	r8, r2
 800ae30:	9301      	str	r3, [sp, #4]
 800ae32:	f846 5c04 	str.w	r5, [r6, #-4]
 800ae36:	46b9      	mov	r9, r7
 800ae38:	463c      	mov	r4, r7
 800ae3a:	9502      	str	r5, [sp, #8]
 800ae3c:	46ab      	mov	fp, r5
 800ae3e:	784a      	ldrb	r2, [r1, #1]
 800ae40:	1c4b      	adds	r3, r1, #1
 800ae42:	9303      	str	r3, [sp, #12]
 800ae44:	b342      	cbz	r2, 800ae98 <__hexnan+0x88>
 800ae46:	4610      	mov	r0, r2
 800ae48:	9105      	str	r1, [sp, #20]
 800ae4a:	9204      	str	r2, [sp, #16]
 800ae4c:	f7ff fd94 	bl	800a978 <__hexdig_fun>
 800ae50:	2800      	cmp	r0, #0
 800ae52:	d151      	bne.n	800aef8 <__hexnan+0xe8>
 800ae54:	9a04      	ldr	r2, [sp, #16]
 800ae56:	9905      	ldr	r1, [sp, #20]
 800ae58:	2a20      	cmp	r2, #32
 800ae5a:	d818      	bhi.n	800ae8e <__hexnan+0x7e>
 800ae5c:	9b02      	ldr	r3, [sp, #8]
 800ae5e:	459b      	cmp	fp, r3
 800ae60:	dd13      	ble.n	800ae8a <__hexnan+0x7a>
 800ae62:	454c      	cmp	r4, r9
 800ae64:	d206      	bcs.n	800ae74 <__hexnan+0x64>
 800ae66:	2d07      	cmp	r5, #7
 800ae68:	dc04      	bgt.n	800ae74 <__hexnan+0x64>
 800ae6a:	462a      	mov	r2, r5
 800ae6c:	4649      	mov	r1, r9
 800ae6e:	4620      	mov	r0, r4
 800ae70:	f7ff ffa8 	bl	800adc4 <L_shift>
 800ae74:	4544      	cmp	r4, r8
 800ae76:	d952      	bls.n	800af1e <__hexnan+0x10e>
 800ae78:	2300      	movs	r3, #0
 800ae7a:	f1a4 0904 	sub.w	r9, r4, #4
 800ae7e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ae82:	f8cd b008 	str.w	fp, [sp, #8]
 800ae86:	464c      	mov	r4, r9
 800ae88:	461d      	mov	r5, r3
 800ae8a:	9903      	ldr	r1, [sp, #12]
 800ae8c:	e7d7      	b.n	800ae3e <__hexnan+0x2e>
 800ae8e:	2a29      	cmp	r2, #41	@ 0x29
 800ae90:	d157      	bne.n	800af42 <__hexnan+0x132>
 800ae92:	3102      	adds	r1, #2
 800ae94:	f8ca 1000 	str.w	r1, [sl]
 800ae98:	f1bb 0f00 	cmp.w	fp, #0
 800ae9c:	d051      	beq.n	800af42 <__hexnan+0x132>
 800ae9e:	454c      	cmp	r4, r9
 800aea0:	d206      	bcs.n	800aeb0 <__hexnan+0xa0>
 800aea2:	2d07      	cmp	r5, #7
 800aea4:	dc04      	bgt.n	800aeb0 <__hexnan+0xa0>
 800aea6:	462a      	mov	r2, r5
 800aea8:	4649      	mov	r1, r9
 800aeaa:	4620      	mov	r0, r4
 800aeac:	f7ff ff8a 	bl	800adc4 <L_shift>
 800aeb0:	4544      	cmp	r4, r8
 800aeb2:	d936      	bls.n	800af22 <__hexnan+0x112>
 800aeb4:	f1a8 0204 	sub.w	r2, r8, #4
 800aeb8:	4623      	mov	r3, r4
 800aeba:	f853 1b04 	ldr.w	r1, [r3], #4
 800aebe:	f842 1f04 	str.w	r1, [r2, #4]!
 800aec2:	429f      	cmp	r7, r3
 800aec4:	d2f9      	bcs.n	800aeba <__hexnan+0xaa>
 800aec6:	1b3b      	subs	r3, r7, r4
 800aec8:	f023 0303 	bic.w	r3, r3, #3
 800aecc:	3304      	adds	r3, #4
 800aece:	3401      	adds	r4, #1
 800aed0:	3e03      	subs	r6, #3
 800aed2:	42b4      	cmp	r4, r6
 800aed4:	bf88      	it	hi
 800aed6:	2304      	movhi	r3, #4
 800aed8:	4443      	add	r3, r8
 800aeda:	2200      	movs	r2, #0
 800aedc:	f843 2b04 	str.w	r2, [r3], #4
 800aee0:	429f      	cmp	r7, r3
 800aee2:	d2fb      	bcs.n	800aedc <__hexnan+0xcc>
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	b91b      	cbnz	r3, 800aef0 <__hexnan+0xe0>
 800aee8:	4547      	cmp	r7, r8
 800aeea:	d128      	bne.n	800af3e <__hexnan+0x12e>
 800aeec:	2301      	movs	r3, #1
 800aeee:	603b      	str	r3, [r7, #0]
 800aef0:	2005      	movs	r0, #5
 800aef2:	b007      	add	sp, #28
 800aef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aef8:	3501      	adds	r5, #1
 800aefa:	2d08      	cmp	r5, #8
 800aefc:	f10b 0b01 	add.w	fp, fp, #1
 800af00:	dd06      	ble.n	800af10 <__hexnan+0x100>
 800af02:	4544      	cmp	r4, r8
 800af04:	d9c1      	bls.n	800ae8a <__hexnan+0x7a>
 800af06:	2300      	movs	r3, #0
 800af08:	f844 3c04 	str.w	r3, [r4, #-4]
 800af0c:	2501      	movs	r5, #1
 800af0e:	3c04      	subs	r4, #4
 800af10:	6822      	ldr	r2, [r4, #0]
 800af12:	f000 000f 	and.w	r0, r0, #15
 800af16:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800af1a:	6020      	str	r0, [r4, #0]
 800af1c:	e7b5      	b.n	800ae8a <__hexnan+0x7a>
 800af1e:	2508      	movs	r5, #8
 800af20:	e7b3      	b.n	800ae8a <__hexnan+0x7a>
 800af22:	9b01      	ldr	r3, [sp, #4]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d0dd      	beq.n	800aee4 <__hexnan+0xd4>
 800af28:	f1c3 0320 	rsb	r3, r3, #32
 800af2c:	f04f 32ff 	mov.w	r2, #4294967295
 800af30:	40da      	lsrs	r2, r3
 800af32:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800af36:	4013      	ands	r3, r2
 800af38:	f846 3c04 	str.w	r3, [r6, #-4]
 800af3c:	e7d2      	b.n	800aee4 <__hexnan+0xd4>
 800af3e:	3f04      	subs	r7, #4
 800af40:	e7d0      	b.n	800aee4 <__hexnan+0xd4>
 800af42:	2004      	movs	r0, #4
 800af44:	e7d5      	b.n	800aef2 <__hexnan+0xe2>
	...

0800af48 <sbrk_aligned>:
 800af48:	b570      	push	{r4, r5, r6, lr}
 800af4a:	4e0f      	ldr	r6, [pc, #60]	@ (800af88 <sbrk_aligned+0x40>)
 800af4c:	460c      	mov	r4, r1
 800af4e:	6831      	ldr	r1, [r6, #0]
 800af50:	4605      	mov	r5, r0
 800af52:	b911      	cbnz	r1, 800af5a <sbrk_aligned+0x12>
 800af54:	f001 f922 	bl	800c19c <_sbrk_r>
 800af58:	6030      	str	r0, [r6, #0]
 800af5a:	4621      	mov	r1, r4
 800af5c:	4628      	mov	r0, r5
 800af5e:	f001 f91d 	bl	800c19c <_sbrk_r>
 800af62:	1c43      	adds	r3, r0, #1
 800af64:	d103      	bne.n	800af6e <sbrk_aligned+0x26>
 800af66:	f04f 34ff 	mov.w	r4, #4294967295
 800af6a:	4620      	mov	r0, r4
 800af6c:	bd70      	pop	{r4, r5, r6, pc}
 800af6e:	1cc4      	adds	r4, r0, #3
 800af70:	f024 0403 	bic.w	r4, r4, #3
 800af74:	42a0      	cmp	r0, r4
 800af76:	d0f8      	beq.n	800af6a <sbrk_aligned+0x22>
 800af78:	1a21      	subs	r1, r4, r0
 800af7a:	4628      	mov	r0, r5
 800af7c:	f001 f90e 	bl	800c19c <_sbrk_r>
 800af80:	3001      	adds	r0, #1
 800af82:	d1f2      	bne.n	800af6a <sbrk_aligned+0x22>
 800af84:	e7ef      	b.n	800af66 <sbrk_aligned+0x1e>
 800af86:	bf00      	nop
 800af88:	200006e8 	.word	0x200006e8

0800af8c <_malloc_r>:
 800af8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af90:	1ccd      	adds	r5, r1, #3
 800af92:	f025 0503 	bic.w	r5, r5, #3
 800af96:	3508      	adds	r5, #8
 800af98:	2d0c      	cmp	r5, #12
 800af9a:	bf38      	it	cc
 800af9c:	250c      	movcc	r5, #12
 800af9e:	2d00      	cmp	r5, #0
 800afa0:	4606      	mov	r6, r0
 800afa2:	db01      	blt.n	800afa8 <_malloc_r+0x1c>
 800afa4:	42a9      	cmp	r1, r5
 800afa6:	d904      	bls.n	800afb2 <_malloc_r+0x26>
 800afa8:	230c      	movs	r3, #12
 800afaa:	6033      	str	r3, [r6, #0]
 800afac:	2000      	movs	r0, #0
 800afae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afb2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b088 <_malloc_r+0xfc>
 800afb6:	f000 f87b 	bl	800b0b0 <__malloc_lock>
 800afba:	f8d8 3000 	ldr.w	r3, [r8]
 800afbe:	461c      	mov	r4, r3
 800afc0:	bb44      	cbnz	r4, 800b014 <_malloc_r+0x88>
 800afc2:	4629      	mov	r1, r5
 800afc4:	4630      	mov	r0, r6
 800afc6:	f7ff ffbf 	bl	800af48 <sbrk_aligned>
 800afca:	1c43      	adds	r3, r0, #1
 800afcc:	4604      	mov	r4, r0
 800afce:	d158      	bne.n	800b082 <_malloc_r+0xf6>
 800afd0:	f8d8 4000 	ldr.w	r4, [r8]
 800afd4:	4627      	mov	r7, r4
 800afd6:	2f00      	cmp	r7, #0
 800afd8:	d143      	bne.n	800b062 <_malloc_r+0xd6>
 800afda:	2c00      	cmp	r4, #0
 800afdc:	d04b      	beq.n	800b076 <_malloc_r+0xea>
 800afde:	6823      	ldr	r3, [r4, #0]
 800afe0:	4639      	mov	r1, r7
 800afe2:	4630      	mov	r0, r6
 800afe4:	eb04 0903 	add.w	r9, r4, r3
 800afe8:	f001 f8d8 	bl	800c19c <_sbrk_r>
 800afec:	4581      	cmp	r9, r0
 800afee:	d142      	bne.n	800b076 <_malloc_r+0xea>
 800aff0:	6821      	ldr	r1, [r4, #0]
 800aff2:	1a6d      	subs	r5, r5, r1
 800aff4:	4629      	mov	r1, r5
 800aff6:	4630      	mov	r0, r6
 800aff8:	f7ff ffa6 	bl	800af48 <sbrk_aligned>
 800affc:	3001      	adds	r0, #1
 800affe:	d03a      	beq.n	800b076 <_malloc_r+0xea>
 800b000:	6823      	ldr	r3, [r4, #0]
 800b002:	442b      	add	r3, r5
 800b004:	6023      	str	r3, [r4, #0]
 800b006:	f8d8 3000 	ldr.w	r3, [r8]
 800b00a:	685a      	ldr	r2, [r3, #4]
 800b00c:	bb62      	cbnz	r2, 800b068 <_malloc_r+0xdc>
 800b00e:	f8c8 7000 	str.w	r7, [r8]
 800b012:	e00f      	b.n	800b034 <_malloc_r+0xa8>
 800b014:	6822      	ldr	r2, [r4, #0]
 800b016:	1b52      	subs	r2, r2, r5
 800b018:	d420      	bmi.n	800b05c <_malloc_r+0xd0>
 800b01a:	2a0b      	cmp	r2, #11
 800b01c:	d917      	bls.n	800b04e <_malloc_r+0xc2>
 800b01e:	1961      	adds	r1, r4, r5
 800b020:	42a3      	cmp	r3, r4
 800b022:	6025      	str	r5, [r4, #0]
 800b024:	bf18      	it	ne
 800b026:	6059      	strne	r1, [r3, #4]
 800b028:	6863      	ldr	r3, [r4, #4]
 800b02a:	bf08      	it	eq
 800b02c:	f8c8 1000 	streq.w	r1, [r8]
 800b030:	5162      	str	r2, [r4, r5]
 800b032:	604b      	str	r3, [r1, #4]
 800b034:	4630      	mov	r0, r6
 800b036:	f000 f841 	bl	800b0bc <__malloc_unlock>
 800b03a:	f104 000b 	add.w	r0, r4, #11
 800b03e:	1d23      	adds	r3, r4, #4
 800b040:	f020 0007 	bic.w	r0, r0, #7
 800b044:	1ac2      	subs	r2, r0, r3
 800b046:	bf1c      	itt	ne
 800b048:	1a1b      	subne	r3, r3, r0
 800b04a:	50a3      	strne	r3, [r4, r2]
 800b04c:	e7af      	b.n	800afae <_malloc_r+0x22>
 800b04e:	6862      	ldr	r2, [r4, #4]
 800b050:	42a3      	cmp	r3, r4
 800b052:	bf0c      	ite	eq
 800b054:	f8c8 2000 	streq.w	r2, [r8]
 800b058:	605a      	strne	r2, [r3, #4]
 800b05a:	e7eb      	b.n	800b034 <_malloc_r+0xa8>
 800b05c:	4623      	mov	r3, r4
 800b05e:	6864      	ldr	r4, [r4, #4]
 800b060:	e7ae      	b.n	800afc0 <_malloc_r+0x34>
 800b062:	463c      	mov	r4, r7
 800b064:	687f      	ldr	r7, [r7, #4]
 800b066:	e7b6      	b.n	800afd6 <_malloc_r+0x4a>
 800b068:	461a      	mov	r2, r3
 800b06a:	685b      	ldr	r3, [r3, #4]
 800b06c:	42a3      	cmp	r3, r4
 800b06e:	d1fb      	bne.n	800b068 <_malloc_r+0xdc>
 800b070:	2300      	movs	r3, #0
 800b072:	6053      	str	r3, [r2, #4]
 800b074:	e7de      	b.n	800b034 <_malloc_r+0xa8>
 800b076:	230c      	movs	r3, #12
 800b078:	6033      	str	r3, [r6, #0]
 800b07a:	4630      	mov	r0, r6
 800b07c:	f000 f81e 	bl	800b0bc <__malloc_unlock>
 800b080:	e794      	b.n	800afac <_malloc_r+0x20>
 800b082:	6005      	str	r5, [r0, #0]
 800b084:	e7d6      	b.n	800b034 <_malloc_r+0xa8>
 800b086:	bf00      	nop
 800b088:	200006ec 	.word	0x200006ec

0800b08c <__ascii_mbtowc>:
 800b08c:	b082      	sub	sp, #8
 800b08e:	b901      	cbnz	r1, 800b092 <__ascii_mbtowc+0x6>
 800b090:	a901      	add	r1, sp, #4
 800b092:	b142      	cbz	r2, 800b0a6 <__ascii_mbtowc+0x1a>
 800b094:	b14b      	cbz	r3, 800b0aa <__ascii_mbtowc+0x1e>
 800b096:	7813      	ldrb	r3, [r2, #0]
 800b098:	600b      	str	r3, [r1, #0]
 800b09a:	7812      	ldrb	r2, [r2, #0]
 800b09c:	1e10      	subs	r0, r2, #0
 800b09e:	bf18      	it	ne
 800b0a0:	2001      	movne	r0, #1
 800b0a2:	b002      	add	sp, #8
 800b0a4:	4770      	bx	lr
 800b0a6:	4610      	mov	r0, r2
 800b0a8:	e7fb      	b.n	800b0a2 <__ascii_mbtowc+0x16>
 800b0aa:	f06f 0001 	mvn.w	r0, #1
 800b0ae:	e7f8      	b.n	800b0a2 <__ascii_mbtowc+0x16>

0800b0b0 <__malloc_lock>:
 800b0b0:	4801      	ldr	r0, [pc, #4]	@ (800b0b8 <__malloc_lock+0x8>)
 800b0b2:	f7ff bbaa 	b.w	800a80a <__retarget_lock_acquire_recursive>
 800b0b6:	bf00      	nop
 800b0b8:	200006e4 	.word	0x200006e4

0800b0bc <__malloc_unlock>:
 800b0bc:	4801      	ldr	r0, [pc, #4]	@ (800b0c4 <__malloc_unlock+0x8>)
 800b0be:	f7ff bba5 	b.w	800a80c <__retarget_lock_release_recursive>
 800b0c2:	bf00      	nop
 800b0c4:	200006e4 	.word	0x200006e4

0800b0c8 <_Balloc>:
 800b0c8:	b570      	push	{r4, r5, r6, lr}
 800b0ca:	69c6      	ldr	r6, [r0, #28]
 800b0cc:	4604      	mov	r4, r0
 800b0ce:	460d      	mov	r5, r1
 800b0d0:	b976      	cbnz	r6, 800b0f0 <_Balloc+0x28>
 800b0d2:	2010      	movs	r0, #16
 800b0d4:	f001 f8a4 	bl	800c220 <malloc>
 800b0d8:	4602      	mov	r2, r0
 800b0da:	61e0      	str	r0, [r4, #28]
 800b0dc:	b920      	cbnz	r0, 800b0e8 <_Balloc+0x20>
 800b0de:	4b18      	ldr	r3, [pc, #96]	@ (800b140 <_Balloc+0x78>)
 800b0e0:	4818      	ldr	r0, [pc, #96]	@ (800b144 <_Balloc+0x7c>)
 800b0e2:	216b      	movs	r1, #107	@ 0x6b
 800b0e4:	f001 f86a 	bl	800c1bc <__assert_func>
 800b0e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b0ec:	6006      	str	r6, [r0, #0]
 800b0ee:	60c6      	str	r6, [r0, #12]
 800b0f0:	69e6      	ldr	r6, [r4, #28]
 800b0f2:	68f3      	ldr	r3, [r6, #12]
 800b0f4:	b183      	cbz	r3, 800b118 <_Balloc+0x50>
 800b0f6:	69e3      	ldr	r3, [r4, #28]
 800b0f8:	68db      	ldr	r3, [r3, #12]
 800b0fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b0fe:	b9b8      	cbnz	r0, 800b130 <_Balloc+0x68>
 800b100:	2101      	movs	r1, #1
 800b102:	fa01 f605 	lsl.w	r6, r1, r5
 800b106:	1d72      	adds	r2, r6, #5
 800b108:	0092      	lsls	r2, r2, #2
 800b10a:	4620      	mov	r0, r4
 800b10c:	f001 f874 	bl	800c1f8 <_calloc_r>
 800b110:	b160      	cbz	r0, 800b12c <_Balloc+0x64>
 800b112:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b116:	e00e      	b.n	800b136 <_Balloc+0x6e>
 800b118:	2221      	movs	r2, #33	@ 0x21
 800b11a:	2104      	movs	r1, #4
 800b11c:	4620      	mov	r0, r4
 800b11e:	f001 f86b 	bl	800c1f8 <_calloc_r>
 800b122:	69e3      	ldr	r3, [r4, #28]
 800b124:	60f0      	str	r0, [r6, #12]
 800b126:	68db      	ldr	r3, [r3, #12]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d1e4      	bne.n	800b0f6 <_Balloc+0x2e>
 800b12c:	2000      	movs	r0, #0
 800b12e:	bd70      	pop	{r4, r5, r6, pc}
 800b130:	6802      	ldr	r2, [r0, #0]
 800b132:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b136:	2300      	movs	r3, #0
 800b138:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b13c:	e7f7      	b.n	800b12e <_Balloc+0x66>
 800b13e:	bf00      	nop
 800b140:	0800ce12 	.word	0x0800ce12
 800b144:	0800ce29 	.word	0x0800ce29

0800b148 <_Bfree>:
 800b148:	b570      	push	{r4, r5, r6, lr}
 800b14a:	69c6      	ldr	r6, [r0, #28]
 800b14c:	4605      	mov	r5, r0
 800b14e:	460c      	mov	r4, r1
 800b150:	b976      	cbnz	r6, 800b170 <_Bfree+0x28>
 800b152:	2010      	movs	r0, #16
 800b154:	f001 f864 	bl	800c220 <malloc>
 800b158:	4602      	mov	r2, r0
 800b15a:	61e8      	str	r0, [r5, #28]
 800b15c:	b920      	cbnz	r0, 800b168 <_Bfree+0x20>
 800b15e:	4b09      	ldr	r3, [pc, #36]	@ (800b184 <_Bfree+0x3c>)
 800b160:	4809      	ldr	r0, [pc, #36]	@ (800b188 <_Bfree+0x40>)
 800b162:	218f      	movs	r1, #143	@ 0x8f
 800b164:	f001 f82a 	bl	800c1bc <__assert_func>
 800b168:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b16c:	6006      	str	r6, [r0, #0]
 800b16e:	60c6      	str	r6, [r0, #12]
 800b170:	b13c      	cbz	r4, 800b182 <_Bfree+0x3a>
 800b172:	69eb      	ldr	r3, [r5, #28]
 800b174:	6862      	ldr	r2, [r4, #4]
 800b176:	68db      	ldr	r3, [r3, #12]
 800b178:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b17c:	6021      	str	r1, [r4, #0]
 800b17e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b182:	bd70      	pop	{r4, r5, r6, pc}
 800b184:	0800ce12 	.word	0x0800ce12
 800b188:	0800ce29 	.word	0x0800ce29

0800b18c <__multadd>:
 800b18c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b190:	690d      	ldr	r5, [r1, #16]
 800b192:	4607      	mov	r7, r0
 800b194:	460c      	mov	r4, r1
 800b196:	461e      	mov	r6, r3
 800b198:	f101 0c14 	add.w	ip, r1, #20
 800b19c:	2000      	movs	r0, #0
 800b19e:	f8dc 3000 	ldr.w	r3, [ip]
 800b1a2:	b299      	uxth	r1, r3
 800b1a4:	fb02 6101 	mla	r1, r2, r1, r6
 800b1a8:	0c1e      	lsrs	r6, r3, #16
 800b1aa:	0c0b      	lsrs	r3, r1, #16
 800b1ac:	fb02 3306 	mla	r3, r2, r6, r3
 800b1b0:	b289      	uxth	r1, r1
 800b1b2:	3001      	adds	r0, #1
 800b1b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b1b8:	4285      	cmp	r5, r0
 800b1ba:	f84c 1b04 	str.w	r1, [ip], #4
 800b1be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b1c2:	dcec      	bgt.n	800b19e <__multadd+0x12>
 800b1c4:	b30e      	cbz	r6, 800b20a <__multadd+0x7e>
 800b1c6:	68a3      	ldr	r3, [r4, #8]
 800b1c8:	42ab      	cmp	r3, r5
 800b1ca:	dc19      	bgt.n	800b200 <__multadd+0x74>
 800b1cc:	6861      	ldr	r1, [r4, #4]
 800b1ce:	4638      	mov	r0, r7
 800b1d0:	3101      	adds	r1, #1
 800b1d2:	f7ff ff79 	bl	800b0c8 <_Balloc>
 800b1d6:	4680      	mov	r8, r0
 800b1d8:	b928      	cbnz	r0, 800b1e6 <__multadd+0x5a>
 800b1da:	4602      	mov	r2, r0
 800b1dc:	4b0c      	ldr	r3, [pc, #48]	@ (800b210 <__multadd+0x84>)
 800b1de:	480d      	ldr	r0, [pc, #52]	@ (800b214 <__multadd+0x88>)
 800b1e0:	21ba      	movs	r1, #186	@ 0xba
 800b1e2:	f000 ffeb 	bl	800c1bc <__assert_func>
 800b1e6:	6922      	ldr	r2, [r4, #16]
 800b1e8:	3202      	adds	r2, #2
 800b1ea:	f104 010c 	add.w	r1, r4, #12
 800b1ee:	0092      	lsls	r2, r2, #2
 800b1f0:	300c      	adds	r0, #12
 800b1f2:	f7ff fb0c 	bl	800a80e <memcpy>
 800b1f6:	4621      	mov	r1, r4
 800b1f8:	4638      	mov	r0, r7
 800b1fa:	f7ff ffa5 	bl	800b148 <_Bfree>
 800b1fe:	4644      	mov	r4, r8
 800b200:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b204:	3501      	adds	r5, #1
 800b206:	615e      	str	r6, [r3, #20]
 800b208:	6125      	str	r5, [r4, #16]
 800b20a:	4620      	mov	r0, r4
 800b20c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b210:	0800cda1 	.word	0x0800cda1
 800b214:	0800ce29 	.word	0x0800ce29

0800b218 <__s2b>:
 800b218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b21c:	460c      	mov	r4, r1
 800b21e:	4615      	mov	r5, r2
 800b220:	461f      	mov	r7, r3
 800b222:	2209      	movs	r2, #9
 800b224:	3308      	adds	r3, #8
 800b226:	4606      	mov	r6, r0
 800b228:	fb93 f3f2 	sdiv	r3, r3, r2
 800b22c:	2100      	movs	r1, #0
 800b22e:	2201      	movs	r2, #1
 800b230:	429a      	cmp	r2, r3
 800b232:	db09      	blt.n	800b248 <__s2b+0x30>
 800b234:	4630      	mov	r0, r6
 800b236:	f7ff ff47 	bl	800b0c8 <_Balloc>
 800b23a:	b940      	cbnz	r0, 800b24e <__s2b+0x36>
 800b23c:	4602      	mov	r2, r0
 800b23e:	4b19      	ldr	r3, [pc, #100]	@ (800b2a4 <__s2b+0x8c>)
 800b240:	4819      	ldr	r0, [pc, #100]	@ (800b2a8 <__s2b+0x90>)
 800b242:	21d3      	movs	r1, #211	@ 0xd3
 800b244:	f000 ffba 	bl	800c1bc <__assert_func>
 800b248:	0052      	lsls	r2, r2, #1
 800b24a:	3101      	adds	r1, #1
 800b24c:	e7f0      	b.n	800b230 <__s2b+0x18>
 800b24e:	9b08      	ldr	r3, [sp, #32]
 800b250:	6143      	str	r3, [r0, #20]
 800b252:	2d09      	cmp	r5, #9
 800b254:	f04f 0301 	mov.w	r3, #1
 800b258:	6103      	str	r3, [r0, #16]
 800b25a:	dd16      	ble.n	800b28a <__s2b+0x72>
 800b25c:	f104 0909 	add.w	r9, r4, #9
 800b260:	46c8      	mov	r8, r9
 800b262:	442c      	add	r4, r5
 800b264:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b268:	4601      	mov	r1, r0
 800b26a:	3b30      	subs	r3, #48	@ 0x30
 800b26c:	220a      	movs	r2, #10
 800b26e:	4630      	mov	r0, r6
 800b270:	f7ff ff8c 	bl	800b18c <__multadd>
 800b274:	45a0      	cmp	r8, r4
 800b276:	d1f5      	bne.n	800b264 <__s2b+0x4c>
 800b278:	f1a5 0408 	sub.w	r4, r5, #8
 800b27c:	444c      	add	r4, r9
 800b27e:	1b2d      	subs	r5, r5, r4
 800b280:	1963      	adds	r3, r4, r5
 800b282:	42bb      	cmp	r3, r7
 800b284:	db04      	blt.n	800b290 <__s2b+0x78>
 800b286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b28a:	340a      	adds	r4, #10
 800b28c:	2509      	movs	r5, #9
 800b28e:	e7f6      	b.n	800b27e <__s2b+0x66>
 800b290:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b294:	4601      	mov	r1, r0
 800b296:	3b30      	subs	r3, #48	@ 0x30
 800b298:	220a      	movs	r2, #10
 800b29a:	4630      	mov	r0, r6
 800b29c:	f7ff ff76 	bl	800b18c <__multadd>
 800b2a0:	e7ee      	b.n	800b280 <__s2b+0x68>
 800b2a2:	bf00      	nop
 800b2a4:	0800cda1 	.word	0x0800cda1
 800b2a8:	0800ce29 	.word	0x0800ce29

0800b2ac <__hi0bits>:
 800b2ac:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	bf36      	itet	cc
 800b2b4:	0403      	lslcc	r3, r0, #16
 800b2b6:	2000      	movcs	r0, #0
 800b2b8:	2010      	movcc	r0, #16
 800b2ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b2be:	bf3c      	itt	cc
 800b2c0:	021b      	lslcc	r3, r3, #8
 800b2c2:	3008      	addcc	r0, #8
 800b2c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b2c8:	bf3c      	itt	cc
 800b2ca:	011b      	lslcc	r3, r3, #4
 800b2cc:	3004      	addcc	r0, #4
 800b2ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b2d2:	bf3c      	itt	cc
 800b2d4:	009b      	lslcc	r3, r3, #2
 800b2d6:	3002      	addcc	r0, #2
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	db05      	blt.n	800b2e8 <__hi0bits+0x3c>
 800b2dc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b2e0:	f100 0001 	add.w	r0, r0, #1
 800b2e4:	bf08      	it	eq
 800b2e6:	2020      	moveq	r0, #32
 800b2e8:	4770      	bx	lr

0800b2ea <__lo0bits>:
 800b2ea:	6803      	ldr	r3, [r0, #0]
 800b2ec:	4602      	mov	r2, r0
 800b2ee:	f013 0007 	ands.w	r0, r3, #7
 800b2f2:	d00b      	beq.n	800b30c <__lo0bits+0x22>
 800b2f4:	07d9      	lsls	r1, r3, #31
 800b2f6:	d421      	bmi.n	800b33c <__lo0bits+0x52>
 800b2f8:	0798      	lsls	r0, r3, #30
 800b2fa:	bf49      	itett	mi
 800b2fc:	085b      	lsrmi	r3, r3, #1
 800b2fe:	089b      	lsrpl	r3, r3, #2
 800b300:	2001      	movmi	r0, #1
 800b302:	6013      	strmi	r3, [r2, #0]
 800b304:	bf5c      	itt	pl
 800b306:	6013      	strpl	r3, [r2, #0]
 800b308:	2002      	movpl	r0, #2
 800b30a:	4770      	bx	lr
 800b30c:	b299      	uxth	r1, r3
 800b30e:	b909      	cbnz	r1, 800b314 <__lo0bits+0x2a>
 800b310:	0c1b      	lsrs	r3, r3, #16
 800b312:	2010      	movs	r0, #16
 800b314:	b2d9      	uxtb	r1, r3
 800b316:	b909      	cbnz	r1, 800b31c <__lo0bits+0x32>
 800b318:	3008      	adds	r0, #8
 800b31a:	0a1b      	lsrs	r3, r3, #8
 800b31c:	0719      	lsls	r1, r3, #28
 800b31e:	bf04      	itt	eq
 800b320:	091b      	lsreq	r3, r3, #4
 800b322:	3004      	addeq	r0, #4
 800b324:	0799      	lsls	r1, r3, #30
 800b326:	bf04      	itt	eq
 800b328:	089b      	lsreq	r3, r3, #2
 800b32a:	3002      	addeq	r0, #2
 800b32c:	07d9      	lsls	r1, r3, #31
 800b32e:	d403      	bmi.n	800b338 <__lo0bits+0x4e>
 800b330:	085b      	lsrs	r3, r3, #1
 800b332:	f100 0001 	add.w	r0, r0, #1
 800b336:	d003      	beq.n	800b340 <__lo0bits+0x56>
 800b338:	6013      	str	r3, [r2, #0]
 800b33a:	4770      	bx	lr
 800b33c:	2000      	movs	r0, #0
 800b33e:	4770      	bx	lr
 800b340:	2020      	movs	r0, #32
 800b342:	4770      	bx	lr

0800b344 <__i2b>:
 800b344:	b510      	push	{r4, lr}
 800b346:	460c      	mov	r4, r1
 800b348:	2101      	movs	r1, #1
 800b34a:	f7ff febd 	bl	800b0c8 <_Balloc>
 800b34e:	4602      	mov	r2, r0
 800b350:	b928      	cbnz	r0, 800b35e <__i2b+0x1a>
 800b352:	4b05      	ldr	r3, [pc, #20]	@ (800b368 <__i2b+0x24>)
 800b354:	4805      	ldr	r0, [pc, #20]	@ (800b36c <__i2b+0x28>)
 800b356:	f240 1145 	movw	r1, #325	@ 0x145
 800b35a:	f000 ff2f 	bl	800c1bc <__assert_func>
 800b35e:	2301      	movs	r3, #1
 800b360:	6144      	str	r4, [r0, #20]
 800b362:	6103      	str	r3, [r0, #16]
 800b364:	bd10      	pop	{r4, pc}
 800b366:	bf00      	nop
 800b368:	0800cda1 	.word	0x0800cda1
 800b36c:	0800ce29 	.word	0x0800ce29

0800b370 <__multiply>:
 800b370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b374:	4614      	mov	r4, r2
 800b376:	690a      	ldr	r2, [r1, #16]
 800b378:	6923      	ldr	r3, [r4, #16]
 800b37a:	429a      	cmp	r2, r3
 800b37c:	bfa8      	it	ge
 800b37e:	4623      	movge	r3, r4
 800b380:	460f      	mov	r7, r1
 800b382:	bfa4      	itt	ge
 800b384:	460c      	movge	r4, r1
 800b386:	461f      	movge	r7, r3
 800b388:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b38c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b390:	68a3      	ldr	r3, [r4, #8]
 800b392:	6861      	ldr	r1, [r4, #4]
 800b394:	eb0a 0609 	add.w	r6, sl, r9
 800b398:	42b3      	cmp	r3, r6
 800b39a:	b085      	sub	sp, #20
 800b39c:	bfb8      	it	lt
 800b39e:	3101      	addlt	r1, #1
 800b3a0:	f7ff fe92 	bl	800b0c8 <_Balloc>
 800b3a4:	b930      	cbnz	r0, 800b3b4 <__multiply+0x44>
 800b3a6:	4602      	mov	r2, r0
 800b3a8:	4b44      	ldr	r3, [pc, #272]	@ (800b4bc <__multiply+0x14c>)
 800b3aa:	4845      	ldr	r0, [pc, #276]	@ (800b4c0 <__multiply+0x150>)
 800b3ac:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b3b0:	f000 ff04 	bl	800c1bc <__assert_func>
 800b3b4:	f100 0514 	add.w	r5, r0, #20
 800b3b8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b3bc:	462b      	mov	r3, r5
 800b3be:	2200      	movs	r2, #0
 800b3c0:	4543      	cmp	r3, r8
 800b3c2:	d321      	bcc.n	800b408 <__multiply+0x98>
 800b3c4:	f107 0114 	add.w	r1, r7, #20
 800b3c8:	f104 0214 	add.w	r2, r4, #20
 800b3cc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b3d0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b3d4:	9302      	str	r3, [sp, #8]
 800b3d6:	1b13      	subs	r3, r2, r4
 800b3d8:	3b15      	subs	r3, #21
 800b3da:	f023 0303 	bic.w	r3, r3, #3
 800b3de:	3304      	adds	r3, #4
 800b3e0:	f104 0715 	add.w	r7, r4, #21
 800b3e4:	42ba      	cmp	r2, r7
 800b3e6:	bf38      	it	cc
 800b3e8:	2304      	movcc	r3, #4
 800b3ea:	9301      	str	r3, [sp, #4]
 800b3ec:	9b02      	ldr	r3, [sp, #8]
 800b3ee:	9103      	str	r1, [sp, #12]
 800b3f0:	428b      	cmp	r3, r1
 800b3f2:	d80c      	bhi.n	800b40e <__multiply+0x9e>
 800b3f4:	2e00      	cmp	r6, #0
 800b3f6:	dd03      	ble.n	800b400 <__multiply+0x90>
 800b3f8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d05b      	beq.n	800b4b8 <__multiply+0x148>
 800b400:	6106      	str	r6, [r0, #16]
 800b402:	b005      	add	sp, #20
 800b404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b408:	f843 2b04 	str.w	r2, [r3], #4
 800b40c:	e7d8      	b.n	800b3c0 <__multiply+0x50>
 800b40e:	f8b1 a000 	ldrh.w	sl, [r1]
 800b412:	f1ba 0f00 	cmp.w	sl, #0
 800b416:	d024      	beq.n	800b462 <__multiply+0xf2>
 800b418:	f104 0e14 	add.w	lr, r4, #20
 800b41c:	46a9      	mov	r9, r5
 800b41e:	f04f 0c00 	mov.w	ip, #0
 800b422:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b426:	f8d9 3000 	ldr.w	r3, [r9]
 800b42a:	fa1f fb87 	uxth.w	fp, r7
 800b42e:	b29b      	uxth	r3, r3
 800b430:	fb0a 330b 	mla	r3, sl, fp, r3
 800b434:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b438:	f8d9 7000 	ldr.w	r7, [r9]
 800b43c:	4463      	add	r3, ip
 800b43e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b442:	fb0a c70b 	mla	r7, sl, fp, ip
 800b446:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b44a:	b29b      	uxth	r3, r3
 800b44c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b450:	4572      	cmp	r2, lr
 800b452:	f849 3b04 	str.w	r3, [r9], #4
 800b456:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b45a:	d8e2      	bhi.n	800b422 <__multiply+0xb2>
 800b45c:	9b01      	ldr	r3, [sp, #4]
 800b45e:	f845 c003 	str.w	ip, [r5, r3]
 800b462:	9b03      	ldr	r3, [sp, #12]
 800b464:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b468:	3104      	adds	r1, #4
 800b46a:	f1b9 0f00 	cmp.w	r9, #0
 800b46e:	d021      	beq.n	800b4b4 <__multiply+0x144>
 800b470:	682b      	ldr	r3, [r5, #0]
 800b472:	f104 0c14 	add.w	ip, r4, #20
 800b476:	46ae      	mov	lr, r5
 800b478:	f04f 0a00 	mov.w	sl, #0
 800b47c:	f8bc b000 	ldrh.w	fp, [ip]
 800b480:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b484:	fb09 770b 	mla	r7, r9, fp, r7
 800b488:	4457      	add	r7, sl
 800b48a:	b29b      	uxth	r3, r3
 800b48c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b490:	f84e 3b04 	str.w	r3, [lr], #4
 800b494:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b498:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b49c:	f8be 3000 	ldrh.w	r3, [lr]
 800b4a0:	fb09 330a 	mla	r3, r9, sl, r3
 800b4a4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b4a8:	4562      	cmp	r2, ip
 800b4aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b4ae:	d8e5      	bhi.n	800b47c <__multiply+0x10c>
 800b4b0:	9f01      	ldr	r7, [sp, #4]
 800b4b2:	51eb      	str	r3, [r5, r7]
 800b4b4:	3504      	adds	r5, #4
 800b4b6:	e799      	b.n	800b3ec <__multiply+0x7c>
 800b4b8:	3e01      	subs	r6, #1
 800b4ba:	e79b      	b.n	800b3f4 <__multiply+0x84>
 800b4bc:	0800cda1 	.word	0x0800cda1
 800b4c0:	0800ce29 	.word	0x0800ce29

0800b4c4 <__pow5mult>:
 800b4c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4c8:	4615      	mov	r5, r2
 800b4ca:	f012 0203 	ands.w	r2, r2, #3
 800b4ce:	4607      	mov	r7, r0
 800b4d0:	460e      	mov	r6, r1
 800b4d2:	d007      	beq.n	800b4e4 <__pow5mult+0x20>
 800b4d4:	4c25      	ldr	r4, [pc, #148]	@ (800b56c <__pow5mult+0xa8>)
 800b4d6:	3a01      	subs	r2, #1
 800b4d8:	2300      	movs	r3, #0
 800b4da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b4de:	f7ff fe55 	bl	800b18c <__multadd>
 800b4e2:	4606      	mov	r6, r0
 800b4e4:	10ad      	asrs	r5, r5, #2
 800b4e6:	d03d      	beq.n	800b564 <__pow5mult+0xa0>
 800b4e8:	69fc      	ldr	r4, [r7, #28]
 800b4ea:	b97c      	cbnz	r4, 800b50c <__pow5mult+0x48>
 800b4ec:	2010      	movs	r0, #16
 800b4ee:	f000 fe97 	bl	800c220 <malloc>
 800b4f2:	4602      	mov	r2, r0
 800b4f4:	61f8      	str	r0, [r7, #28]
 800b4f6:	b928      	cbnz	r0, 800b504 <__pow5mult+0x40>
 800b4f8:	4b1d      	ldr	r3, [pc, #116]	@ (800b570 <__pow5mult+0xac>)
 800b4fa:	481e      	ldr	r0, [pc, #120]	@ (800b574 <__pow5mult+0xb0>)
 800b4fc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b500:	f000 fe5c 	bl	800c1bc <__assert_func>
 800b504:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b508:	6004      	str	r4, [r0, #0]
 800b50a:	60c4      	str	r4, [r0, #12]
 800b50c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b510:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b514:	b94c      	cbnz	r4, 800b52a <__pow5mult+0x66>
 800b516:	f240 2171 	movw	r1, #625	@ 0x271
 800b51a:	4638      	mov	r0, r7
 800b51c:	f7ff ff12 	bl	800b344 <__i2b>
 800b520:	2300      	movs	r3, #0
 800b522:	f8c8 0008 	str.w	r0, [r8, #8]
 800b526:	4604      	mov	r4, r0
 800b528:	6003      	str	r3, [r0, #0]
 800b52a:	f04f 0900 	mov.w	r9, #0
 800b52e:	07eb      	lsls	r3, r5, #31
 800b530:	d50a      	bpl.n	800b548 <__pow5mult+0x84>
 800b532:	4631      	mov	r1, r6
 800b534:	4622      	mov	r2, r4
 800b536:	4638      	mov	r0, r7
 800b538:	f7ff ff1a 	bl	800b370 <__multiply>
 800b53c:	4631      	mov	r1, r6
 800b53e:	4680      	mov	r8, r0
 800b540:	4638      	mov	r0, r7
 800b542:	f7ff fe01 	bl	800b148 <_Bfree>
 800b546:	4646      	mov	r6, r8
 800b548:	106d      	asrs	r5, r5, #1
 800b54a:	d00b      	beq.n	800b564 <__pow5mult+0xa0>
 800b54c:	6820      	ldr	r0, [r4, #0]
 800b54e:	b938      	cbnz	r0, 800b560 <__pow5mult+0x9c>
 800b550:	4622      	mov	r2, r4
 800b552:	4621      	mov	r1, r4
 800b554:	4638      	mov	r0, r7
 800b556:	f7ff ff0b 	bl	800b370 <__multiply>
 800b55a:	6020      	str	r0, [r4, #0]
 800b55c:	f8c0 9000 	str.w	r9, [r0]
 800b560:	4604      	mov	r4, r0
 800b562:	e7e4      	b.n	800b52e <__pow5mult+0x6a>
 800b564:	4630      	mov	r0, r6
 800b566:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b56a:	bf00      	nop
 800b56c:	0800ce84 	.word	0x0800ce84
 800b570:	0800ce12 	.word	0x0800ce12
 800b574:	0800ce29 	.word	0x0800ce29

0800b578 <__lshift>:
 800b578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b57c:	460c      	mov	r4, r1
 800b57e:	6849      	ldr	r1, [r1, #4]
 800b580:	6923      	ldr	r3, [r4, #16]
 800b582:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b586:	68a3      	ldr	r3, [r4, #8]
 800b588:	4607      	mov	r7, r0
 800b58a:	4691      	mov	r9, r2
 800b58c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b590:	f108 0601 	add.w	r6, r8, #1
 800b594:	42b3      	cmp	r3, r6
 800b596:	db0b      	blt.n	800b5b0 <__lshift+0x38>
 800b598:	4638      	mov	r0, r7
 800b59a:	f7ff fd95 	bl	800b0c8 <_Balloc>
 800b59e:	4605      	mov	r5, r0
 800b5a0:	b948      	cbnz	r0, 800b5b6 <__lshift+0x3e>
 800b5a2:	4602      	mov	r2, r0
 800b5a4:	4b28      	ldr	r3, [pc, #160]	@ (800b648 <__lshift+0xd0>)
 800b5a6:	4829      	ldr	r0, [pc, #164]	@ (800b64c <__lshift+0xd4>)
 800b5a8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b5ac:	f000 fe06 	bl	800c1bc <__assert_func>
 800b5b0:	3101      	adds	r1, #1
 800b5b2:	005b      	lsls	r3, r3, #1
 800b5b4:	e7ee      	b.n	800b594 <__lshift+0x1c>
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	f100 0114 	add.w	r1, r0, #20
 800b5bc:	f100 0210 	add.w	r2, r0, #16
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	4553      	cmp	r3, sl
 800b5c4:	db33      	blt.n	800b62e <__lshift+0xb6>
 800b5c6:	6920      	ldr	r0, [r4, #16]
 800b5c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b5cc:	f104 0314 	add.w	r3, r4, #20
 800b5d0:	f019 091f 	ands.w	r9, r9, #31
 800b5d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b5d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b5dc:	d02b      	beq.n	800b636 <__lshift+0xbe>
 800b5de:	f1c9 0e20 	rsb	lr, r9, #32
 800b5e2:	468a      	mov	sl, r1
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	6818      	ldr	r0, [r3, #0]
 800b5e8:	fa00 f009 	lsl.w	r0, r0, r9
 800b5ec:	4310      	orrs	r0, r2
 800b5ee:	f84a 0b04 	str.w	r0, [sl], #4
 800b5f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b5f6:	459c      	cmp	ip, r3
 800b5f8:	fa22 f20e 	lsr.w	r2, r2, lr
 800b5fc:	d8f3      	bhi.n	800b5e6 <__lshift+0x6e>
 800b5fe:	ebac 0304 	sub.w	r3, ip, r4
 800b602:	3b15      	subs	r3, #21
 800b604:	f023 0303 	bic.w	r3, r3, #3
 800b608:	3304      	adds	r3, #4
 800b60a:	f104 0015 	add.w	r0, r4, #21
 800b60e:	4584      	cmp	ip, r0
 800b610:	bf38      	it	cc
 800b612:	2304      	movcc	r3, #4
 800b614:	50ca      	str	r2, [r1, r3]
 800b616:	b10a      	cbz	r2, 800b61c <__lshift+0xa4>
 800b618:	f108 0602 	add.w	r6, r8, #2
 800b61c:	3e01      	subs	r6, #1
 800b61e:	4638      	mov	r0, r7
 800b620:	612e      	str	r6, [r5, #16]
 800b622:	4621      	mov	r1, r4
 800b624:	f7ff fd90 	bl	800b148 <_Bfree>
 800b628:	4628      	mov	r0, r5
 800b62a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b62e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b632:	3301      	adds	r3, #1
 800b634:	e7c5      	b.n	800b5c2 <__lshift+0x4a>
 800b636:	3904      	subs	r1, #4
 800b638:	f853 2b04 	ldr.w	r2, [r3], #4
 800b63c:	f841 2f04 	str.w	r2, [r1, #4]!
 800b640:	459c      	cmp	ip, r3
 800b642:	d8f9      	bhi.n	800b638 <__lshift+0xc0>
 800b644:	e7ea      	b.n	800b61c <__lshift+0xa4>
 800b646:	bf00      	nop
 800b648:	0800cda1 	.word	0x0800cda1
 800b64c:	0800ce29 	.word	0x0800ce29

0800b650 <__mcmp>:
 800b650:	690a      	ldr	r2, [r1, #16]
 800b652:	4603      	mov	r3, r0
 800b654:	6900      	ldr	r0, [r0, #16]
 800b656:	1a80      	subs	r0, r0, r2
 800b658:	b530      	push	{r4, r5, lr}
 800b65a:	d10e      	bne.n	800b67a <__mcmp+0x2a>
 800b65c:	3314      	adds	r3, #20
 800b65e:	3114      	adds	r1, #20
 800b660:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b664:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b668:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b66c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b670:	4295      	cmp	r5, r2
 800b672:	d003      	beq.n	800b67c <__mcmp+0x2c>
 800b674:	d205      	bcs.n	800b682 <__mcmp+0x32>
 800b676:	f04f 30ff 	mov.w	r0, #4294967295
 800b67a:	bd30      	pop	{r4, r5, pc}
 800b67c:	42a3      	cmp	r3, r4
 800b67e:	d3f3      	bcc.n	800b668 <__mcmp+0x18>
 800b680:	e7fb      	b.n	800b67a <__mcmp+0x2a>
 800b682:	2001      	movs	r0, #1
 800b684:	e7f9      	b.n	800b67a <__mcmp+0x2a>
	...

0800b688 <__mdiff>:
 800b688:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b68c:	4689      	mov	r9, r1
 800b68e:	4606      	mov	r6, r0
 800b690:	4611      	mov	r1, r2
 800b692:	4648      	mov	r0, r9
 800b694:	4614      	mov	r4, r2
 800b696:	f7ff ffdb 	bl	800b650 <__mcmp>
 800b69a:	1e05      	subs	r5, r0, #0
 800b69c:	d112      	bne.n	800b6c4 <__mdiff+0x3c>
 800b69e:	4629      	mov	r1, r5
 800b6a0:	4630      	mov	r0, r6
 800b6a2:	f7ff fd11 	bl	800b0c8 <_Balloc>
 800b6a6:	4602      	mov	r2, r0
 800b6a8:	b928      	cbnz	r0, 800b6b6 <__mdiff+0x2e>
 800b6aa:	4b3f      	ldr	r3, [pc, #252]	@ (800b7a8 <__mdiff+0x120>)
 800b6ac:	f240 2137 	movw	r1, #567	@ 0x237
 800b6b0:	483e      	ldr	r0, [pc, #248]	@ (800b7ac <__mdiff+0x124>)
 800b6b2:	f000 fd83 	bl	800c1bc <__assert_func>
 800b6b6:	2301      	movs	r3, #1
 800b6b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b6bc:	4610      	mov	r0, r2
 800b6be:	b003      	add	sp, #12
 800b6c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6c4:	bfbc      	itt	lt
 800b6c6:	464b      	movlt	r3, r9
 800b6c8:	46a1      	movlt	r9, r4
 800b6ca:	4630      	mov	r0, r6
 800b6cc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b6d0:	bfba      	itte	lt
 800b6d2:	461c      	movlt	r4, r3
 800b6d4:	2501      	movlt	r5, #1
 800b6d6:	2500      	movge	r5, #0
 800b6d8:	f7ff fcf6 	bl	800b0c8 <_Balloc>
 800b6dc:	4602      	mov	r2, r0
 800b6de:	b918      	cbnz	r0, 800b6e8 <__mdiff+0x60>
 800b6e0:	4b31      	ldr	r3, [pc, #196]	@ (800b7a8 <__mdiff+0x120>)
 800b6e2:	f240 2145 	movw	r1, #581	@ 0x245
 800b6e6:	e7e3      	b.n	800b6b0 <__mdiff+0x28>
 800b6e8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b6ec:	6926      	ldr	r6, [r4, #16]
 800b6ee:	60c5      	str	r5, [r0, #12]
 800b6f0:	f109 0310 	add.w	r3, r9, #16
 800b6f4:	f109 0514 	add.w	r5, r9, #20
 800b6f8:	f104 0e14 	add.w	lr, r4, #20
 800b6fc:	f100 0b14 	add.w	fp, r0, #20
 800b700:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b704:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b708:	9301      	str	r3, [sp, #4]
 800b70a:	46d9      	mov	r9, fp
 800b70c:	f04f 0c00 	mov.w	ip, #0
 800b710:	9b01      	ldr	r3, [sp, #4]
 800b712:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b716:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b71a:	9301      	str	r3, [sp, #4]
 800b71c:	fa1f f38a 	uxth.w	r3, sl
 800b720:	4619      	mov	r1, r3
 800b722:	b283      	uxth	r3, r0
 800b724:	1acb      	subs	r3, r1, r3
 800b726:	0c00      	lsrs	r0, r0, #16
 800b728:	4463      	add	r3, ip
 800b72a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b72e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b732:	b29b      	uxth	r3, r3
 800b734:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b738:	4576      	cmp	r6, lr
 800b73a:	f849 3b04 	str.w	r3, [r9], #4
 800b73e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b742:	d8e5      	bhi.n	800b710 <__mdiff+0x88>
 800b744:	1b33      	subs	r3, r6, r4
 800b746:	3b15      	subs	r3, #21
 800b748:	f023 0303 	bic.w	r3, r3, #3
 800b74c:	3415      	adds	r4, #21
 800b74e:	3304      	adds	r3, #4
 800b750:	42a6      	cmp	r6, r4
 800b752:	bf38      	it	cc
 800b754:	2304      	movcc	r3, #4
 800b756:	441d      	add	r5, r3
 800b758:	445b      	add	r3, fp
 800b75a:	461e      	mov	r6, r3
 800b75c:	462c      	mov	r4, r5
 800b75e:	4544      	cmp	r4, r8
 800b760:	d30e      	bcc.n	800b780 <__mdiff+0xf8>
 800b762:	f108 0103 	add.w	r1, r8, #3
 800b766:	1b49      	subs	r1, r1, r5
 800b768:	f021 0103 	bic.w	r1, r1, #3
 800b76c:	3d03      	subs	r5, #3
 800b76e:	45a8      	cmp	r8, r5
 800b770:	bf38      	it	cc
 800b772:	2100      	movcc	r1, #0
 800b774:	440b      	add	r3, r1
 800b776:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b77a:	b191      	cbz	r1, 800b7a2 <__mdiff+0x11a>
 800b77c:	6117      	str	r7, [r2, #16]
 800b77e:	e79d      	b.n	800b6bc <__mdiff+0x34>
 800b780:	f854 1b04 	ldr.w	r1, [r4], #4
 800b784:	46e6      	mov	lr, ip
 800b786:	0c08      	lsrs	r0, r1, #16
 800b788:	fa1c fc81 	uxtah	ip, ip, r1
 800b78c:	4471      	add	r1, lr
 800b78e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b792:	b289      	uxth	r1, r1
 800b794:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b798:	f846 1b04 	str.w	r1, [r6], #4
 800b79c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b7a0:	e7dd      	b.n	800b75e <__mdiff+0xd6>
 800b7a2:	3f01      	subs	r7, #1
 800b7a4:	e7e7      	b.n	800b776 <__mdiff+0xee>
 800b7a6:	bf00      	nop
 800b7a8:	0800cda1 	.word	0x0800cda1
 800b7ac:	0800ce29 	.word	0x0800ce29

0800b7b0 <__ulp>:
 800b7b0:	b082      	sub	sp, #8
 800b7b2:	ed8d 0b00 	vstr	d0, [sp]
 800b7b6:	9a01      	ldr	r2, [sp, #4]
 800b7b8:	4b0f      	ldr	r3, [pc, #60]	@ (800b7f8 <__ulp+0x48>)
 800b7ba:	4013      	ands	r3, r2
 800b7bc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	dc08      	bgt.n	800b7d6 <__ulp+0x26>
 800b7c4:	425b      	negs	r3, r3
 800b7c6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b7ca:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b7ce:	da04      	bge.n	800b7da <__ulp+0x2a>
 800b7d0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b7d4:	4113      	asrs	r3, r2
 800b7d6:	2200      	movs	r2, #0
 800b7d8:	e008      	b.n	800b7ec <__ulp+0x3c>
 800b7da:	f1a2 0314 	sub.w	r3, r2, #20
 800b7de:	2b1e      	cmp	r3, #30
 800b7e0:	bfda      	itte	le
 800b7e2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b7e6:	40da      	lsrle	r2, r3
 800b7e8:	2201      	movgt	r2, #1
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	4619      	mov	r1, r3
 800b7ee:	4610      	mov	r0, r2
 800b7f0:	ec41 0b10 	vmov	d0, r0, r1
 800b7f4:	b002      	add	sp, #8
 800b7f6:	4770      	bx	lr
 800b7f8:	7ff00000 	.word	0x7ff00000

0800b7fc <__b2d>:
 800b7fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b800:	6906      	ldr	r6, [r0, #16]
 800b802:	f100 0814 	add.w	r8, r0, #20
 800b806:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b80a:	1f37      	subs	r7, r6, #4
 800b80c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b810:	4610      	mov	r0, r2
 800b812:	f7ff fd4b 	bl	800b2ac <__hi0bits>
 800b816:	f1c0 0320 	rsb	r3, r0, #32
 800b81a:	280a      	cmp	r0, #10
 800b81c:	600b      	str	r3, [r1, #0]
 800b81e:	491b      	ldr	r1, [pc, #108]	@ (800b88c <__b2d+0x90>)
 800b820:	dc15      	bgt.n	800b84e <__b2d+0x52>
 800b822:	f1c0 0c0b 	rsb	ip, r0, #11
 800b826:	fa22 f30c 	lsr.w	r3, r2, ip
 800b82a:	45b8      	cmp	r8, r7
 800b82c:	ea43 0501 	orr.w	r5, r3, r1
 800b830:	bf34      	ite	cc
 800b832:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b836:	2300      	movcs	r3, #0
 800b838:	3015      	adds	r0, #21
 800b83a:	fa02 f000 	lsl.w	r0, r2, r0
 800b83e:	fa23 f30c 	lsr.w	r3, r3, ip
 800b842:	4303      	orrs	r3, r0
 800b844:	461c      	mov	r4, r3
 800b846:	ec45 4b10 	vmov	d0, r4, r5
 800b84a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b84e:	45b8      	cmp	r8, r7
 800b850:	bf3a      	itte	cc
 800b852:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b856:	f1a6 0708 	subcc.w	r7, r6, #8
 800b85a:	2300      	movcs	r3, #0
 800b85c:	380b      	subs	r0, #11
 800b85e:	d012      	beq.n	800b886 <__b2d+0x8a>
 800b860:	f1c0 0120 	rsb	r1, r0, #32
 800b864:	fa23 f401 	lsr.w	r4, r3, r1
 800b868:	4082      	lsls	r2, r0
 800b86a:	4322      	orrs	r2, r4
 800b86c:	4547      	cmp	r7, r8
 800b86e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b872:	bf8c      	ite	hi
 800b874:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b878:	2200      	movls	r2, #0
 800b87a:	4083      	lsls	r3, r0
 800b87c:	40ca      	lsrs	r2, r1
 800b87e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b882:	4313      	orrs	r3, r2
 800b884:	e7de      	b.n	800b844 <__b2d+0x48>
 800b886:	ea42 0501 	orr.w	r5, r2, r1
 800b88a:	e7db      	b.n	800b844 <__b2d+0x48>
 800b88c:	3ff00000 	.word	0x3ff00000

0800b890 <__d2b>:
 800b890:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b894:	460f      	mov	r7, r1
 800b896:	2101      	movs	r1, #1
 800b898:	ec59 8b10 	vmov	r8, r9, d0
 800b89c:	4616      	mov	r6, r2
 800b89e:	f7ff fc13 	bl	800b0c8 <_Balloc>
 800b8a2:	4604      	mov	r4, r0
 800b8a4:	b930      	cbnz	r0, 800b8b4 <__d2b+0x24>
 800b8a6:	4602      	mov	r2, r0
 800b8a8:	4b23      	ldr	r3, [pc, #140]	@ (800b938 <__d2b+0xa8>)
 800b8aa:	4824      	ldr	r0, [pc, #144]	@ (800b93c <__d2b+0xac>)
 800b8ac:	f240 310f 	movw	r1, #783	@ 0x30f
 800b8b0:	f000 fc84 	bl	800c1bc <__assert_func>
 800b8b4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b8b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b8bc:	b10d      	cbz	r5, 800b8c2 <__d2b+0x32>
 800b8be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b8c2:	9301      	str	r3, [sp, #4]
 800b8c4:	f1b8 0300 	subs.w	r3, r8, #0
 800b8c8:	d023      	beq.n	800b912 <__d2b+0x82>
 800b8ca:	4668      	mov	r0, sp
 800b8cc:	9300      	str	r3, [sp, #0]
 800b8ce:	f7ff fd0c 	bl	800b2ea <__lo0bits>
 800b8d2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b8d6:	b1d0      	cbz	r0, 800b90e <__d2b+0x7e>
 800b8d8:	f1c0 0320 	rsb	r3, r0, #32
 800b8dc:	fa02 f303 	lsl.w	r3, r2, r3
 800b8e0:	430b      	orrs	r3, r1
 800b8e2:	40c2      	lsrs	r2, r0
 800b8e4:	6163      	str	r3, [r4, #20]
 800b8e6:	9201      	str	r2, [sp, #4]
 800b8e8:	9b01      	ldr	r3, [sp, #4]
 800b8ea:	61a3      	str	r3, [r4, #24]
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	bf0c      	ite	eq
 800b8f0:	2201      	moveq	r2, #1
 800b8f2:	2202      	movne	r2, #2
 800b8f4:	6122      	str	r2, [r4, #16]
 800b8f6:	b1a5      	cbz	r5, 800b922 <__d2b+0x92>
 800b8f8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b8fc:	4405      	add	r5, r0
 800b8fe:	603d      	str	r5, [r7, #0]
 800b900:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b904:	6030      	str	r0, [r6, #0]
 800b906:	4620      	mov	r0, r4
 800b908:	b003      	add	sp, #12
 800b90a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b90e:	6161      	str	r1, [r4, #20]
 800b910:	e7ea      	b.n	800b8e8 <__d2b+0x58>
 800b912:	a801      	add	r0, sp, #4
 800b914:	f7ff fce9 	bl	800b2ea <__lo0bits>
 800b918:	9b01      	ldr	r3, [sp, #4]
 800b91a:	6163      	str	r3, [r4, #20]
 800b91c:	3020      	adds	r0, #32
 800b91e:	2201      	movs	r2, #1
 800b920:	e7e8      	b.n	800b8f4 <__d2b+0x64>
 800b922:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b926:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b92a:	6038      	str	r0, [r7, #0]
 800b92c:	6918      	ldr	r0, [r3, #16]
 800b92e:	f7ff fcbd 	bl	800b2ac <__hi0bits>
 800b932:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b936:	e7e5      	b.n	800b904 <__d2b+0x74>
 800b938:	0800cda1 	.word	0x0800cda1
 800b93c:	0800ce29 	.word	0x0800ce29

0800b940 <__ratio>:
 800b940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b944:	b085      	sub	sp, #20
 800b946:	e9cd 1000 	strd	r1, r0, [sp]
 800b94a:	a902      	add	r1, sp, #8
 800b94c:	f7ff ff56 	bl	800b7fc <__b2d>
 800b950:	9800      	ldr	r0, [sp, #0]
 800b952:	a903      	add	r1, sp, #12
 800b954:	ec55 4b10 	vmov	r4, r5, d0
 800b958:	f7ff ff50 	bl	800b7fc <__b2d>
 800b95c:	9b01      	ldr	r3, [sp, #4]
 800b95e:	6919      	ldr	r1, [r3, #16]
 800b960:	9b00      	ldr	r3, [sp, #0]
 800b962:	691b      	ldr	r3, [r3, #16]
 800b964:	1ac9      	subs	r1, r1, r3
 800b966:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b96a:	1a9b      	subs	r3, r3, r2
 800b96c:	ec5b ab10 	vmov	sl, fp, d0
 800b970:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b974:	2b00      	cmp	r3, #0
 800b976:	bfce      	itee	gt
 800b978:	462a      	movgt	r2, r5
 800b97a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b97e:	465a      	movle	r2, fp
 800b980:	462f      	mov	r7, r5
 800b982:	46d9      	mov	r9, fp
 800b984:	bfcc      	ite	gt
 800b986:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b98a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b98e:	464b      	mov	r3, r9
 800b990:	4652      	mov	r2, sl
 800b992:	4620      	mov	r0, r4
 800b994:	4639      	mov	r1, r7
 800b996:	f7f4 ff69 	bl	800086c <__aeabi_ddiv>
 800b99a:	ec41 0b10 	vmov	d0, r0, r1
 800b99e:	b005      	add	sp, #20
 800b9a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b9a4 <__copybits>:
 800b9a4:	3901      	subs	r1, #1
 800b9a6:	b570      	push	{r4, r5, r6, lr}
 800b9a8:	1149      	asrs	r1, r1, #5
 800b9aa:	6914      	ldr	r4, [r2, #16]
 800b9ac:	3101      	adds	r1, #1
 800b9ae:	f102 0314 	add.w	r3, r2, #20
 800b9b2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b9b6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b9ba:	1f05      	subs	r5, r0, #4
 800b9bc:	42a3      	cmp	r3, r4
 800b9be:	d30c      	bcc.n	800b9da <__copybits+0x36>
 800b9c0:	1aa3      	subs	r3, r4, r2
 800b9c2:	3b11      	subs	r3, #17
 800b9c4:	f023 0303 	bic.w	r3, r3, #3
 800b9c8:	3211      	adds	r2, #17
 800b9ca:	42a2      	cmp	r2, r4
 800b9cc:	bf88      	it	hi
 800b9ce:	2300      	movhi	r3, #0
 800b9d0:	4418      	add	r0, r3
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	4288      	cmp	r0, r1
 800b9d6:	d305      	bcc.n	800b9e4 <__copybits+0x40>
 800b9d8:	bd70      	pop	{r4, r5, r6, pc}
 800b9da:	f853 6b04 	ldr.w	r6, [r3], #4
 800b9de:	f845 6f04 	str.w	r6, [r5, #4]!
 800b9e2:	e7eb      	b.n	800b9bc <__copybits+0x18>
 800b9e4:	f840 3b04 	str.w	r3, [r0], #4
 800b9e8:	e7f4      	b.n	800b9d4 <__copybits+0x30>

0800b9ea <__any_on>:
 800b9ea:	f100 0214 	add.w	r2, r0, #20
 800b9ee:	6900      	ldr	r0, [r0, #16]
 800b9f0:	114b      	asrs	r3, r1, #5
 800b9f2:	4298      	cmp	r0, r3
 800b9f4:	b510      	push	{r4, lr}
 800b9f6:	db11      	blt.n	800ba1c <__any_on+0x32>
 800b9f8:	dd0a      	ble.n	800ba10 <__any_on+0x26>
 800b9fa:	f011 011f 	ands.w	r1, r1, #31
 800b9fe:	d007      	beq.n	800ba10 <__any_on+0x26>
 800ba00:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ba04:	fa24 f001 	lsr.w	r0, r4, r1
 800ba08:	fa00 f101 	lsl.w	r1, r0, r1
 800ba0c:	428c      	cmp	r4, r1
 800ba0e:	d10b      	bne.n	800ba28 <__any_on+0x3e>
 800ba10:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ba14:	4293      	cmp	r3, r2
 800ba16:	d803      	bhi.n	800ba20 <__any_on+0x36>
 800ba18:	2000      	movs	r0, #0
 800ba1a:	bd10      	pop	{r4, pc}
 800ba1c:	4603      	mov	r3, r0
 800ba1e:	e7f7      	b.n	800ba10 <__any_on+0x26>
 800ba20:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ba24:	2900      	cmp	r1, #0
 800ba26:	d0f5      	beq.n	800ba14 <__any_on+0x2a>
 800ba28:	2001      	movs	r0, #1
 800ba2a:	e7f6      	b.n	800ba1a <__any_on+0x30>

0800ba2c <__ascii_wctomb>:
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	4608      	mov	r0, r1
 800ba30:	b141      	cbz	r1, 800ba44 <__ascii_wctomb+0x18>
 800ba32:	2aff      	cmp	r2, #255	@ 0xff
 800ba34:	d904      	bls.n	800ba40 <__ascii_wctomb+0x14>
 800ba36:	228a      	movs	r2, #138	@ 0x8a
 800ba38:	601a      	str	r2, [r3, #0]
 800ba3a:	f04f 30ff 	mov.w	r0, #4294967295
 800ba3e:	4770      	bx	lr
 800ba40:	700a      	strb	r2, [r1, #0]
 800ba42:	2001      	movs	r0, #1
 800ba44:	4770      	bx	lr

0800ba46 <__ssputs_r>:
 800ba46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba4a:	688e      	ldr	r6, [r1, #8]
 800ba4c:	461f      	mov	r7, r3
 800ba4e:	42be      	cmp	r6, r7
 800ba50:	680b      	ldr	r3, [r1, #0]
 800ba52:	4682      	mov	sl, r0
 800ba54:	460c      	mov	r4, r1
 800ba56:	4690      	mov	r8, r2
 800ba58:	d82d      	bhi.n	800bab6 <__ssputs_r+0x70>
 800ba5a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ba5e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ba62:	d026      	beq.n	800bab2 <__ssputs_r+0x6c>
 800ba64:	6965      	ldr	r5, [r4, #20]
 800ba66:	6909      	ldr	r1, [r1, #16]
 800ba68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ba6c:	eba3 0901 	sub.w	r9, r3, r1
 800ba70:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ba74:	1c7b      	adds	r3, r7, #1
 800ba76:	444b      	add	r3, r9
 800ba78:	106d      	asrs	r5, r5, #1
 800ba7a:	429d      	cmp	r5, r3
 800ba7c:	bf38      	it	cc
 800ba7e:	461d      	movcc	r5, r3
 800ba80:	0553      	lsls	r3, r2, #21
 800ba82:	d527      	bpl.n	800bad4 <__ssputs_r+0x8e>
 800ba84:	4629      	mov	r1, r5
 800ba86:	f7ff fa81 	bl	800af8c <_malloc_r>
 800ba8a:	4606      	mov	r6, r0
 800ba8c:	b360      	cbz	r0, 800bae8 <__ssputs_r+0xa2>
 800ba8e:	6921      	ldr	r1, [r4, #16]
 800ba90:	464a      	mov	r2, r9
 800ba92:	f7fe febc 	bl	800a80e <memcpy>
 800ba96:	89a3      	ldrh	r3, [r4, #12]
 800ba98:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ba9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800baa0:	81a3      	strh	r3, [r4, #12]
 800baa2:	6126      	str	r6, [r4, #16]
 800baa4:	6165      	str	r5, [r4, #20]
 800baa6:	444e      	add	r6, r9
 800baa8:	eba5 0509 	sub.w	r5, r5, r9
 800baac:	6026      	str	r6, [r4, #0]
 800baae:	60a5      	str	r5, [r4, #8]
 800bab0:	463e      	mov	r6, r7
 800bab2:	42be      	cmp	r6, r7
 800bab4:	d900      	bls.n	800bab8 <__ssputs_r+0x72>
 800bab6:	463e      	mov	r6, r7
 800bab8:	6820      	ldr	r0, [r4, #0]
 800baba:	4632      	mov	r2, r6
 800babc:	4641      	mov	r1, r8
 800babe:	f000 fb53 	bl	800c168 <memmove>
 800bac2:	68a3      	ldr	r3, [r4, #8]
 800bac4:	1b9b      	subs	r3, r3, r6
 800bac6:	60a3      	str	r3, [r4, #8]
 800bac8:	6823      	ldr	r3, [r4, #0]
 800baca:	4433      	add	r3, r6
 800bacc:	6023      	str	r3, [r4, #0]
 800bace:	2000      	movs	r0, #0
 800bad0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bad4:	462a      	mov	r2, r5
 800bad6:	f000 fbab 	bl	800c230 <_realloc_r>
 800bada:	4606      	mov	r6, r0
 800badc:	2800      	cmp	r0, #0
 800bade:	d1e0      	bne.n	800baa2 <__ssputs_r+0x5c>
 800bae0:	6921      	ldr	r1, [r4, #16]
 800bae2:	4650      	mov	r0, sl
 800bae4:	f7fe feac 	bl	800a840 <_free_r>
 800bae8:	230c      	movs	r3, #12
 800baea:	f8ca 3000 	str.w	r3, [sl]
 800baee:	89a3      	ldrh	r3, [r4, #12]
 800baf0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800baf4:	81a3      	strh	r3, [r4, #12]
 800baf6:	f04f 30ff 	mov.w	r0, #4294967295
 800bafa:	e7e9      	b.n	800bad0 <__ssputs_r+0x8a>

0800bafc <_svfiprintf_r>:
 800bafc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb00:	4698      	mov	r8, r3
 800bb02:	898b      	ldrh	r3, [r1, #12]
 800bb04:	061b      	lsls	r3, r3, #24
 800bb06:	b09d      	sub	sp, #116	@ 0x74
 800bb08:	4607      	mov	r7, r0
 800bb0a:	460d      	mov	r5, r1
 800bb0c:	4614      	mov	r4, r2
 800bb0e:	d510      	bpl.n	800bb32 <_svfiprintf_r+0x36>
 800bb10:	690b      	ldr	r3, [r1, #16]
 800bb12:	b973      	cbnz	r3, 800bb32 <_svfiprintf_r+0x36>
 800bb14:	2140      	movs	r1, #64	@ 0x40
 800bb16:	f7ff fa39 	bl	800af8c <_malloc_r>
 800bb1a:	6028      	str	r0, [r5, #0]
 800bb1c:	6128      	str	r0, [r5, #16]
 800bb1e:	b930      	cbnz	r0, 800bb2e <_svfiprintf_r+0x32>
 800bb20:	230c      	movs	r3, #12
 800bb22:	603b      	str	r3, [r7, #0]
 800bb24:	f04f 30ff 	mov.w	r0, #4294967295
 800bb28:	b01d      	add	sp, #116	@ 0x74
 800bb2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb2e:	2340      	movs	r3, #64	@ 0x40
 800bb30:	616b      	str	r3, [r5, #20]
 800bb32:	2300      	movs	r3, #0
 800bb34:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb36:	2320      	movs	r3, #32
 800bb38:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bb3c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb40:	2330      	movs	r3, #48	@ 0x30
 800bb42:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bce0 <_svfiprintf_r+0x1e4>
 800bb46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bb4a:	f04f 0901 	mov.w	r9, #1
 800bb4e:	4623      	mov	r3, r4
 800bb50:	469a      	mov	sl, r3
 800bb52:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb56:	b10a      	cbz	r2, 800bb5c <_svfiprintf_r+0x60>
 800bb58:	2a25      	cmp	r2, #37	@ 0x25
 800bb5a:	d1f9      	bne.n	800bb50 <_svfiprintf_r+0x54>
 800bb5c:	ebba 0b04 	subs.w	fp, sl, r4
 800bb60:	d00b      	beq.n	800bb7a <_svfiprintf_r+0x7e>
 800bb62:	465b      	mov	r3, fp
 800bb64:	4622      	mov	r2, r4
 800bb66:	4629      	mov	r1, r5
 800bb68:	4638      	mov	r0, r7
 800bb6a:	f7ff ff6c 	bl	800ba46 <__ssputs_r>
 800bb6e:	3001      	adds	r0, #1
 800bb70:	f000 80a7 	beq.w	800bcc2 <_svfiprintf_r+0x1c6>
 800bb74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb76:	445a      	add	r2, fp
 800bb78:	9209      	str	r2, [sp, #36]	@ 0x24
 800bb7a:	f89a 3000 	ldrb.w	r3, [sl]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	f000 809f 	beq.w	800bcc2 <_svfiprintf_r+0x1c6>
 800bb84:	2300      	movs	r3, #0
 800bb86:	f04f 32ff 	mov.w	r2, #4294967295
 800bb8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb8e:	f10a 0a01 	add.w	sl, sl, #1
 800bb92:	9304      	str	r3, [sp, #16]
 800bb94:	9307      	str	r3, [sp, #28]
 800bb96:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bb9a:	931a      	str	r3, [sp, #104]	@ 0x68
 800bb9c:	4654      	mov	r4, sl
 800bb9e:	2205      	movs	r2, #5
 800bba0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bba4:	484e      	ldr	r0, [pc, #312]	@ (800bce0 <_svfiprintf_r+0x1e4>)
 800bba6:	f7f4 fb2b 	bl	8000200 <memchr>
 800bbaa:	9a04      	ldr	r2, [sp, #16]
 800bbac:	b9d8      	cbnz	r0, 800bbe6 <_svfiprintf_r+0xea>
 800bbae:	06d0      	lsls	r0, r2, #27
 800bbb0:	bf44      	itt	mi
 800bbb2:	2320      	movmi	r3, #32
 800bbb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bbb8:	0711      	lsls	r1, r2, #28
 800bbba:	bf44      	itt	mi
 800bbbc:	232b      	movmi	r3, #43	@ 0x2b
 800bbbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bbc2:	f89a 3000 	ldrb.w	r3, [sl]
 800bbc6:	2b2a      	cmp	r3, #42	@ 0x2a
 800bbc8:	d015      	beq.n	800bbf6 <_svfiprintf_r+0xfa>
 800bbca:	9a07      	ldr	r2, [sp, #28]
 800bbcc:	4654      	mov	r4, sl
 800bbce:	2000      	movs	r0, #0
 800bbd0:	f04f 0c0a 	mov.w	ip, #10
 800bbd4:	4621      	mov	r1, r4
 800bbd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bbda:	3b30      	subs	r3, #48	@ 0x30
 800bbdc:	2b09      	cmp	r3, #9
 800bbde:	d94b      	bls.n	800bc78 <_svfiprintf_r+0x17c>
 800bbe0:	b1b0      	cbz	r0, 800bc10 <_svfiprintf_r+0x114>
 800bbe2:	9207      	str	r2, [sp, #28]
 800bbe4:	e014      	b.n	800bc10 <_svfiprintf_r+0x114>
 800bbe6:	eba0 0308 	sub.w	r3, r0, r8
 800bbea:	fa09 f303 	lsl.w	r3, r9, r3
 800bbee:	4313      	orrs	r3, r2
 800bbf0:	9304      	str	r3, [sp, #16]
 800bbf2:	46a2      	mov	sl, r4
 800bbf4:	e7d2      	b.n	800bb9c <_svfiprintf_r+0xa0>
 800bbf6:	9b03      	ldr	r3, [sp, #12]
 800bbf8:	1d19      	adds	r1, r3, #4
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	9103      	str	r1, [sp, #12]
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	bfbb      	ittet	lt
 800bc02:	425b      	neglt	r3, r3
 800bc04:	f042 0202 	orrlt.w	r2, r2, #2
 800bc08:	9307      	strge	r3, [sp, #28]
 800bc0a:	9307      	strlt	r3, [sp, #28]
 800bc0c:	bfb8      	it	lt
 800bc0e:	9204      	strlt	r2, [sp, #16]
 800bc10:	7823      	ldrb	r3, [r4, #0]
 800bc12:	2b2e      	cmp	r3, #46	@ 0x2e
 800bc14:	d10a      	bne.n	800bc2c <_svfiprintf_r+0x130>
 800bc16:	7863      	ldrb	r3, [r4, #1]
 800bc18:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc1a:	d132      	bne.n	800bc82 <_svfiprintf_r+0x186>
 800bc1c:	9b03      	ldr	r3, [sp, #12]
 800bc1e:	1d1a      	adds	r2, r3, #4
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	9203      	str	r2, [sp, #12]
 800bc24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bc28:	3402      	adds	r4, #2
 800bc2a:	9305      	str	r3, [sp, #20]
 800bc2c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bcf0 <_svfiprintf_r+0x1f4>
 800bc30:	7821      	ldrb	r1, [r4, #0]
 800bc32:	2203      	movs	r2, #3
 800bc34:	4650      	mov	r0, sl
 800bc36:	f7f4 fae3 	bl	8000200 <memchr>
 800bc3a:	b138      	cbz	r0, 800bc4c <_svfiprintf_r+0x150>
 800bc3c:	9b04      	ldr	r3, [sp, #16]
 800bc3e:	eba0 000a 	sub.w	r0, r0, sl
 800bc42:	2240      	movs	r2, #64	@ 0x40
 800bc44:	4082      	lsls	r2, r0
 800bc46:	4313      	orrs	r3, r2
 800bc48:	3401      	adds	r4, #1
 800bc4a:	9304      	str	r3, [sp, #16]
 800bc4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc50:	4824      	ldr	r0, [pc, #144]	@ (800bce4 <_svfiprintf_r+0x1e8>)
 800bc52:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bc56:	2206      	movs	r2, #6
 800bc58:	f7f4 fad2 	bl	8000200 <memchr>
 800bc5c:	2800      	cmp	r0, #0
 800bc5e:	d036      	beq.n	800bcce <_svfiprintf_r+0x1d2>
 800bc60:	4b21      	ldr	r3, [pc, #132]	@ (800bce8 <_svfiprintf_r+0x1ec>)
 800bc62:	bb1b      	cbnz	r3, 800bcac <_svfiprintf_r+0x1b0>
 800bc64:	9b03      	ldr	r3, [sp, #12]
 800bc66:	3307      	adds	r3, #7
 800bc68:	f023 0307 	bic.w	r3, r3, #7
 800bc6c:	3308      	adds	r3, #8
 800bc6e:	9303      	str	r3, [sp, #12]
 800bc70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc72:	4433      	add	r3, r6
 800bc74:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc76:	e76a      	b.n	800bb4e <_svfiprintf_r+0x52>
 800bc78:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc7c:	460c      	mov	r4, r1
 800bc7e:	2001      	movs	r0, #1
 800bc80:	e7a8      	b.n	800bbd4 <_svfiprintf_r+0xd8>
 800bc82:	2300      	movs	r3, #0
 800bc84:	3401      	adds	r4, #1
 800bc86:	9305      	str	r3, [sp, #20]
 800bc88:	4619      	mov	r1, r3
 800bc8a:	f04f 0c0a 	mov.w	ip, #10
 800bc8e:	4620      	mov	r0, r4
 800bc90:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc94:	3a30      	subs	r2, #48	@ 0x30
 800bc96:	2a09      	cmp	r2, #9
 800bc98:	d903      	bls.n	800bca2 <_svfiprintf_r+0x1a6>
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d0c6      	beq.n	800bc2c <_svfiprintf_r+0x130>
 800bc9e:	9105      	str	r1, [sp, #20]
 800bca0:	e7c4      	b.n	800bc2c <_svfiprintf_r+0x130>
 800bca2:	fb0c 2101 	mla	r1, ip, r1, r2
 800bca6:	4604      	mov	r4, r0
 800bca8:	2301      	movs	r3, #1
 800bcaa:	e7f0      	b.n	800bc8e <_svfiprintf_r+0x192>
 800bcac:	ab03      	add	r3, sp, #12
 800bcae:	9300      	str	r3, [sp, #0]
 800bcb0:	462a      	mov	r2, r5
 800bcb2:	4b0e      	ldr	r3, [pc, #56]	@ (800bcec <_svfiprintf_r+0x1f0>)
 800bcb4:	a904      	add	r1, sp, #16
 800bcb6:	4638      	mov	r0, r7
 800bcb8:	f3af 8000 	nop.w
 800bcbc:	1c42      	adds	r2, r0, #1
 800bcbe:	4606      	mov	r6, r0
 800bcc0:	d1d6      	bne.n	800bc70 <_svfiprintf_r+0x174>
 800bcc2:	89ab      	ldrh	r3, [r5, #12]
 800bcc4:	065b      	lsls	r3, r3, #25
 800bcc6:	f53f af2d 	bmi.w	800bb24 <_svfiprintf_r+0x28>
 800bcca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bccc:	e72c      	b.n	800bb28 <_svfiprintf_r+0x2c>
 800bcce:	ab03      	add	r3, sp, #12
 800bcd0:	9300      	str	r3, [sp, #0]
 800bcd2:	462a      	mov	r2, r5
 800bcd4:	4b05      	ldr	r3, [pc, #20]	@ (800bcec <_svfiprintf_r+0x1f0>)
 800bcd6:	a904      	add	r1, sp, #16
 800bcd8:	4638      	mov	r0, r7
 800bcda:	f000 f879 	bl	800bdd0 <_printf_i>
 800bcde:	e7ed      	b.n	800bcbc <_svfiprintf_r+0x1c0>
 800bce0:	0800cf80 	.word	0x0800cf80
 800bce4:	0800cf8a 	.word	0x0800cf8a
 800bce8:	00000000 	.word	0x00000000
 800bcec:	0800ba47 	.word	0x0800ba47
 800bcf0:	0800cf86 	.word	0x0800cf86

0800bcf4 <_printf_common>:
 800bcf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bcf8:	4616      	mov	r6, r2
 800bcfa:	4698      	mov	r8, r3
 800bcfc:	688a      	ldr	r2, [r1, #8]
 800bcfe:	690b      	ldr	r3, [r1, #16]
 800bd00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bd04:	4293      	cmp	r3, r2
 800bd06:	bfb8      	it	lt
 800bd08:	4613      	movlt	r3, r2
 800bd0a:	6033      	str	r3, [r6, #0]
 800bd0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bd10:	4607      	mov	r7, r0
 800bd12:	460c      	mov	r4, r1
 800bd14:	b10a      	cbz	r2, 800bd1a <_printf_common+0x26>
 800bd16:	3301      	adds	r3, #1
 800bd18:	6033      	str	r3, [r6, #0]
 800bd1a:	6823      	ldr	r3, [r4, #0]
 800bd1c:	0699      	lsls	r1, r3, #26
 800bd1e:	bf42      	ittt	mi
 800bd20:	6833      	ldrmi	r3, [r6, #0]
 800bd22:	3302      	addmi	r3, #2
 800bd24:	6033      	strmi	r3, [r6, #0]
 800bd26:	6825      	ldr	r5, [r4, #0]
 800bd28:	f015 0506 	ands.w	r5, r5, #6
 800bd2c:	d106      	bne.n	800bd3c <_printf_common+0x48>
 800bd2e:	f104 0a19 	add.w	sl, r4, #25
 800bd32:	68e3      	ldr	r3, [r4, #12]
 800bd34:	6832      	ldr	r2, [r6, #0]
 800bd36:	1a9b      	subs	r3, r3, r2
 800bd38:	42ab      	cmp	r3, r5
 800bd3a:	dc26      	bgt.n	800bd8a <_printf_common+0x96>
 800bd3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bd40:	6822      	ldr	r2, [r4, #0]
 800bd42:	3b00      	subs	r3, #0
 800bd44:	bf18      	it	ne
 800bd46:	2301      	movne	r3, #1
 800bd48:	0692      	lsls	r2, r2, #26
 800bd4a:	d42b      	bmi.n	800bda4 <_printf_common+0xb0>
 800bd4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bd50:	4641      	mov	r1, r8
 800bd52:	4638      	mov	r0, r7
 800bd54:	47c8      	blx	r9
 800bd56:	3001      	adds	r0, #1
 800bd58:	d01e      	beq.n	800bd98 <_printf_common+0xa4>
 800bd5a:	6823      	ldr	r3, [r4, #0]
 800bd5c:	6922      	ldr	r2, [r4, #16]
 800bd5e:	f003 0306 	and.w	r3, r3, #6
 800bd62:	2b04      	cmp	r3, #4
 800bd64:	bf02      	ittt	eq
 800bd66:	68e5      	ldreq	r5, [r4, #12]
 800bd68:	6833      	ldreq	r3, [r6, #0]
 800bd6a:	1aed      	subeq	r5, r5, r3
 800bd6c:	68a3      	ldr	r3, [r4, #8]
 800bd6e:	bf0c      	ite	eq
 800bd70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bd74:	2500      	movne	r5, #0
 800bd76:	4293      	cmp	r3, r2
 800bd78:	bfc4      	itt	gt
 800bd7a:	1a9b      	subgt	r3, r3, r2
 800bd7c:	18ed      	addgt	r5, r5, r3
 800bd7e:	2600      	movs	r6, #0
 800bd80:	341a      	adds	r4, #26
 800bd82:	42b5      	cmp	r5, r6
 800bd84:	d11a      	bne.n	800bdbc <_printf_common+0xc8>
 800bd86:	2000      	movs	r0, #0
 800bd88:	e008      	b.n	800bd9c <_printf_common+0xa8>
 800bd8a:	2301      	movs	r3, #1
 800bd8c:	4652      	mov	r2, sl
 800bd8e:	4641      	mov	r1, r8
 800bd90:	4638      	mov	r0, r7
 800bd92:	47c8      	blx	r9
 800bd94:	3001      	adds	r0, #1
 800bd96:	d103      	bne.n	800bda0 <_printf_common+0xac>
 800bd98:	f04f 30ff 	mov.w	r0, #4294967295
 800bd9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bda0:	3501      	adds	r5, #1
 800bda2:	e7c6      	b.n	800bd32 <_printf_common+0x3e>
 800bda4:	18e1      	adds	r1, r4, r3
 800bda6:	1c5a      	adds	r2, r3, #1
 800bda8:	2030      	movs	r0, #48	@ 0x30
 800bdaa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bdae:	4422      	add	r2, r4
 800bdb0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bdb4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bdb8:	3302      	adds	r3, #2
 800bdba:	e7c7      	b.n	800bd4c <_printf_common+0x58>
 800bdbc:	2301      	movs	r3, #1
 800bdbe:	4622      	mov	r2, r4
 800bdc0:	4641      	mov	r1, r8
 800bdc2:	4638      	mov	r0, r7
 800bdc4:	47c8      	blx	r9
 800bdc6:	3001      	adds	r0, #1
 800bdc8:	d0e6      	beq.n	800bd98 <_printf_common+0xa4>
 800bdca:	3601      	adds	r6, #1
 800bdcc:	e7d9      	b.n	800bd82 <_printf_common+0x8e>
	...

0800bdd0 <_printf_i>:
 800bdd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bdd4:	7e0f      	ldrb	r7, [r1, #24]
 800bdd6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bdd8:	2f78      	cmp	r7, #120	@ 0x78
 800bdda:	4691      	mov	r9, r2
 800bddc:	4680      	mov	r8, r0
 800bdde:	460c      	mov	r4, r1
 800bde0:	469a      	mov	sl, r3
 800bde2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bde6:	d807      	bhi.n	800bdf8 <_printf_i+0x28>
 800bde8:	2f62      	cmp	r7, #98	@ 0x62
 800bdea:	d80a      	bhi.n	800be02 <_printf_i+0x32>
 800bdec:	2f00      	cmp	r7, #0
 800bdee:	f000 80d2 	beq.w	800bf96 <_printf_i+0x1c6>
 800bdf2:	2f58      	cmp	r7, #88	@ 0x58
 800bdf4:	f000 80b9 	beq.w	800bf6a <_printf_i+0x19a>
 800bdf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bdfc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800be00:	e03a      	b.n	800be78 <_printf_i+0xa8>
 800be02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800be06:	2b15      	cmp	r3, #21
 800be08:	d8f6      	bhi.n	800bdf8 <_printf_i+0x28>
 800be0a:	a101      	add	r1, pc, #4	@ (adr r1, 800be10 <_printf_i+0x40>)
 800be0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800be10:	0800be69 	.word	0x0800be69
 800be14:	0800be7d 	.word	0x0800be7d
 800be18:	0800bdf9 	.word	0x0800bdf9
 800be1c:	0800bdf9 	.word	0x0800bdf9
 800be20:	0800bdf9 	.word	0x0800bdf9
 800be24:	0800bdf9 	.word	0x0800bdf9
 800be28:	0800be7d 	.word	0x0800be7d
 800be2c:	0800bdf9 	.word	0x0800bdf9
 800be30:	0800bdf9 	.word	0x0800bdf9
 800be34:	0800bdf9 	.word	0x0800bdf9
 800be38:	0800bdf9 	.word	0x0800bdf9
 800be3c:	0800bf7d 	.word	0x0800bf7d
 800be40:	0800bea7 	.word	0x0800bea7
 800be44:	0800bf37 	.word	0x0800bf37
 800be48:	0800bdf9 	.word	0x0800bdf9
 800be4c:	0800bdf9 	.word	0x0800bdf9
 800be50:	0800bf9f 	.word	0x0800bf9f
 800be54:	0800bdf9 	.word	0x0800bdf9
 800be58:	0800bea7 	.word	0x0800bea7
 800be5c:	0800bdf9 	.word	0x0800bdf9
 800be60:	0800bdf9 	.word	0x0800bdf9
 800be64:	0800bf3f 	.word	0x0800bf3f
 800be68:	6833      	ldr	r3, [r6, #0]
 800be6a:	1d1a      	adds	r2, r3, #4
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	6032      	str	r2, [r6, #0]
 800be70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800be74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800be78:	2301      	movs	r3, #1
 800be7a:	e09d      	b.n	800bfb8 <_printf_i+0x1e8>
 800be7c:	6833      	ldr	r3, [r6, #0]
 800be7e:	6820      	ldr	r0, [r4, #0]
 800be80:	1d19      	adds	r1, r3, #4
 800be82:	6031      	str	r1, [r6, #0]
 800be84:	0606      	lsls	r6, r0, #24
 800be86:	d501      	bpl.n	800be8c <_printf_i+0xbc>
 800be88:	681d      	ldr	r5, [r3, #0]
 800be8a:	e003      	b.n	800be94 <_printf_i+0xc4>
 800be8c:	0645      	lsls	r5, r0, #25
 800be8e:	d5fb      	bpl.n	800be88 <_printf_i+0xb8>
 800be90:	f9b3 5000 	ldrsh.w	r5, [r3]
 800be94:	2d00      	cmp	r5, #0
 800be96:	da03      	bge.n	800bea0 <_printf_i+0xd0>
 800be98:	232d      	movs	r3, #45	@ 0x2d
 800be9a:	426d      	negs	r5, r5
 800be9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bea0:	4859      	ldr	r0, [pc, #356]	@ (800c008 <_printf_i+0x238>)
 800bea2:	230a      	movs	r3, #10
 800bea4:	e011      	b.n	800beca <_printf_i+0xfa>
 800bea6:	6821      	ldr	r1, [r4, #0]
 800bea8:	6833      	ldr	r3, [r6, #0]
 800beaa:	0608      	lsls	r0, r1, #24
 800beac:	f853 5b04 	ldr.w	r5, [r3], #4
 800beb0:	d402      	bmi.n	800beb8 <_printf_i+0xe8>
 800beb2:	0649      	lsls	r1, r1, #25
 800beb4:	bf48      	it	mi
 800beb6:	b2ad      	uxthmi	r5, r5
 800beb8:	2f6f      	cmp	r7, #111	@ 0x6f
 800beba:	4853      	ldr	r0, [pc, #332]	@ (800c008 <_printf_i+0x238>)
 800bebc:	6033      	str	r3, [r6, #0]
 800bebe:	bf14      	ite	ne
 800bec0:	230a      	movne	r3, #10
 800bec2:	2308      	moveq	r3, #8
 800bec4:	2100      	movs	r1, #0
 800bec6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800beca:	6866      	ldr	r6, [r4, #4]
 800becc:	60a6      	str	r6, [r4, #8]
 800bece:	2e00      	cmp	r6, #0
 800bed0:	bfa2      	ittt	ge
 800bed2:	6821      	ldrge	r1, [r4, #0]
 800bed4:	f021 0104 	bicge.w	r1, r1, #4
 800bed8:	6021      	strge	r1, [r4, #0]
 800beda:	b90d      	cbnz	r5, 800bee0 <_printf_i+0x110>
 800bedc:	2e00      	cmp	r6, #0
 800bede:	d04b      	beq.n	800bf78 <_printf_i+0x1a8>
 800bee0:	4616      	mov	r6, r2
 800bee2:	fbb5 f1f3 	udiv	r1, r5, r3
 800bee6:	fb03 5711 	mls	r7, r3, r1, r5
 800beea:	5dc7      	ldrb	r7, [r0, r7]
 800beec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bef0:	462f      	mov	r7, r5
 800bef2:	42bb      	cmp	r3, r7
 800bef4:	460d      	mov	r5, r1
 800bef6:	d9f4      	bls.n	800bee2 <_printf_i+0x112>
 800bef8:	2b08      	cmp	r3, #8
 800befa:	d10b      	bne.n	800bf14 <_printf_i+0x144>
 800befc:	6823      	ldr	r3, [r4, #0]
 800befe:	07df      	lsls	r7, r3, #31
 800bf00:	d508      	bpl.n	800bf14 <_printf_i+0x144>
 800bf02:	6923      	ldr	r3, [r4, #16]
 800bf04:	6861      	ldr	r1, [r4, #4]
 800bf06:	4299      	cmp	r1, r3
 800bf08:	bfde      	ittt	le
 800bf0a:	2330      	movle	r3, #48	@ 0x30
 800bf0c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bf10:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bf14:	1b92      	subs	r2, r2, r6
 800bf16:	6122      	str	r2, [r4, #16]
 800bf18:	f8cd a000 	str.w	sl, [sp]
 800bf1c:	464b      	mov	r3, r9
 800bf1e:	aa03      	add	r2, sp, #12
 800bf20:	4621      	mov	r1, r4
 800bf22:	4640      	mov	r0, r8
 800bf24:	f7ff fee6 	bl	800bcf4 <_printf_common>
 800bf28:	3001      	adds	r0, #1
 800bf2a:	d14a      	bne.n	800bfc2 <_printf_i+0x1f2>
 800bf2c:	f04f 30ff 	mov.w	r0, #4294967295
 800bf30:	b004      	add	sp, #16
 800bf32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf36:	6823      	ldr	r3, [r4, #0]
 800bf38:	f043 0320 	orr.w	r3, r3, #32
 800bf3c:	6023      	str	r3, [r4, #0]
 800bf3e:	4833      	ldr	r0, [pc, #204]	@ (800c00c <_printf_i+0x23c>)
 800bf40:	2778      	movs	r7, #120	@ 0x78
 800bf42:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bf46:	6823      	ldr	r3, [r4, #0]
 800bf48:	6831      	ldr	r1, [r6, #0]
 800bf4a:	061f      	lsls	r7, r3, #24
 800bf4c:	f851 5b04 	ldr.w	r5, [r1], #4
 800bf50:	d402      	bmi.n	800bf58 <_printf_i+0x188>
 800bf52:	065f      	lsls	r7, r3, #25
 800bf54:	bf48      	it	mi
 800bf56:	b2ad      	uxthmi	r5, r5
 800bf58:	6031      	str	r1, [r6, #0]
 800bf5a:	07d9      	lsls	r1, r3, #31
 800bf5c:	bf44      	itt	mi
 800bf5e:	f043 0320 	orrmi.w	r3, r3, #32
 800bf62:	6023      	strmi	r3, [r4, #0]
 800bf64:	b11d      	cbz	r5, 800bf6e <_printf_i+0x19e>
 800bf66:	2310      	movs	r3, #16
 800bf68:	e7ac      	b.n	800bec4 <_printf_i+0xf4>
 800bf6a:	4827      	ldr	r0, [pc, #156]	@ (800c008 <_printf_i+0x238>)
 800bf6c:	e7e9      	b.n	800bf42 <_printf_i+0x172>
 800bf6e:	6823      	ldr	r3, [r4, #0]
 800bf70:	f023 0320 	bic.w	r3, r3, #32
 800bf74:	6023      	str	r3, [r4, #0]
 800bf76:	e7f6      	b.n	800bf66 <_printf_i+0x196>
 800bf78:	4616      	mov	r6, r2
 800bf7a:	e7bd      	b.n	800bef8 <_printf_i+0x128>
 800bf7c:	6833      	ldr	r3, [r6, #0]
 800bf7e:	6825      	ldr	r5, [r4, #0]
 800bf80:	6961      	ldr	r1, [r4, #20]
 800bf82:	1d18      	adds	r0, r3, #4
 800bf84:	6030      	str	r0, [r6, #0]
 800bf86:	062e      	lsls	r6, r5, #24
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	d501      	bpl.n	800bf90 <_printf_i+0x1c0>
 800bf8c:	6019      	str	r1, [r3, #0]
 800bf8e:	e002      	b.n	800bf96 <_printf_i+0x1c6>
 800bf90:	0668      	lsls	r0, r5, #25
 800bf92:	d5fb      	bpl.n	800bf8c <_printf_i+0x1bc>
 800bf94:	8019      	strh	r1, [r3, #0]
 800bf96:	2300      	movs	r3, #0
 800bf98:	6123      	str	r3, [r4, #16]
 800bf9a:	4616      	mov	r6, r2
 800bf9c:	e7bc      	b.n	800bf18 <_printf_i+0x148>
 800bf9e:	6833      	ldr	r3, [r6, #0]
 800bfa0:	1d1a      	adds	r2, r3, #4
 800bfa2:	6032      	str	r2, [r6, #0]
 800bfa4:	681e      	ldr	r6, [r3, #0]
 800bfa6:	6862      	ldr	r2, [r4, #4]
 800bfa8:	2100      	movs	r1, #0
 800bfaa:	4630      	mov	r0, r6
 800bfac:	f7f4 f928 	bl	8000200 <memchr>
 800bfb0:	b108      	cbz	r0, 800bfb6 <_printf_i+0x1e6>
 800bfb2:	1b80      	subs	r0, r0, r6
 800bfb4:	6060      	str	r0, [r4, #4]
 800bfb6:	6863      	ldr	r3, [r4, #4]
 800bfb8:	6123      	str	r3, [r4, #16]
 800bfba:	2300      	movs	r3, #0
 800bfbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bfc0:	e7aa      	b.n	800bf18 <_printf_i+0x148>
 800bfc2:	6923      	ldr	r3, [r4, #16]
 800bfc4:	4632      	mov	r2, r6
 800bfc6:	4649      	mov	r1, r9
 800bfc8:	4640      	mov	r0, r8
 800bfca:	47d0      	blx	sl
 800bfcc:	3001      	adds	r0, #1
 800bfce:	d0ad      	beq.n	800bf2c <_printf_i+0x15c>
 800bfd0:	6823      	ldr	r3, [r4, #0]
 800bfd2:	079b      	lsls	r3, r3, #30
 800bfd4:	d413      	bmi.n	800bffe <_printf_i+0x22e>
 800bfd6:	68e0      	ldr	r0, [r4, #12]
 800bfd8:	9b03      	ldr	r3, [sp, #12]
 800bfda:	4298      	cmp	r0, r3
 800bfdc:	bfb8      	it	lt
 800bfde:	4618      	movlt	r0, r3
 800bfe0:	e7a6      	b.n	800bf30 <_printf_i+0x160>
 800bfe2:	2301      	movs	r3, #1
 800bfe4:	4632      	mov	r2, r6
 800bfe6:	4649      	mov	r1, r9
 800bfe8:	4640      	mov	r0, r8
 800bfea:	47d0      	blx	sl
 800bfec:	3001      	adds	r0, #1
 800bfee:	d09d      	beq.n	800bf2c <_printf_i+0x15c>
 800bff0:	3501      	adds	r5, #1
 800bff2:	68e3      	ldr	r3, [r4, #12]
 800bff4:	9903      	ldr	r1, [sp, #12]
 800bff6:	1a5b      	subs	r3, r3, r1
 800bff8:	42ab      	cmp	r3, r5
 800bffa:	dcf2      	bgt.n	800bfe2 <_printf_i+0x212>
 800bffc:	e7eb      	b.n	800bfd6 <_printf_i+0x206>
 800bffe:	2500      	movs	r5, #0
 800c000:	f104 0619 	add.w	r6, r4, #25
 800c004:	e7f5      	b.n	800bff2 <_printf_i+0x222>
 800c006:	bf00      	nop
 800c008:	0800cf91 	.word	0x0800cf91
 800c00c:	0800cfa2 	.word	0x0800cfa2

0800c010 <__sflush_r>:
 800c010:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c018:	0716      	lsls	r6, r2, #28
 800c01a:	4605      	mov	r5, r0
 800c01c:	460c      	mov	r4, r1
 800c01e:	d454      	bmi.n	800c0ca <__sflush_r+0xba>
 800c020:	684b      	ldr	r3, [r1, #4]
 800c022:	2b00      	cmp	r3, #0
 800c024:	dc02      	bgt.n	800c02c <__sflush_r+0x1c>
 800c026:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c028:	2b00      	cmp	r3, #0
 800c02a:	dd48      	ble.n	800c0be <__sflush_r+0xae>
 800c02c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c02e:	2e00      	cmp	r6, #0
 800c030:	d045      	beq.n	800c0be <__sflush_r+0xae>
 800c032:	2300      	movs	r3, #0
 800c034:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c038:	682f      	ldr	r7, [r5, #0]
 800c03a:	6a21      	ldr	r1, [r4, #32]
 800c03c:	602b      	str	r3, [r5, #0]
 800c03e:	d030      	beq.n	800c0a2 <__sflush_r+0x92>
 800c040:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c042:	89a3      	ldrh	r3, [r4, #12]
 800c044:	0759      	lsls	r1, r3, #29
 800c046:	d505      	bpl.n	800c054 <__sflush_r+0x44>
 800c048:	6863      	ldr	r3, [r4, #4]
 800c04a:	1ad2      	subs	r2, r2, r3
 800c04c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c04e:	b10b      	cbz	r3, 800c054 <__sflush_r+0x44>
 800c050:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c052:	1ad2      	subs	r2, r2, r3
 800c054:	2300      	movs	r3, #0
 800c056:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c058:	6a21      	ldr	r1, [r4, #32]
 800c05a:	4628      	mov	r0, r5
 800c05c:	47b0      	blx	r6
 800c05e:	1c43      	adds	r3, r0, #1
 800c060:	89a3      	ldrh	r3, [r4, #12]
 800c062:	d106      	bne.n	800c072 <__sflush_r+0x62>
 800c064:	6829      	ldr	r1, [r5, #0]
 800c066:	291d      	cmp	r1, #29
 800c068:	d82b      	bhi.n	800c0c2 <__sflush_r+0xb2>
 800c06a:	4a2a      	ldr	r2, [pc, #168]	@ (800c114 <__sflush_r+0x104>)
 800c06c:	410a      	asrs	r2, r1
 800c06e:	07d6      	lsls	r6, r2, #31
 800c070:	d427      	bmi.n	800c0c2 <__sflush_r+0xb2>
 800c072:	2200      	movs	r2, #0
 800c074:	6062      	str	r2, [r4, #4]
 800c076:	04d9      	lsls	r1, r3, #19
 800c078:	6922      	ldr	r2, [r4, #16]
 800c07a:	6022      	str	r2, [r4, #0]
 800c07c:	d504      	bpl.n	800c088 <__sflush_r+0x78>
 800c07e:	1c42      	adds	r2, r0, #1
 800c080:	d101      	bne.n	800c086 <__sflush_r+0x76>
 800c082:	682b      	ldr	r3, [r5, #0]
 800c084:	b903      	cbnz	r3, 800c088 <__sflush_r+0x78>
 800c086:	6560      	str	r0, [r4, #84]	@ 0x54
 800c088:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c08a:	602f      	str	r7, [r5, #0]
 800c08c:	b1b9      	cbz	r1, 800c0be <__sflush_r+0xae>
 800c08e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c092:	4299      	cmp	r1, r3
 800c094:	d002      	beq.n	800c09c <__sflush_r+0x8c>
 800c096:	4628      	mov	r0, r5
 800c098:	f7fe fbd2 	bl	800a840 <_free_r>
 800c09c:	2300      	movs	r3, #0
 800c09e:	6363      	str	r3, [r4, #52]	@ 0x34
 800c0a0:	e00d      	b.n	800c0be <__sflush_r+0xae>
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	4628      	mov	r0, r5
 800c0a6:	47b0      	blx	r6
 800c0a8:	4602      	mov	r2, r0
 800c0aa:	1c50      	adds	r0, r2, #1
 800c0ac:	d1c9      	bne.n	800c042 <__sflush_r+0x32>
 800c0ae:	682b      	ldr	r3, [r5, #0]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d0c6      	beq.n	800c042 <__sflush_r+0x32>
 800c0b4:	2b1d      	cmp	r3, #29
 800c0b6:	d001      	beq.n	800c0bc <__sflush_r+0xac>
 800c0b8:	2b16      	cmp	r3, #22
 800c0ba:	d11e      	bne.n	800c0fa <__sflush_r+0xea>
 800c0bc:	602f      	str	r7, [r5, #0]
 800c0be:	2000      	movs	r0, #0
 800c0c0:	e022      	b.n	800c108 <__sflush_r+0xf8>
 800c0c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0c6:	b21b      	sxth	r3, r3
 800c0c8:	e01b      	b.n	800c102 <__sflush_r+0xf2>
 800c0ca:	690f      	ldr	r7, [r1, #16]
 800c0cc:	2f00      	cmp	r7, #0
 800c0ce:	d0f6      	beq.n	800c0be <__sflush_r+0xae>
 800c0d0:	0793      	lsls	r3, r2, #30
 800c0d2:	680e      	ldr	r6, [r1, #0]
 800c0d4:	bf08      	it	eq
 800c0d6:	694b      	ldreq	r3, [r1, #20]
 800c0d8:	600f      	str	r7, [r1, #0]
 800c0da:	bf18      	it	ne
 800c0dc:	2300      	movne	r3, #0
 800c0de:	eba6 0807 	sub.w	r8, r6, r7
 800c0e2:	608b      	str	r3, [r1, #8]
 800c0e4:	f1b8 0f00 	cmp.w	r8, #0
 800c0e8:	dde9      	ble.n	800c0be <__sflush_r+0xae>
 800c0ea:	6a21      	ldr	r1, [r4, #32]
 800c0ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c0ee:	4643      	mov	r3, r8
 800c0f0:	463a      	mov	r2, r7
 800c0f2:	4628      	mov	r0, r5
 800c0f4:	47b0      	blx	r6
 800c0f6:	2800      	cmp	r0, #0
 800c0f8:	dc08      	bgt.n	800c10c <__sflush_r+0xfc>
 800c0fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c102:	81a3      	strh	r3, [r4, #12]
 800c104:	f04f 30ff 	mov.w	r0, #4294967295
 800c108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c10c:	4407      	add	r7, r0
 800c10e:	eba8 0800 	sub.w	r8, r8, r0
 800c112:	e7e7      	b.n	800c0e4 <__sflush_r+0xd4>
 800c114:	dfbffffe 	.word	0xdfbffffe

0800c118 <_fflush_r>:
 800c118:	b538      	push	{r3, r4, r5, lr}
 800c11a:	690b      	ldr	r3, [r1, #16]
 800c11c:	4605      	mov	r5, r0
 800c11e:	460c      	mov	r4, r1
 800c120:	b913      	cbnz	r3, 800c128 <_fflush_r+0x10>
 800c122:	2500      	movs	r5, #0
 800c124:	4628      	mov	r0, r5
 800c126:	bd38      	pop	{r3, r4, r5, pc}
 800c128:	b118      	cbz	r0, 800c132 <_fflush_r+0x1a>
 800c12a:	6a03      	ldr	r3, [r0, #32]
 800c12c:	b90b      	cbnz	r3, 800c132 <_fflush_r+0x1a>
 800c12e:	f7fe fa1b 	bl	800a568 <__sinit>
 800c132:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d0f3      	beq.n	800c122 <_fflush_r+0xa>
 800c13a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c13c:	07d0      	lsls	r0, r2, #31
 800c13e:	d404      	bmi.n	800c14a <_fflush_r+0x32>
 800c140:	0599      	lsls	r1, r3, #22
 800c142:	d402      	bmi.n	800c14a <_fflush_r+0x32>
 800c144:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c146:	f7fe fb60 	bl	800a80a <__retarget_lock_acquire_recursive>
 800c14a:	4628      	mov	r0, r5
 800c14c:	4621      	mov	r1, r4
 800c14e:	f7ff ff5f 	bl	800c010 <__sflush_r>
 800c152:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c154:	07da      	lsls	r2, r3, #31
 800c156:	4605      	mov	r5, r0
 800c158:	d4e4      	bmi.n	800c124 <_fflush_r+0xc>
 800c15a:	89a3      	ldrh	r3, [r4, #12]
 800c15c:	059b      	lsls	r3, r3, #22
 800c15e:	d4e1      	bmi.n	800c124 <_fflush_r+0xc>
 800c160:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c162:	f7fe fb53 	bl	800a80c <__retarget_lock_release_recursive>
 800c166:	e7dd      	b.n	800c124 <_fflush_r+0xc>

0800c168 <memmove>:
 800c168:	4288      	cmp	r0, r1
 800c16a:	b510      	push	{r4, lr}
 800c16c:	eb01 0402 	add.w	r4, r1, r2
 800c170:	d902      	bls.n	800c178 <memmove+0x10>
 800c172:	4284      	cmp	r4, r0
 800c174:	4623      	mov	r3, r4
 800c176:	d807      	bhi.n	800c188 <memmove+0x20>
 800c178:	1e43      	subs	r3, r0, #1
 800c17a:	42a1      	cmp	r1, r4
 800c17c:	d008      	beq.n	800c190 <memmove+0x28>
 800c17e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c182:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c186:	e7f8      	b.n	800c17a <memmove+0x12>
 800c188:	4402      	add	r2, r0
 800c18a:	4601      	mov	r1, r0
 800c18c:	428a      	cmp	r2, r1
 800c18e:	d100      	bne.n	800c192 <memmove+0x2a>
 800c190:	bd10      	pop	{r4, pc}
 800c192:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c196:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c19a:	e7f7      	b.n	800c18c <memmove+0x24>

0800c19c <_sbrk_r>:
 800c19c:	b538      	push	{r3, r4, r5, lr}
 800c19e:	4d06      	ldr	r5, [pc, #24]	@ (800c1b8 <_sbrk_r+0x1c>)
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	4604      	mov	r4, r0
 800c1a4:	4608      	mov	r0, r1
 800c1a6:	602b      	str	r3, [r5, #0]
 800c1a8:	f7f6 f874 	bl	8002294 <_sbrk>
 800c1ac:	1c43      	adds	r3, r0, #1
 800c1ae:	d102      	bne.n	800c1b6 <_sbrk_r+0x1a>
 800c1b0:	682b      	ldr	r3, [r5, #0]
 800c1b2:	b103      	cbz	r3, 800c1b6 <_sbrk_r+0x1a>
 800c1b4:	6023      	str	r3, [r4, #0]
 800c1b6:	bd38      	pop	{r3, r4, r5, pc}
 800c1b8:	200006e0 	.word	0x200006e0

0800c1bc <__assert_func>:
 800c1bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c1be:	4614      	mov	r4, r2
 800c1c0:	461a      	mov	r2, r3
 800c1c2:	4b09      	ldr	r3, [pc, #36]	@ (800c1e8 <__assert_func+0x2c>)
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	4605      	mov	r5, r0
 800c1c8:	68d8      	ldr	r0, [r3, #12]
 800c1ca:	b954      	cbnz	r4, 800c1e2 <__assert_func+0x26>
 800c1cc:	4b07      	ldr	r3, [pc, #28]	@ (800c1ec <__assert_func+0x30>)
 800c1ce:	461c      	mov	r4, r3
 800c1d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c1d4:	9100      	str	r1, [sp, #0]
 800c1d6:	462b      	mov	r3, r5
 800c1d8:	4905      	ldr	r1, [pc, #20]	@ (800c1f0 <__assert_func+0x34>)
 800c1da:	f000 f857 	bl	800c28c <fiprintf>
 800c1de:	f000 f867 	bl	800c2b0 <abort>
 800c1e2:	4b04      	ldr	r3, [pc, #16]	@ (800c1f4 <__assert_func+0x38>)
 800c1e4:	e7f4      	b.n	800c1d0 <__assert_func+0x14>
 800c1e6:	bf00      	nop
 800c1e8:	200001a4 	.word	0x200001a4
 800c1ec:	0800cfee 	.word	0x0800cfee
 800c1f0:	0800cfc0 	.word	0x0800cfc0
 800c1f4:	0800cfb3 	.word	0x0800cfb3

0800c1f8 <_calloc_r>:
 800c1f8:	b570      	push	{r4, r5, r6, lr}
 800c1fa:	fba1 5402 	umull	r5, r4, r1, r2
 800c1fe:	b93c      	cbnz	r4, 800c210 <_calloc_r+0x18>
 800c200:	4629      	mov	r1, r5
 800c202:	f7fe fec3 	bl	800af8c <_malloc_r>
 800c206:	4606      	mov	r6, r0
 800c208:	b928      	cbnz	r0, 800c216 <_calloc_r+0x1e>
 800c20a:	2600      	movs	r6, #0
 800c20c:	4630      	mov	r0, r6
 800c20e:	bd70      	pop	{r4, r5, r6, pc}
 800c210:	220c      	movs	r2, #12
 800c212:	6002      	str	r2, [r0, #0]
 800c214:	e7f9      	b.n	800c20a <_calloc_r+0x12>
 800c216:	462a      	mov	r2, r5
 800c218:	4621      	mov	r1, r4
 800c21a:	f7fe fa57 	bl	800a6cc <memset>
 800c21e:	e7f5      	b.n	800c20c <_calloc_r+0x14>

0800c220 <malloc>:
 800c220:	4b02      	ldr	r3, [pc, #8]	@ (800c22c <malloc+0xc>)
 800c222:	4601      	mov	r1, r0
 800c224:	6818      	ldr	r0, [r3, #0]
 800c226:	f7fe beb1 	b.w	800af8c <_malloc_r>
 800c22a:	bf00      	nop
 800c22c:	200001a4 	.word	0x200001a4

0800c230 <_realloc_r>:
 800c230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c234:	4680      	mov	r8, r0
 800c236:	4615      	mov	r5, r2
 800c238:	460c      	mov	r4, r1
 800c23a:	b921      	cbnz	r1, 800c246 <_realloc_r+0x16>
 800c23c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c240:	4611      	mov	r1, r2
 800c242:	f7fe bea3 	b.w	800af8c <_malloc_r>
 800c246:	b92a      	cbnz	r2, 800c254 <_realloc_r+0x24>
 800c248:	f7fe fafa 	bl	800a840 <_free_r>
 800c24c:	2400      	movs	r4, #0
 800c24e:	4620      	mov	r0, r4
 800c250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c254:	f000 f833 	bl	800c2be <_malloc_usable_size_r>
 800c258:	4285      	cmp	r5, r0
 800c25a:	4606      	mov	r6, r0
 800c25c:	d802      	bhi.n	800c264 <_realloc_r+0x34>
 800c25e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c262:	d8f4      	bhi.n	800c24e <_realloc_r+0x1e>
 800c264:	4629      	mov	r1, r5
 800c266:	4640      	mov	r0, r8
 800c268:	f7fe fe90 	bl	800af8c <_malloc_r>
 800c26c:	4607      	mov	r7, r0
 800c26e:	2800      	cmp	r0, #0
 800c270:	d0ec      	beq.n	800c24c <_realloc_r+0x1c>
 800c272:	42b5      	cmp	r5, r6
 800c274:	462a      	mov	r2, r5
 800c276:	4621      	mov	r1, r4
 800c278:	bf28      	it	cs
 800c27a:	4632      	movcs	r2, r6
 800c27c:	f7fe fac7 	bl	800a80e <memcpy>
 800c280:	4621      	mov	r1, r4
 800c282:	4640      	mov	r0, r8
 800c284:	f7fe fadc 	bl	800a840 <_free_r>
 800c288:	463c      	mov	r4, r7
 800c28a:	e7e0      	b.n	800c24e <_realloc_r+0x1e>

0800c28c <fiprintf>:
 800c28c:	b40e      	push	{r1, r2, r3}
 800c28e:	b503      	push	{r0, r1, lr}
 800c290:	4601      	mov	r1, r0
 800c292:	ab03      	add	r3, sp, #12
 800c294:	4805      	ldr	r0, [pc, #20]	@ (800c2ac <fiprintf+0x20>)
 800c296:	f853 2b04 	ldr.w	r2, [r3], #4
 800c29a:	6800      	ldr	r0, [r0, #0]
 800c29c:	9301      	str	r3, [sp, #4]
 800c29e:	f000 f83f 	bl	800c320 <_vfiprintf_r>
 800c2a2:	b002      	add	sp, #8
 800c2a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c2a8:	b003      	add	sp, #12
 800c2aa:	4770      	bx	lr
 800c2ac:	200001a4 	.word	0x200001a4

0800c2b0 <abort>:
 800c2b0:	b508      	push	{r3, lr}
 800c2b2:	2006      	movs	r0, #6
 800c2b4:	f000 fa08 	bl	800c6c8 <raise>
 800c2b8:	2001      	movs	r0, #1
 800c2ba:	f7f5 ff73 	bl	80021a4 <_exit>

0800c2be <_malloc_usable_size_r>:
 800c2be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c2c2:	1f18      	subs	r0, r3, #4
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	bfbc      	itt	lt
 800c2c8:	580b      	ldrlt	r3, [r1, r0]
 800c2ca:	18c0      	addlt	r0, r0, r3
 800c2cc:	4770      	bx	lr

0800c2ce <__sfputc_r>:
 800c2ce:	6893      	ldr	r3, [r2, #8]
 800c2d0:	3b01      	subs	r3, #1
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	b410      	push	{r4}
 800c2d6:	6093      	str	r3, [r2, #8]
 800c2d8:	da08      	bge.n	800c2ec <__sfputc_r+0x1e>
 800c2da:	6994      	ldr	r4, [r2, #24]
 800c2dc:	42a3      	cmp	r3, r4
 800c2de:	db01      	blt.n	800c2e4 <__sfputc_r+0x16>
 800c2e0:	290a      	cmp	r1, #10
 800c2e2:	d103      	bne.n	800c2ec <__sfputc_r+0x1e>
 800c2e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c2e8:	f000 b932 	b.w	800c550 <__swbuf_r>
 800c2ec:	6813      	ldr	r3, [r2, #0]
 800c2ee:	1c58      	adds	r0, r3, #1
 800c2f0:	6010      	str	r0, [r2, #0]
 800c2f2:	7019      	strb	r1, [r3, #0]
 800c2f4:	4608      	mov	r0, r1
 800c2f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c2fa:	4770      	bx	lr

0800c2fc <__sfputs_r>:
 800c2fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2fe:	4606      	mov	r6, r0
 800c300:	460f      	mov	r7, r1
 800c302:	4614      	mov	r4, r2
 800c304:	18d5      	adds	r5, r2, r3
 800c306:	42ac      	cmp	r4, r5
 800c308:	d101      	bne.n	800c30e <__sfputs_r+0x12>
 800c30a:	2000      	movs	r0, #0
 800c30c:	e007      	b.n	800c31e <__sfputs_r+0x22>
 800c30e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c312:	463a      	mov	r2, r7
 800c314:	4630      	mov	r0, r6
 800c316:	f7ff ffda 	bl	800c2ce <__sfputc_r>
 800c31a:	1c43      	adds	r3, r0, #1
 800c31c:	d1f3      	bne.n	800c306 <__sfputs_r+0xa>
 800c31e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c320 <_vfiprintf_r>:
 800c320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c324:	460d      	mov	r5, r1
 800c326:	b09d      	sub	sp, #116	@ 0x74
 800c328:	4614      	mov	r4, r2
 800c32a:	4698      	mov	r8, r3
 800c32c:	4606      	mov	r6, r0
 800c32e:	b118      	cbz	r0, 800c338 <_vfiprintf_r+0x18>
 800c330:	6a03      	ldr	r3, [r0, #32]
 800c332:	b90b      	cbnz	r3, 800c338 <_vfiprintf_r+0x18>
 800c334:	f7fe f918 	bl	800a568 <__sinit>
 800c338:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c33a:	07d9      	lsls	r1, r3, #31
 800c33c:	d405      	bmi.n	800c34a <_vfiprintf_r+0x2a>
 800c33e:	89ab      	ldrh	r3, [r5, #12]
 800c340:	059a      	lsls	r2, r3, #22
 800c342:	d402      	bmi.n	800c34a <_vfiprintf_r+0x2a>
 800c344:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c346:	f7fe fa60 	bl	800a80a <__retarget_lock_acquire_recursive>
 800c34a:	89ab      	ldrh	r3, [r5, #12]
 800c34c:	071b      	lsls	r3, r3, #28
 800c34e:	d501      	bpl.n	800c354 <_vfiprintf_r+0x34>
 800c350:	692b      	ldr	r3, [r5, #16]
 800c352:	b99b      	cbnz	r3, 800c37c <_vfiprintf_r+0x5c>
 800c354:	4629      	mov	r1, r5
 800c356:	4630      	mov	r0, r6
 800c358:	f000 f938 	bl	800c5cc <__swsetup_r>
 800c35c:	b170      	cbz	r0, 800c37c <_vfiprintf_r+0x5c>
 800c35e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c360:	07dc      	lsls	r4, r3, #31
 800c362:	d504      	bpl.n	800c36e <_vfiprintf_r+0x4e>
 800c364:	f04f 30ff 	mov.w	r0, #4294967295
 800c368:	b01d      	add	sp, #116	@ 0x74
 800c36a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c36e:	89ab      	ldrh	r3, [r5, #12]
 800c370:	0598      	lsls	r0, r3, #22
 800c372:	d4f7      	bmi.n	800c364 <_vfiprintf_r+0x44>
 800c374:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c376:	f7fe fa49 	bl	800a80c <__retarget_lock_release_recursive>
 800c37a:	e7f3      	b.n	800c364 <_vfiprintf_r+0x44>
 800c37c:	2300      	movs	r3, #0
 800c37e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c380:	2320      	movs	r3, #32
 800c382:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c386:	f8cd 800c 	str.w	r8, [sp, #12]
 800c38a:	2330      	movs	r3, #48	@ 0x30
 800c38c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c53c <_vfiprintf_r+0x21c>
 800c390:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c394:	f04f 0901 	mov.w	r9, #1
 800c398:	4623      	mov	r3, r4
 800c39a:	469a      	mov	sl, r3
 800c39c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c3a0:	b10a      	cbz	r2, 800c3a6 <_vfiprintf_r+0x86>
 800c3a2:	2a25      	cmp	r2, #37	@ 0x25
 800c3a4:	d1f9      	bne.n	800c39a <_vfiprintf_r+0x7a>
 800c3a6:	ebba 0b04 	subs.w	fp, sl, r4
 800c3aa:	d00b      	beq.n	800c3c4 <_vfiprintf_r+0xa4>
 800c3ac:	465b      	mov	r3, fp
 800c3ae:	4622      	mov	r2, r4
 800c3b0:	4629      	mov	r1, r5
 800c3b2:	4630      	mov	r0, r6
 800c3b4:	f7ff ffa2 	bl	800c2fc <__sfputs_r>
 800c3b8:	3001      	adds	r0, #1
 800c3ba:	f000 80a7 	beq.w	800c50c <_vfiprintf_r+0x1ec>
 800c3be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c3c0:	445a      	add	r2, fp
 800c3c2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c3c4:	f89a 3000 	ldrb.w	r3, [sl]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	f000 809f 	beq.w	800c50c <_vfiprintf_r+0x1ec>
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	f04f 32ff 	mov.w	r2, #4294967295
 800c3d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3d8:	f10a 0a01 	add.w	sl, sl, #1
 800c3dc:	9304      	str	r3, [sp, #16]
 800c3de:	9307      	str	r3, [sp, #28]
 800c3e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c3e4:	931a      	str	r3, [sp, #104]	@ 0x68
 800c3e6:	4654      	mov	r4, sl
 800c3e8:	2205      	movs	r2, #5
 800c3ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3ee:	4853      	ldr	r0, [pc, #332]	@ (800c53c <_vfiprintf_r+0x21c>)
 800c3f0:	f7f3 ff06 	bl	8000200 <memchr>
 800c3f4:	9a04      	ldr	r2, [sp, #16]
 800c3f6:	b9d8      	cbnz	r0, 800c430 <_vfiprintf_r+0x110>
 800c3f8:	06d1      	lsls	r1, r2, #27
 800c3fa:	bf44      	itt	mi
 800c3fc:	2320      	movmi	r3, #32
 800c3fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c402:	0713      	lsls	r3, r2, #28
 800c404:	bf44      	itt	mi
 800c406:	232b      	movmi	r3, #43	@ 0x2b
 800c408:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c40c:	f89a 3000 	ldrb.w	r3, [sl]
 800c410:	2b2a      	cmp	r3, #42	@ 0x2a
 800c412:	d015      	beq.n	800c440 <_vfiprintf_r+0x120>
 800c414:	9a07      	ldr	r2, [sp, #28]
 800c416:	4654      	mov	r4, sl
 800c418:	2000      	movs	r0, #0
 800c41a:	f04f 0c0a 	mov.w	ip, #10
 800c41e:	4621      	mov	r1, r4
 800c420:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c424:	3b30      	subs	r3, #48	@ 0x30
 800c426:	2b09      	cmp	r3, #9
 800c428:	d94b      	bls.n	800c4c2 <_vfiprintf_r+0x1a2>
 800c42a:	b1b0      	cbz	r0, 800c45a <_vfiprintf_r+0x13a>
 800c42c:	9207      	str	r2, [sp, #28]
 800c42e:	e014      	b.n	800c45a <_vfiprintf_r+0x13a>
 800c430:	eba0 0308 	sub.w	r3, r0, r8
 800c434:	fa09 f303 	lsl.w	r3, r9, r3
 800c438:	4313      	orrs	r3, r2
 800c43a:	9304      	str	r3, [sp, #16]
 800c43c:	46a2      	mov	sl, r4
 800c43e:	e7d2      	b.n	800c3e6 <_vfiprintf_r+0xc6>
 800c440:	9b03      	ldr	r3, [sp, #12]
 800c442:	1d19      	adds	r1, r3, #4
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	9103      	str	r1, [sp, #12]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	bfbb      	ittet	lt
 800c44c:	425b      	neglt	r3, r3
 800c44e:	f042 0202 	orrlt.w	r2, r2, #2
 800c452:	9307      	strge	r3, [sp, #28]
 800c454:	9307      	strlt	r3, [sp, #28]
 800c456:	bfb8      	it	lt
 800c458:	9204      	strlt	r2, [sp, #16]
 800c45a:	7823      	ldrb	r3, [r4, #0]
 800c45c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c45e:	d10a      	bne.n	800c476 <_vfiprintf_r+0x156>
 800c460:	7863      	ldrb	r3, [r4, #1]
 800c462:	2b2a      	cmp	r3, #42	@ 0x2a
 800c464:	d132      	bne.n	800c4cc <_vfiprintf_r+0x1ac>
 800c466:	9b03      	ldr	r3, [sp, #12]
 800c468:	1d1a      	adds	r2, r3, #4
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	9203      	str	r2, [sp, #12]
 800c46e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c472:	3402      	adds	r4, #2
 800c474:	9305      	str	r3, [sp, #20]
 800c476:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c54c <_vfiprintf_r+0x22c>
 800c47a:	7821      	ldrb	r1, [r4, #0]
 800c47c:	2203      	movs	r2, #3
 800c47e:	4650      	mov	r0, sl
 800c480:	f7f3 febe 	bl	8000200 <memchr>
 800c484:	b138      	cbz	r0, 800c496 <_vfiprintf_r+0x176>
 800c486:	9b04      	ldr	r3, [sp, #16]
 800c488:	eba0 000a 	sub.w	r0, r0, sl
 800c48c:	2240      	movs	r2, #64	@ 0x40
 800c48e:	4082      	lsls	r2, r0
 800c490:	4313      	orrs	r3, r2
 800c492:	3401      	adds	r4, #1
 800c494:	9304      	str	r3, [sp, #16]
 800c496:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c49a:	4829      	ldr	r0, [pc, #164]	@ (800c540 <_vfiprintf_r+0x220>)
 800c49c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c4a0:	2206      	movs	r2, #6
 800c4a2:	f7f3 fead 	bl	8000200 <memchr>
 800c4a6:	2800      	cmp	r0, #0
 800c4a8:	d03f      	beq.n	800c52a <_vfiprintf_r+0x20a>
 800c4aa:	4b26      	ldr	r3, [pc, #152]	@ (800c544 <_vfiprintf_r+0x224>)
 800c4ac:	bb1b      	cbnz	r3, 800c4f6 <_vfiprintf_r+0x1d6>
 800c4ae:	9b03      	ldr	r3, [sp, #12]
 800c4b0:	3307      	adds	r3, #7
 800c4b2:	f023 0307 	bic.w	r3, r3, #7
 800c4b6:	3308      	adds	r3, #8
 800c4b8:	9303      	str	r3, [sp, #12]
 800c4ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4bc:	443b      	add	r3, r7
 800c4be:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4c0:	e76a      	b.n	800c398 <_vfiprintf_r+0x78>
 800c4c2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c4c6:	460c      	mov	r4, r1
 800c4c8:	2001      	movs	r0, #1
 800c4ca:	e7a8      	b.n	800c41e <_vfiprintf_r+0xfe>
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	3401      	adds	r4, #1
 800c4d0:	9305      	str	r3, [sp, #20]
 800c4d2:	4619      	mov	r1, r3
 800c4d4:	f04f 0c0a 	mov.w	ip, #10
 800c4d8:	4620      	mov	r0, r4
 800c4da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4de:	3a30      	subs	r2, #48	@ 0x30
 800c4e0:	2a09      	cmp	r2, #9
 800c4e2:	d903      	bls.n	800c4ec <_vfiprintf_r+0x1cc>
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d0c6      	beq.n	800c476 <_vfiprintf_r+0x156>
 800c4e8:	9105      	str	r1, [sp, #20]
 800c4ea:	e7c4      	b.n	800c476 <_vfiprintf_r+0x156>
 800c4ec:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4f0:	4604      	mov	r4, r0
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	e7f0      	b.n	800c4d8 <_vfiprintf_r+0x1b8>
 800c4f6:	ab03      	add	r3, sp, #12
 800c4f8:	9300      	str	r3, [sp, #0]
 800c4fa:	462a      	mov	r2, r5
 800c4fc:	4b12      	ldr	r3, [pc, #72]	@ (800c548 <_vfiprintf_r+0x228>)
 800c4fe:	a904      	add	r1, sp, #16
 800c500:	4630      	mov	r0, r6
 800c502:	f3af 8000 	nop.w
 800c506:	4607      	mov	r7, r0
 800c508:	1c78      	adds	r0, r7, #1
 800c50a:	d1d6      	bne.n	800c4ba <_vfiprintf_r+0x19a>
 800c50c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c50e:	07d9      	lsls	r1, r3, #31
 800c510:	d405      	bmi.n	800c51e <_vfiprintf_r+0x1fe>
 800c512:	89ab      	ldrh	r3, [r5, #12]
 800c514:	059a      	lsls	r2, r3, #22
 800c516:	d402      	bmi.n	800c51e <_vfiprintf_r+0x1fe>
 800c518:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c51a:	f7fe f977 	bl	800a80c <__retarget_lock_release_recursive>
 800c51e:	89ab      	ldrh	r3, [r5, #12]
 800c520:	065b      	lsls	r3, r3, #25
 800c522:	f53f af1f 	bmi.w	800c364 <_vfiprintf_r+0x44>
 800c526:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c528:	e71e      	b.n	800c368 <_vfiprintf_r+0x48>
 800c52a:	ab03      	add	r3, sp, #12
 800c52c:	9300      	str	r3, [sp, #0]
 800c52e:	462a      	mov	r2, r5
 800c530:	4b05      	ldr	r3, [pc, #20]	@ (800c548 <_vfiprintf_r+0x228>)
 800c532:	a904      	add	r1, sp, #16
 800c534:	4630      	mov	r0, r6
 800c536:	f7ff fc4b 	bl	800bdd0 <_printf_i>
 800c53a:	e7e4      	b.n	800c506 <_vfiprintf_r+0x1e6>
 800c53c:	0800cf80 	.word	0x0800cf80
 800c540:	0800cf8a 	.word	0x0800cf8a
 800c544:	00000000 	.word	0x00000000
 800c548:	0800c2fd 	.word	0x0800c2fd
 800c54c:	0800cf86 	.word	0x0800cf86

0800c550 <__swbuf_r>:
 800c550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c552:	460e      	mov	r6, r1
 800c554:	4614      	mov	r4, r2
 800c556:	4605      	mov	r5, r0
 800c558:	b118      	cbz	r0, 800c562 <__swbuf_r+0x12>
 800c55a:	6a03      	ldr	r3, [r0, #32]
 800c55c:	b90b      	cbnz	r3, 800c562 <__swbuf_r+0x12>
 800c55e:	f7fe f803 	bl	800a568 <__sinit>
 800c562:	69a3      	ldr	r3, [r4, #24]
 800c564:	60a3      	str	r3, [r4, #8]
 800c566:	89a3      	ldrh	r3, [r4, #12]
 800c568:	071a      	lsls	r2, r3, #28
 800c56a:	d501      	bpl.n	800c570 <__swbuf_r+0x20>
 800c56c:	6923      	ldr	r3, [r4, #16]
 800c56e:	b943      	cbnz	r3, 800c582 <__swbuf_r+0x32>
 800c570:	4621      	mov	r1, r4
 800c572:	4628      	mov	r0, r5
 800c574:	f000 f82a 	bl	800c5cc <__swsetup_r>
 800c578:	b118      	cbz	r0, 800c582 <__swbuf_r+0x32>
 800c57a:	f04f 37ff 	mov.w	r7, #4294967295
 800c57e:	4638      	mov	r0, r7
 800c580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c582:	6823      	ldr	r3, [r4, #0]
 800c584:	6922      	ldr	r2, [r4, #16]
 800c586:	1a98      	subs	r0, r3, r2
 800c588:	6963      	ldr	r3, [r4, #20]
 800c58a:	b2f6      	uxtb	r6, r6
 800c58c:	4283      	cmp	r3, r0
 800c58e:	4637      	mov	r7, r6
 800c590:	dc05      	bgt.n	800c59e <__swbuf_r+0x4e>
 800c592:	4621      	mov	r1, r4
 800c594:	4628      	mov	r0, r5
 800c596:	f7ff fdbf 	bl	800c118 <_fflush_r>
 800c59a:	2800      	cmp	r0, #0
 800c59c:	d1ed      	bne.n	800c57a <__swbuf_r+0x2a>
 800c59e:	68a3      	ldr	r3, [r4, #8]
 800c5a0:	3b01      	subs	r3, #1
 800c5a2:	60a3      	str	r3, [r4, #8]
 800c5a4:	6823      	ldr	r3, [r4, #0]
 800c5a6:	1c5a      	adds	r2, r3, #1
 800c5a8:	6022      	str	r2, [r4, #0]
 800c5aa:	701e      	strb	r6, [r3, #0]
 800c5ac:	6962      	ldr	r2, [r4, #20]
 800c5ae:	1c43      	adds	r3, r0, #1
 800c5b0:	429a      	cmp	r2, r3
 800c5b2:	d004      	beq.n	800c5be <__swbuf_r+0x6e>
 800c5b4:	89a3      	ldrh	r3, [r4, #12]
 800c5b6:	07db      	lsls	r3, r3, #31
 800c5b8:	d5e1      	bpl.n	800c57e <__swbuf_r+0x2e>
 800c5ba:	2e0a      	cmp	r6, #10
 800c5bc:	d1df      	bne.n	800c57e <__swbuf_r+0x2e>
 800c5be:	4621      	mov	r1, r4
 800c5c0:	4628      	mov	r0, r5
 800c5c2:	f7ff fda9 	bl	800c118 <_fflush_r>
 800c5c6:	2800      	cmp	r0, #0
 800c5c8:	d0d9      	beq.n	800c57e <__swbuf_r+0x2e>
 800c5ca:	e7d6      	b.n	800c57a <__swbuf_r+0x2a>

0800c5cc <__swsetup_r>:
 800c5cc:	b538      	push	{r3, r4, r5, lr}
 800c5ce:	4b29      	ldr	r3, [pc, #164]	@ (800c674 <__swsetup_r+0xa8>)
 800c5d0:	4605      	mov	r5, r0
 800c5d2:	6818      	ldr	r0, [r3, #0]
 800c5d4:	460c      	mov	r4, r1
 800c5d6:	b118      	cbz	r0, 800c5e0 <__swsetup_r+0x14>
 800c5d8:	6a03      	ldr	r3, [r0, #32]
 800c5da:	b90b      	cbnz	r3, 800c5e0 <__swsetup_r+0x14>
 800c5dc:	f7fd ffc4 	bl	800a568 <__sinit>
 800c5e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5e4:	0719      	lsls	r1, r3, #28
 800c5e6:	d422      	bmi.n	800c62e <__swsetup_r+0x62>
 800c5e8:	06da      	lsls	r2, r3, #27
 800c5ea:	d407      	bmi.n	800c5fc <__swsetup_r+0x30>
 800c5ec:	2209      	movs	r2, #9
 800c5ee:	602a      	str	r2, [r5, #0]
 800c5f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5f4:	81a3      	strh	r3, [r4, #12]
 800c5f6:	f04f 30ff 	mov.w	r0, #4294967295
 800c5fa:	e033      	b.n	800c664 <__swsetup_r+0x98>
 800c5fc:	0758      	lsls	r0, r3, #29
 800c5fe:	d512      	bpl.n	800c626 <__swsetup_r+0x5a>
 800c600:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c602:	b141      	cbz	r1, 800c616 <__swsetup_r+0x4a>
 800c604:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c608:	4299      	cmp	r1, r3
 800c60a:	d002      	beq.n	800c612 <__swsetup_r+0x46>
 800c60c:	4628      	mov	r0, r5
 800c60e:	f7fe f917 	bl	800a840 <_free_r>
 800c612:	2300      	movs	r3, #0
 800c614:	6363      	str	r3, [r4, #52]	@ 0x34
 800c616:	89a3      	ldrh	r3, [r4, #12]
 800c618:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c61c:	81a3      	strh	r3, [r4, #12]
 800c61e:	2300      	movs	r3, #0
 800c620:	6063      	str	r3, [r4, #4]
 800c622:	6923      	ldr	r3, [r4, #16]
 800c624:	6023      	str	r3, [r4, #0]
 800c626:	89a3      	ldrh	r3, [r4, #12]
 800c628:	f043 0308 	orr.w	r3, r3, #8
 800c62c:	81a3      	strh	r3, [r4, #12]
 800c62e:	6923      	ldr	r3, [r4, #16]
 800c630:	b94b      	cbnz	r3, 800c646 <__swsetup_r+0x7a>
 800c632:	89a3      	ldrh	r3, [r4, #12]
 800c634:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c638:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c63c:	d003      	beq.n	800c646 <__swsetup_r+0x7a>
 800c63e:	4621      	mov	r1, r4
 800c640:	4628      	mov	r0, r5
 800c642:	f000 f883 	bl	800c74c <__smakebuf_r>
 800c646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c64a:	f013 0201 	ands.w	r2, r3, #1
 800c64e:	d00a      	beq.n	800c666 <__swsetup_r+0x9a>
 800c650:	2200      	movs	r2, #0
 800c652:	60a2      	str	r2, [r4, #8]
 800c654:	6962      	ldr	r2, [r4, #20]
 800c656:	4252      	negs	r2, r2
 800c658:	61a2      	str	r2, [r4, #24]
 800c65a:	6922      	ldr	r2, [r4, #16]
 800c65c:	b942      	cbnz	r2, 800c670 <__swsetup_r+0xa4>
 800c65e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c662:	d1c5      	bne.n	800c5f0 <__swsetup_r+0x24>
 800c664:	bd38      	pop	{r3, r4, r5, pc}
 800c666:	0799      	lsls	r1, r3, #30
 800c668:	bf58      	it	pl
 800c66a:	6962      	ldrpl	r2, [r4, #20]
 800c66c:	60a2      	str	r2, [r4, #8]
 800c66e:	e7f4      	b.n	800c65a <__swsetup_r+0x8e>
 800c670:	2000      	movs	r0, #0
 800c672:	e7f7      	b.n	800c664 <__swsetup_r+0x98>
 800c674:	200001a4 	.word	0x200001a4

0800c678 <_raise_r>:
 800c678:	291f      	cmp	r1, #31
 800c67a:	b538      	push	{r3, r4, r5, lr}
 800c67c:	4605      	mov	r5, r0
 800c67e:	460c      	mov	r4, r1
 800c680:	d904      	bls.n	800c68c <_raise_r+0x14>
 800c682:	2316      	movs	r3, #22
 800c684:	6003      	str	r3, [r0, #0]
 800c686:	f04f 30ff 	mov.w	r0, #4294967295
 800c68a:	bd38      	pop	{r3, r4, r5, pc}
 800c68c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c68e:	b112      	cbz	r2, 800c696 <_raise_r+0x1e>
 800c690:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c694:	b94b      	cbnz	r3, 800c6aa <_raise_r+0x32>
 800c696:	4628      	mov	r0, r5
 800c698:	f000 f830 	bl	800c6fc <_getpid_r>
 800c69c:	4622      	mov	r2, r4
 800c69e:	4601      	mov	r1, r0
 800c6a0:	4628      	mov	r0, r5
 800c6a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c6a6:	f000 b817 	b.w	800c6d8 <_kill_r>
 800c6aa:	2b01      	cmp	r3, #1
 800c6ac:	d00a      	beq.n	800c6c4 <_raise_r+0x4c>
 800c6ae:	1c59      	adds	r1, r3, #1
 800c6b0:	d103      	bne.n	800c6ba <_raise_r+0x42>
 800c6b2:	2316      	movs	r3, #22
 800c6b4:	6003      	str	r3, [r0, #0]
 800c6b6:	2001      	movs	r0, #1
 800c6b8:	e7e7      	b.n	800c68a <_raise_r+0x12>
 800c6ba:	2100      	movs	r1, #0
 800c6bc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c6c0:	4620      	mov	r0, r4
 800c6c2:	4798      	blx	r3
 800c6c4:	2000      	movs	r0, #0
 800c6c6:	e7e0      	b.n	800c68a <_raise_r+0x12>

0800c6c8 <raise>:
 800c6c8:	4b02      	ldr	r3, [pc, #8]	@ (800c6d4 <raise+0xc>)
 800c6ca:	4601      	mov	r1, r0
 800c6cc:	6818      	ldr	r0, [r3, #0]
 800c6ce:	f7ff bfd3 	b.w	800c678 <_raise_r>
 800c6d2:	bf00      	nop
 800c6d4:	200001a4 	.word	0x200001a4

0800c6d8 <_kill_r>:
 800c6d8:	b538      	push	{r3, r4, r5, lr}
 800c6da:	4d07      	ldr	r5, [pc, #28]	@ (800c6f8 <_kill_r+0x20>)
 800c6dc:	2300      	movs	r3, #0
 800c6de:	4604      	mov	r4, r0
 800c6e0:	4608      	mov	r0, r1
 800c6e2:	4611      	mov	r1, r2
 800c6e4:	602b      	str	r3, [r5, #0]
 800c6e6:	f7f5 fd4d 	bl	8002184 <_kill>
 800c6ea:	1c43      	adds	r3, r0, #1
 800c6ec:	d102      	bne.n	800c6f4 <_kill_r+0x1c>
 800c6ee:	682b      	ldr	r3, [r5, #0]
 800c6f0:	b103      	cbz	r3, 800c6f4 <_kill_r+0x1c>
 800c6f2:	6023      	str	r3, [r4, #0]
 800c6f4:	bd38      	pop	{r3, r4, r5, pc}
 800c6f6:	bf00      	nop
 800c6f8:	200006e0 	.word	0x200006e0

0800c6fc <_getpid_r>:
 800c6fc:	f7f5 bd3a 	b.w	8002174 <_getpid>

0800c700 <__swhatbuf_r>:
 800c700:	b570      	push	{r4, r5, r6, lr}
 800c702:	460c      	mov	r4, r1
 800c704:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c708:	2900      	cmp	r1, #0
 800c70a:	b096      	sub	sp, #88	@ 0x58
 800c70c:	4615      	mov	r5, r2
 800c70e:	461e      	mov	r6, r3
 800c710:	da0d      	bge.n	800c72e <__swhatbuf_r+0x2e>
 800c712:	89a3      	ldrh	r3, [r4, #12]
 800c714:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c718:	f04f 0100 	mov.w	r1, #0
 800c71c:	bf14      	ite	ne
 800c71e:	2340      	movne	r3, #64	@ 0x40
 800c720:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c724:	2000      	movs	r0, #0
 800c726:	6031      	str	r1, [r6, #0]
 800c728:	602b      	str	r3, [r5, #0]
 800c72a:	b016      	add	sp, #88	@ 0x58
 800c72c:	bd70      	pop	{r4, r5, r6, pc}
 800c72e:	466a      	mov	r2, sp
 800c730:	f000 f848 	bl	800c7c4 <_fstat_r>
 800c734:	2800      	cmp	r0, #0
 800c736:	dbec      	blt.n	800c712 <__swhatbuf_r+0x12>
 800c738:	9901      	ldr	r1, [sp, #4]
 800c73a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c73e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c742:	4259      	negs	r1, r3
 800c744:	4159      	adcs	r1, r3
 800c746:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c74a:	e7eb      	b.n	800c724 <__swhatbuf_r+0x24>

0800c74c <__smakebuf_r>:
 800c74c:	898b      	ldrh	r3, [r1, #12]
 800c74e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c750:	079d      	lsls	r5, r3, #30
 800c752:	4606      	mov	r6, r0
 800c754:	460c      	mov	r4, r1
 800c756:	d507      	bpl.n	800c768 <__smakebuf_r+0x1c>
 800c758:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c75c:	6023      	str	r3, [r4, #0]
 800c75e:	6123      	str	r3, [r4, #16]
 800c760:	2301      	movs	r3, #1
 800c762:	6163      	str	r3, [r4, #20]
 800c764:	b003      	add	sp, #12
 800c766:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c768:	ab01      	add	r3, sp, #4
 800c76a:	466a      	mov	r2, sp
 800c76c:	f7ff ffc8 	bl	800c700 <__swhatbuf_r>
 800c770:	9f00      	ldr	r7, [sp, #0]
 800c772:	4605      	mov	r5, r0
 800c774:	4639      	mov	r1, r7
 800c776:	4630      	mov	r0, r6
 800c778:	f7fe fc08 	bl	800af8c <_malloc_r>
 800c77c:	b948      	cbnz	r0, 800c792 <__smakebuf_r+0x46>
 800c77e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c782:	059a      	lsls	r2, r3, #22
 800c784:	d4ee      	bmi.n	800c764 <__smakebuf_r+0x18>
 800c786:	f023 0303 	bic.w	r3, r3, #3
 800c78a:	f043 0302 	orr.w	r3, r3, #2
 800c78e:	81a3      	strh	r3, [r4, #12]
 800c790:	e7e2      	b.n	800c758 <__smakebuf_r+0xc>
 800c792:	89a3      	ldrh	r3, [r4, #12]
 800c794:	6020      	str	r0, [r4, #0]
 800c796:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c79a:	81a3      	strh	r3, [r4, #12]
 800c79c:	9b01      	ldr	r3, [sp, #4]
 800c79e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c7a2:	b15b      	cbz	r3, 800c7bc <__smakebuf_r+0x70>
 800c7a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c7a8:	4630      	mov	r0, r6
 800c7aa:	f000 f81d 	bl	800c7e8 <_isatty_r>
 800c7ae:	b128      	cbz	r0, 800c7bc <__smakebuf_r+0x70>
 800c7b0:	89a3      	ldrh	r3, [r4, #12]
 800c7b2:	f023 0303 	bic.w	r3, r3, #3
 800c7b6:	f043 0301 	orr.w	r3, r3, #1
 800c7ba:	81a3      	strh	r3, [r4, #12]
 800c7bc:	89a3      	ldrh	r3, [r4, #12]
 800c7be:	431d      	orrs	r5, r3
 800c7c0:	81a5      	strh	r5, [r4, #12]
 800c7c2:	e7cf      	b.n	800c764 <__smakebuf_r+0x18>

0800c7c4 <_fstat_r>:
 800c7c4:	b538      	push	{r3, r4, r5, lr}
 800c7c6:	4d07      	ldr	r5, [pc, #28]	@ (800c7e4 <_fstat_r+0x20>)
 800c7c8:	2300      	movs	r3, #0
 800c7ca:	4604      	mov	r4, r0
 800c7cc:	4608      	mov	r0, r1
 800c7ce:	4611      	mov	r1, r2
 800c7d0:	602b      	str	r3, [r5, #0]
 800c7d2:	f7f5 fd37 	bl	8002244 <_fstat>
 800c7d6:	1c43      	adds	r3, r0, #1
 800c7d8:	d102      	bne.n	800c7e0 <_fstat_r+0x1c>
 800c7da:	682b      	ldr	r3, [r5, #0]
 800c7dc:	b103      	cbz	r3, 800c7e0 <_fstat_r+0x1c>
 800c7de:	6023      	str	r3, [r4, #0]
 800c7e0:	bd38      	pop	{r3, r4, r5, pc}
 800c7e2:	bf00      	nop
 800c7e4:	200006e0 	.word	0x200006e0

0800c7e8 <_isatty_r>:
 800c7e8:	b538      	push	{r3, r4, r5, lr}
 800c7ea:	4d06      	ldr	r5, [pc, #24]	@ (800c804 <_isatty_r+0x1c>)
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	4604      	mov	r4, r0
 800c7f0:	4608      	mov	r0, r1
 800c7f2:	602b      	str	r3, [r5, #0]
 800c7f4:	f7f5 fd36 	bl	8002264 <_isatty>
 800c7f8:	1c43      	adds	r3, r0, #1
 800c7fa:	d102      	bne.n	800c802 <_isatty_r+0x1a>
 800c7fc:	682b      	ldr	r3, [r5, #0]
 800c7fe:	b103      	cbz	r3, 800c802 <_isatty_r+0x1a>
 800c800:	6023      	str	r3, [r4, #0]
 800c802:	bd38      	pop	{r3, r4, r5, pc}
 800c804:	200006e0 	.word	0x200006e0

0800c808 <sqrt>:
 800c808:	b538      	push	{r3, r4, r5, lr}
 800c80a:	ed2d 8b02 	vpush	{d8}
 800c80e:	ec55 4b10 	vmov	r4, r5, d0
 800c812:	f000 f825 	bl	800c860 <__ieee754_sqrt>
 800c816:	4622      	mov	r2, r4
 800c818:	462b      	mov	r3, r5
 800c81a:	4620      	mov	r0, r4
 800c81c:	4629      	mov	r1, r5
 800c81e:	eeb0 8a40 	vmov.f32	s16, s0
 800c822:	eef0 8a60 	vmov.f32	s17, s1
 800c826:	f7f4 f991 	bl	8000b4c <__aeabi_dcmpun>
 800c82a:	b990      	cbnz	r0, 800c852 <sqrt+0x4a>
 800c82c:	2200      	movs	r2, #0
 800c82e:	2300      	movs	r3, #0
 800c830:	4620      	mov	r0, r4
 800c832:	4629      	mov	r1, r5
 800c834:	f7f4 f962 	bl	8000afc <__aeabi_dcmplt>
 800c838:	b158      	cbz	r0, 800c852 <sqrt+0x4a>
 800c83a:	f7fd ffbb 	bl	800a7b4 <__errno>
 800c83e:	2321      	movs	r3, #33	@ 0x21
 800c840:	6003      	str	r3, [r0, #0]
 800c842:	2200      	movs	r2, #0
 800c844:	2300      	movs	r3, #0
 800c846:	4610      	mov	r0, r2
 800c848:	4619      	mov	r1, r3
 800c84a:	f7f4 f80f 	bl	800086c <__aeabi_ddiv>
 800c84e:	ec41 0b18 	vmov	d8, r0, r1
 800c852:	eeb0 0a48 	vmov.f32	s0, s16
 800c856:	eef0 0a68 	vmov.f32	s1, s17
 800c85a:	ecbd 8b02 	vpop	{d8}
 800c85e:	bd38      	pop	{r3, r4, r5, pc}

0800c860 <__ieee754_sqrt>:
 800c860:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c864:	4a68      	ldr	r2, [pc, #416]	@ (800ca08 <__ieee754_sqrt+0x1a8>)
 800c866:	ec55 4b10 	vmov	r4, r5, d0
 800c86a:	43aa      	bics	r2, r5
 800c86c:	462b      	mov	r3, r5
 800c86e:	4621      	mov	r1, r4
 800c870:	d110      	bne.n	800c894 <__ieee754_sqrt+0x34>
 800c872:	4622      	mov	r2, r4
 800c874:	4620      	mov	r0, r4
 800c876:	4629      	mov	r1, r5
 800c878:	f7f3 fece 	bl	8000618 <__aeabi_dmul>
 800c87c:	4602      	mov	r2, r0
 800c87e:	460b      	mov	r3, r1
 800c880:	4620      	mov	r0, r4
 800c882:	4629      	mov	r1, r5
 800c884:	f7f3 fd12 	bl	80002ac <__adddf3>
 800c888:	4604      	mov	r4, r0
 800c88a:	460d      	mov	r5, r1
 800c88c:	ec45 4b10 	vmov	d0, r4, r5
 800c890:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c894:	2d00      	cmp	r5, #0
 800c896:	dc0e      	bgt.n	800c8b6 <__ieee754_sqrt+0x56>
 800c898:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800c89c:	4322      	orrs	r2, r4
 800c89e:	d0f5      	beq.n	800c88c <__ieee754_sqrt+0x2c>
 800c8a0:	b19d      	cbz	r5, 800c8ca <__ieee754_sqrt+0x6a>
 800c8a2:	4622      	mov	r2, r4
 800c8a4:	4620      	mov	r0, r4
 800c8a6:	4629      	mov	r1, r5
 800c8a8:	f7f3 fcfe 	bl	80002a8 <__aeabi_dsub>
 800c8ac:	4602      	mov	r2, r0
 800c8ae:	460b      	mov	r3, r1
 800c8b0:	f7f3 ffdc 	bl	800086c <__aeabi_ddiv>
 800c8b4:	e7e8      	b.n	800c888 <__ieee754_sqrt+0x28>
 800c8b6:	152a      	asrs	r2, r5, #20
 800c8b8:	d115      	bne.n	800c8e6 <__ieee754_sqrt+0x86>
 800c8ba:	2000      	movs	r0, #0
 800c8bc:	e009      	b.n	800c8d2 <__ieee754_sqrt+0x72>
 800c8be:	0acb      	lsrs	r3, r1, #11
 800c8c0:	3a15      	subs	r2, #21
 800c8c2:	0549      	lsls	r1, r1, #21
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d0fa      	beq.n	800c8be <__ieee754_sqrt+0x5e>
 800c8c8:	e7f7      	b.n	800c8ba <__ieee754_sqrt+0x5a>
 800c8ca:	462a      	mov	r2, r5
 800c8cc:	e7fa      	b.n	800c8c4 <__ieee754_sqrt+0x64>
 800c8ce:	005b      	lsls	r3, r3, #1
 800c8d0:	3001      	adds	r0, #1
 800c8d2:	02dc      	lsls	r4, r3, #11
 800c8d4:	d5fb      	bpl.n	800c8ce <__ieee754_sqrt+0x6e>
 800c8d6:	1e44      	subs	r4, r0, #1
 800c8d8:	1b12      	subs	r2, r2, r4
 800c8da:	f1c0 0420 	rsb	r4, r0, #32
 800c8de:	fa21 f404 	lsr.w	r4, r1, r4
 800c8e2:	4323      	orrs	r3, r4
 800c8e4:	4081      	lsls	r1, r0
 800c8e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c8ea:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800c8ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c8f2:	07d2      	lsls	r2, r2, #31
 800c8f4:	bf5c      	itt	pl
 800c8f6:	005b      	lslpl	r3, r3, #1
 800c8f8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800c8fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c900:	bf58      	it	pl
 800c902:	0049      	lslpl	r1, r1, #1
 800c904:	2600      	movs	r6, #0
 800c906:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800c90a:	106d      	asrs	r5, r5, #1
 800c90c:	0049      	lsls	r1, r1, #1
 800c90e:	2016      	movs	r0, #22
 800c910:	4632      	mov	r2, r6
 800c912:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800c916:	1917      	adds	r7, r2, r4
 800c918:	429f      	cmp	r7, r3
 800c91a:	bfde      	ittt	le
 800c91c:	193a      	addle	r2, r7, r4
 800c91e:	1bdb      	suble	r3, r3, r7
 800c920:	1936      	addle	r6, r6, r4
 800c922:	0fcf      	lsrs	r7, r1, #31
 800c924:	3801      	subs	r0, #1
 800c926:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800c92a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c92e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800c932:	d1f0      	bne.n	800c916 <__ieee754_sqrt+0xb6>
 800c934:	4604      	mov	r4, r0
 800c936:	2720      	movs	r7, #32
 800c938:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800c93c:	429a      	cmp	r2, r3
 800c93e:	eb00 0e0c 	add.w	lr, r0, ip
 800c942:	db02      	blt.n	800c94a <__ieee754_sqrt+0xea>
 800c944:	d113      	bne.n	800c96e <__ieee754_sqrt+0x10e>
 800c946:	458e      	cmp	lr, r1
 800c948:	d811      	bhi.n	800c96e <__ieee754_sqrt+0x10e>
 800c94a:	f1be 0f00 	cmp.w	lr, #0
 800c94e:	eb0e 000c 	add.w	r0, lr, ip
 800c952:	da42      	bge.n	800c9da <__ieee754_sqrt+0x17a>
 800c954:	2800      	cmp	r0, #0
 800c956:	db40      	blt.n	800c9da <__ieee754_sqrt+0x17a>
 800c958:	f102 0801 	add.w	r8, r2, #1
 800c95c:	1a9b      	subs	r3, r3, r2
 800c95e:	458e      	cmp	lr, r1
 800c960:	bf88      	it	hi
 800c962:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c966:	eba1 010e 	sub.w	r1, r1, lr
 800c96a:	4464      	add	r4, ip
 800c96c:	4642      	mov	r2, r8
 800c96e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800c972:	3f01      	subs	r7, #1
 800c974:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800c978:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c97c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800c980:	d1dc      	bne.n	800c93c <__ieee754_sqrt+0xdc>
 800c982:	4319      	orrs	r1, r3
 800c984:	d01b      	beq.n	800c9be <__ieee754_sqrt+0x15e>
 800c986:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800ca0c <__ieee754_sqrt+0x1ac>
 800c98a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800ca10 <__ieee754_sqrt+0x1b0>
 800c98e:	e9da 0100 	ldrd	r0, r1, [sl]
 800c992:	e9db 2300 	ldrd	r2, r3, [fp]
 800c996:	f7f3 fc87 	bl	80002a8 <__aeabi_dsub>
 800c99a:	e9da 8900 	ldrd	r8, r9, [sl]
 800c99e:	4602      	mov	r2, r0
 800c9a0:	460b      	mov	r3, r1
 800c9a2:	4640      	mov	r0, r8
 800c9a4:	4649      	mov	r1, r9
 800c9a6:	f7f4 f8b3 	bl	8000b10 <__aeabi_dcmple>
 800c9aa:	b140      	cbz	r0, 800c9be <__ieee754_sqrt+0x15e>
 800c9ac:	f1b4 3fff 	cmp.w	r4, #4294967295
 800c9b0:	e9da 0100 	ldrd	r0, r1, [sl]
 800c9b4:	e9db 2300 	ldrd	r2, r3, [fp]
 800c9b8:	d111      	bne.n	800c9de <__ieee754_sqrt+0x17e>
 800c9ba:	3601      	adds	r6, #1
 800c9bc:	463c      	mov	r4, r7
 800c9be:	1072      	asrs	r2, r6, #1
 800c9c0:	0863      	lsrs	r3, r4, #1
 800c9c2:	07f1      	lsls	r1, r6, #31
 800c9c4:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800c9c8:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800c9cc:	bf48      	it	mi
 800c9ce:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800c9d2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	e756      	b.n	800c888 <__ieee754_sqrt+0x28>
 800c9da:	4690      	mov	r8, r2
 800c9dc:	e7be      	b.n	800c95c <__ieee754_sqrt+0xfc>
 800c9de:	f7f3 fc65 	bl	80002ac <__adddf3>
 800c9e2:	e9da 8900 	ldrd	r8, r9, [sl]
 800c9e6:	4602      	mov	r2, r0
 800c9e8:	460b      	mov	r3, r1
 800c9ea:	4640      	mov	r0, r8
 800c9ec:	4649      	mov	r1, r9
 800c9ee:	f7f4 f885 	bl	8000afc <__aeabi_dcmplt>
 800c9f2:	b120      	cbz	r0, 800c9fe <__ieee754_sqrt+0x19e>
 800c9f4:	1ca0      	adds	r0, r4, #2
 800c9f6:	bf08      	it	eq
 800c9f8:	3601      	addeq	r6, #1
 800c9fa:	3402      	adds	r4, #2
 800c9fc:	e7df      	b.n	800c9be <__ieee754_sqrt+0x15e>
 800c9fe:	1c63      	adds	r3, r4, #1
 800ca00:	f023 0401 	bic.w	r4, r3, #1
 800ca04:	e7db      	b.n	800c9be <__ieee754_sqrt+0x15e>
 800ca06:	bf00      	nop
 800ca08:	7ff00000 	.word	0x7ff00000
 800ca0c:	20000200 	.word	0x20000200
 800ca10:	200001f8 	.word	0x200001f8

0800ca14 <_init>:
 800ca14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca16:	bf00      	nop
 800ca18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca1a:	bc08      	pop	{r3}
 800ca1c:	469e      	mov	lr, r3
 800ca1e:	4770      	bx	lr

0800ca20 <_fini>:
 800ca20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca22:	bf00      	nop
 800ca24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca26:	bc08      	pop	{r3}
 800ca28:	469e      	mov	lr, r3
 800ca2a:	4770      	bx	lr
