<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: gf180mcu_fd_ip_sram__sram512x8m8wm1</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_gf180mcu_fd_ip_sram__sram512x8m8wm1'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_gf180mcu_fd_ip_sram__sram512x8m8wm1')">gf180mcu_fd_ip_sram__sram512x8m8wm1</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 74.04</td>
<td class="s8 cl rt"><a href="mod22.html#Line" > 84.69</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod22.html#Toggle" > 73.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod22.html#Branch" > 63.89</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/rady/caravel/files4vcs/pdk/gf180mcuC/libs.ref/gf180mcu_fd_ip_sram/verilog/gf180mcu_fd_ip_sram__sram512x8m8wm1.v')">/home/rady/caravel/files4vcs/pdk/gf180mcuC/libs.ref/gf180mcu_fd_ip_sram/verilog/gf180mcu_fd_ip_sram__sram512x8m8wm1.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod22.html#inst_tag_2266"  onclick="showContent('inst_tag_2266')">caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM02.RAM</a></td>
<td class="s7 cl rt"> 70.99</td>
<td class="s8 cl rt"><a href="mod22.html#inst_tag_2266_Line" > 84.69</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod22.html#inst_tag_2266_Toggle" > 64.38</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod22.html#inst_tag_2266_Branch" > 63.89</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod22.html#inst_tag_2267"  onclick="showContent('inst_tag_2267')">caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM03.RAM</a></td>
<td class="s7 cl rt"> 70.99</td>
<td class="s8 cl rt"><a href="mod22.html#inst_tag_2267_Line" > 84.69</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod22.html#inst_tag_2267_Toggle" > 64.38</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod22.html#inst_tag_2267_Branch" > 63.89</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod22.html#inst_tag_2265"  onclick="showContent('inst_tag_2265')">caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM01.RAM</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s8 cl rt"><a href="mod22.html#inst_tag_2265_Line" > 84.69</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod22.html#inst_tag_2265_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod22.html#inst_tag_2265_Branch" > 63.89</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod22.html#inst_tag_2264"  onclick="showContent('inst_tag_2264')">caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM00.RAM</a></td>
<td class="s7 cl rt"> 73.82</td>
<td class="s8 cl rt"><a href="mod22.html#inst_tag_2264_Line" > 84.69</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod22.html#inst_tag_2264_Toggle" > 72.88</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod22.html#inst_tag_2264_Branch" > 63.89</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_2266'>
<hr>
<a name="inst_tag_2266"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_2266" >caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM02.RAM</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 70.99</td>
<td class="s8 cl rt"><a href="mod22.html#inst_tag_2266_Line" > 84.69</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod22.html#inst_tag_2266_Toggle" > 64.38</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod22.html#inst_tag_2266_Branch" > 63.89</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 70.99</td>
<td class="s8 cl rt"> 84.69</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.38</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.89</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod16.html#inst_tag_2251" >RAM02</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_2267'>
<hr>
<a name="inst_tag_2267"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_2267" >caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM03.RAM</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 70.99</td>
<td class="s8 cl rt"><a href="mod22.html#inst_tag_2267_Line" > 84.69</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod22.html#inst_tag_2267_Toggle" > 64.38</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod22.html#inst_tag_2267_Branch" > 63.89</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 70.99</td>
<td class="s8 cl rt"> 84.69</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.38</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.89</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod16.html#inst_tag_2252" >RAM03</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_2265'>
<hr>
<a name="inst_tag_2265"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_2265" >caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM01.RAM</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 71.75</td>
<td class="s8 cl rt"><a href="mod22.html#inst_tag_2265_Line" > 84.69</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod22.html#inst_tag_2265_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod22.html#inst_tag_2265_Branch" > 63.89</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 71.75</td>
<td class="s8 cl rt"> 84.69</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.89</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod16.html#inst_tag_2250" >RAM01</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_2264'>
<hr>
<a name="inst_tag_2264"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_2264" >caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM00.RAM</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 73.82</td>
<td class="s8 cl rt"><a href="mod22.html#inst_tag_2264_Line" > 84.69</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod22.html#inst_tag_2264_Toggle" > 72.88</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod22.html#inst_tag_2264_Branch" > 63.89</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 73.82</td>
<td class="s8 cl rt"> 84.69</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.88</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.89</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod16.html#inst_tag_2249" >RAM00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_gf180mcu_fd_ip_sram__sram512x8m8wm1'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod22.html" >gf180mcu_fd_ip_sram__sram512x8m8wm1</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>98</td><td>83</td><td>84.69</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>111</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>115</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>129</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>334</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>335</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>336</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>338</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>345</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>348</td><td>9</td><td>6</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>367</td><td>0</td><td>0</td><td></td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>415</td><td>29</td><td>20</td><td>68.97</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>436</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>450</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>465</td><td>23</td><td>23</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
104                     
105        1/1          always @(CEN) cen_dly = #100 CEN;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
106                     always @(CEN or cen_dly) begin
107        2/2            if (!CEN &amp; cen_dly) cen_fell = 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                        MISSING_ELSE
108                     end
109                     
110                     always @(posedge CLK) begin
111        <font color = "red">1/2     ==>    if (!CEN &amp; !cen_fell &amp; !cen_not_rst) cen_not_rst = 1;</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
112                     end
113                     
114                     always @(posedge cen_not_rst) begin
115        <font color = "red">0/1     ==>    $display(&quot;-------- WARNING: CEN is not reset, memory is not operational ---------&quot;);</font>
116        <font color = "red">0/1     ==>    $display(&quot;-------- @Time %0t: scope = %m&quot;, $realtime, &quot; ---------&quot;);</font>
117                     end
118                     
119                     always @(posedge cen_fell) begin
120        1/1            $display(&quot;-------- MESSAGE: CEN is just reset, memory is operational ---------&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
121        1/1            $display(&quot;-------- @Time %0t: scope = %m&quot;, $realtime, &quot; ---------&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
122                     end
123                     
124                     assign cen_flag   =  cen_fell &amp; !CEN;
125                     assign write_flag =  cen_fell &amp; !CEN &amp; !GWEN &amp; !(&amp;WEN);
126                     assign read_flag  =  cen_fell &amp; !CEN &amp;  GWEN;
127                     
128                     reg cen_flag_dly;
129        1/1          always @(cen_flag) cen_flag_dly = #100 cen_flag;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
130                     
131                     specify
132                       `ifdef CORNER_min 
133                         specparam Tcyc = 6593 : 6593 : 6593 ;
134                         specparam Tckh = 2376 : 2376 : 2376 ;
135                         specparam Tckl = 2252 : 2252 : 2252 ;
136                         specparam tcs  = 660  : 660  : 660  ;
137                         specparam tas  = 1528 : 1528 : 1528 ;
138                         specparam tds  = 724  : 724  : 724  ;
139                         specparam tws  = 1012 : 1012 : 1012 ;
140                         specparam twis = 249  : 249  : 249  ;
141                         specparam tch  = 1852 : 1852 : 1852 ;
142                         specparam tah  = 819  : 819  : 819  ;
143                         specparam tdh  = 548  : 548  : 548  ;
144                         specparam twh  = 742  : 742  : 742  ;
145                         specparam twih = 560  : 560  : 560  ;
146                         specparam ta   = 8795 : 8795 : 8795 ;
147                       `elsif CORNER_max
148                         specparam Tcyc = 11900: 11900: 11900;
149                         specparam Tckh = 4300 : 4300 : 4300 ;
150                         specparam Tckl = 1500 : 1500 : 1500 ;
151                         specparam tcs  = 335  : 335  : 335  ;
152                         specparam tas  = 680  : 680  : 680  ;
153                         specparam tds  = 345  : 345  : 345  ;
154                         specparam tws  = 453  : 453  : 453  ;
155                         specparam twis = 204  : 204  : 204  ;
156                         specparam tch  = 765  : 765  : 765  ;
157                         specparam tah  = 403  : 403  : 403  ;
158                         specparam tdh  = 380  : 380  : 380  ;
159                         specparam twh  = 384  : 384  : 384  ;
160                         specparam twih = 0    : 0    : 0    ;
161                         specparam ta   = 3000 : 3000 : 3000 ;
162                       `else  
163                         specparam Tcyc = 6077 : 6077 : 6077;
164                         specparam Tckh = 2138 : 2138 : 2138;
165                         specparam Tckl = 2000 : 2000 : 2000;
166                         specparam tcs  = 430  : 430  : 430 ;
167                         specparam tas  = 950  : 950  : 950 ;
168                         specparam tds  = 458  : 458  : 458 ;
169                         specparam tws  = 627  : 627  : 627 ;
170                         specparam twis = 239  : 239  : 239 ;
171                         specparam tch  = 1109 : 1109 : 1109;
172                         specparam tah  = 536  : 536  : 536 ;
173                         specparam tdh  = 484  : 484  : 484 ;
174                         specparam twh  = 493  : 493  : 493 ;
175                         specparam twih = 0    : 0    : 0   ;
176                         specparam ta   = 5000 : 5000 : 5000;
177                       `endif
178                     
179                       specparam Tdly  = 100 : 100: 100;
180                     
181                     //---- CLK period/pulse timing
182                       $period (negedge CLK, Tcyc, ntf_Tcyc);
183                       $width  (posedge CLK, Tckh, 0, ntf_Tckh);
184                       $width  (negedge CLK, Tckl, 0, ntf_Tckl);
185                     
186                     //---- CEN setup/hold timing
187                       $setup (negedge CEN, posedge CLK &amp;&amp;&amp; cen_flag, tcs, ntf_tcs);
188                       $setup (posedge CEN, posedge CLK &amp;&amp;&amp; cen_flag, tcs, ntf_tcs);
189                     
190                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag_dly, posedge CEN, tch, ntf_tch);
191                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag,     negedge CEN, tch, ntf_tch);
192                     
193                     //---- GWEN setup/hold timing
194                       $setup (negedge GWEN,  posedge CLK &amp;&amp;&amp; cen_flag, tws, ntf_tws);
195                       $setup (posedge GWEN,  posedge CLK &amp;&amp;&amp; cen_flag, tws, ntf_tws);
196                     
197                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge GWEN, twh, ntf_twh);
198                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge GWEN, twh, ntf_twh);
199                     
200                     //---- WEN[7:0] setup/hold timing
201                       $setup (negedge WEN[0],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
202                       $setup (negedge WEN[1],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
203                       $setup (negedge WEN[2],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
204                       $setup (negedge WEN[3],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
205                       $setup (negedge WEN[4],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
206                       $setup (negedge WEN[5],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
207                       $setup (negedge WEN[6],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
208                       $setup (negedge WEN[7],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
209                     
210                       $setup (posedge WEN[0],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
211                       $setup (posedge WEN[1],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
212                       $setup (posedge WEN[2],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
213                       $setup (posedge WEN[3],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
214                       $setup (posedge WEN[4],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
215                       $setup (posedge WEN[5],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
216                       $setup (posedge WEN[6],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
217                       $setup (posedge WEN[7],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
218                     
219                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[0],  twih, ntf_twih);
220                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[1],  twih, ntf_twih);
221                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[2],  twih, ntf_twih);
222                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[3],  twih, ntf_twih);
223                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[4],  twih, ntf_twih);
224                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[5],  twih, ntf_twih);
225                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[6],  twih, ntf_twih);
226                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[7],  twih, ntf_twih);
227                     
228                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[0],  twih, ntf_twih);
229                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[1],  twih, ntf_twih);
230                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[2],  twih, ntf_twih);
231                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[3],  twih, ntf_twih);
232                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[4],  twih, ntf_twih);
233                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[5],  twih, ntf_twih);
234                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[6],  twih, ntf_twih);
235                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[7],  twih, ntf_twih);
236                     
237                     //---- A[8:0] setup/hold timing
238                       $setup (posedge A[0],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
239                       $setup (posedge A[1],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
240                       $setup (posedge A[2],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
241                       $setup (posedge A[3],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
242                       $setup (posedge A[4],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
243                       $setup (posedge A[5],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
244                       $setup (posedge A[6],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
245                       $setup (posedge A[7],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
246                       $setup (posedge A[8],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
247                     
248                       $setup (negedge A[0],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
249                       $setup (negedge A[1],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
250                       $setup (negedge A[2],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
251                       $setup (negedge A[3],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
252                       $setup (negedge A[4],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
253                       $setup (negedge A[5],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
254                       $setup (negedge A[6],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
255                       $setup (negedge A[7],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
256                       $setup (negedge A[8],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
257                     
258                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[0],  tah, ntf_tah);
259                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[1],  tah, ntf_tah);
260                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[2],  tah, ntf_tah);
261                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[3],  tah, ntf_tah);
262                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[4],  tah, ntf_tah);
263                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[5],  tah, ntf_tah);
264                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[6],  tah, ntf_tah);
265                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[7],  tah, ntf_tah);
266                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[8],  tah, ntf_tah);
267                     
268                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[0],  tah, ntf_tah);
269                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[1],  tah, ntf_tah);
270                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[2],  tah, ntf_tah);
271                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[3],  tah, ntf_tah);
272                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[4],  tah, ntf_tah);
273                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[5],  tah, ntf_tah);
274                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[6],  tah, ntf_tah);
275                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[7],  tah, ntf_tah);
276                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[8],  tah, ntf_tah);
277                     
278                     //---- D[7:0] setup/hold timing
279                       $setup (posedge D[0],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
280                       $setup (posedge D[1],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
281                       $setup (posedge D[2],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
282                       $setup (posedge D[3],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
283                       $setup (posedge D[4],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
284                       $setup (posedge D[5],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
285                       $setup (posedge D[6],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
286                       $setup (posedge D[7],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
287                     
288                       $setup (negedge D[0],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
289                       $setup (negedge D[1],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
290                       $setup (negedge D[2],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
291                       $setup (negedge D[3],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
292                       $setup (negedge D[4],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
293                       $setup (negedge D[5],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
294                       $setup (negedge D[6],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
295                       $setup (negedge D[7],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
296                     
297                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[0],  tdh, ntf_tdh);
298                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[1],  tdh, ntf_tdh);
299                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[2],  tdh, ntf_tdh);
300                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[3],  tdh, ntf_tdh);
301                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[4],  tdh, ntf_tdh);
302                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[5],  tdh, ntf_tdh);
303                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[6],  tdh, ntf_tdh);
304                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[7],  tdh, ntf_tdh);
305                     
306                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[0],  tdh, ntf_tdh);
307                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[1],  tdh, ntf_tdh);
308                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[2],  tdh, ntf_tdh);
309                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[3],  tdh, ntf_tdh);
310                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[4],  tdh, ntf_tdh);
311                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[5],  tdh, ntf_tdh);
312                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[6],  tdh, ntf_tdh);
313                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[7],  tdh, ntf_tdh);
314                     
315                     //---- Output delay
316                     // rise transition:     0-&gt;1, z-&gt;1, Ta
317                     // fall transition:     1-&gt;0, 1-&gt;z, Ta
318                     // turn-off transition: 0-&gt;z, 1-&gt;z, Tcqx
319                     //if (!CEN &amp; GWEN) (posedge CLK =&gt; (Q : 8'bx)) = (Ta, Ta, Tcqx);
320                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[0]  : 1'bx)) = (ta, ta);
321                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[1]  : 1'bx)) = (ta, ta);
322                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[2]  : 1'bx)) = (ta, ta);
323                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[3]  : 1'bx)) = (ta, ta);
324                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[4]  : 1'bx)) = (ta, ta);
325                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[5]  : 1'bx)) = (ta, ta);
326                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[6]  : 1'bx)) = (ta, ta);
327                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[7]  : 1'bx)) = (ta, ta);
328                     endspecify
329                     
330                     assign no_st_viol = ~(|{ntf_tcs, ntf_tas, ntf_tds, ntf_tws, ntf_twis});
331                     assign no_hd_viol = ~(|{ntf_tch, ntf_tah, ntf_tdh, ntf_twh, ntf_twih});
332                     assign no_ck_viol = ~(|{ntf_Tcyc, ntf_Tckh, ntf_Tckl});
333                     
334        1/1          always @(CLK) clk_dly        = #Tdly CLK;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
335        1/1          always @(CLK) write_flag_dly = #200 write_flag;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
336        1/1          always @(CLK) read_flag_dly  = #200 read_flag;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
337                     
338        1/1          always @(posedge CLK) marked_a = A;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
339                     
340                     assign we  = ~WEN;
341                     assign cd2 = mem[A] &amp; WEN;	//set write bits to 0, others unchanged
342                     assign cd4 = D &amp; we;		//set write bits to 0/1, others = 0
343                     assign cd5 = cd2 | cd4;		//memory content after write
344                     
345        1/1          always @(posedge CLK) cdx = {8{1'bx}} &amp; we;    //latch cdx
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
346                     
347                     always @(posedge clk_dly) begin
348        1/1            if (write_flag) begin 	//write
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
349        1/1              if (no_st_viol) begin 	//write, no viol
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
350        1/1                mem[A] = cd5;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
351                         end
352                         else begin                 	//write, with viol
353        <font color = "red">0/1     ==>        mem[A] = mem[A] ^ cdx;    //1^x = x</font>
354        <font color = "red">0/1     ==>        qo_reg = qo_reg ^ cdx;</font>
355                         end
356                       end //write
357        1/1            else if (read_flag) begin     //read
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
358        1/1              if (no_st_viol) begin 	//read, no viol
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
359        1/1                qo_reg = mem[marked_a];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
360                         end
361                         else begin                  //read, with viol
362        <font color = "red">0/1     ==>        qo_reg = 8'bx;</font>
363                         end
364                       end //read
                        MISSING_ELSE
365                     end
366                     
367                     always @(negedge clk_dly) begin         	//invalidate write/read when hold/clk viol
368                      `ifdef GL_SDF
369                       if (no_hd_viol == 0 | no_ck_viol == 0) begin
370                         if (write_flag_dly) begin
371                           if (ntf_twh) begin
372                             mem[marked_a] = mem[marked_a] ^ 8'bx; //GWEN can't be used to generate cdx
373                             qo_reg        = qo_reg ^ 8'bx;
374                           end
375                           else begin
376                             mem[marked_a] = mem[marked_a] ^ cdx;
377                             qo_reg        = qo_reg ^ cdx;
378                           end
379                         end
380                         else if (read_flag_dly) begin
381                           qo_reg = 8'bx;
382                         end
383                     
384                         #100;
385                         ntf_tch  = 0;
386                         ntf_tah  = 0;
387                         ntf_tdh  = 0;
388                         ntf_twh  = 0;
389                         ntf_twih = 0;
390                     
391                         ntf_Tcyc  = 0;
392                         ntf_Tckh  = 0;
393                         ntf_Tckl  = 0;
394                       end
395                       else begin
396                         #100;
397                         ntf_tch  = 0;
398                         ntf_tah  = 0;
399                         ntf_tdh  = 0;
400                         ntf_twh  = 0;
401                         ntf_twih = 0;
402                     
403                         ntf_Tcyc  = 0;
404                         ntf_Tckh  = 0;
405                         ntf_Tckl  = 0;
406                       end
407                       `endif 
408                     end
409                     
410                     always @(posedge ntf_tcs or posedge ntf_tas or posedge ntf_tds or
411                              posedge ntf_tws or posedge ntf_twis or
412                              posedge ntf_tch or posedge ntf_tah or posedge ntf_tdh or
413                              posedge ntf_twh or posedge ntf_twih or
414                              posedge ntf_Tcyc or posedge ntf_Tckh or posedge ntf_Tckl) begin
415        1/1            if (cen_fell) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
416        2/2              #Tdly;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
417        <font color = "red">1/2     ==>      if (ntf_tcs)  $display(&quot;---- ERROR: CEN setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
418        <font color = "red">1/2     ==>      if (ntf_tas)  $display(&quot;---- ERROR: A setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
419        <font color = "red">1/2     ==>      if (ntf_tds)  $display(&quot;---- ERROR: D setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
420        <font color = "red">1/2     ==>      if (ntf_tws)  $display(&quot;---- ERROR: GWEN setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
421        <font color = "red">1/2     ==>      if (ntf_twis) $display(&quot;---- ERROR: WEN setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
422                     
423        2/2              if (ntf_tch)  $display(&quot;---- ERROR: CEN hold violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-cpu_reset/simv/test">T19</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;
                        MISSING_ELSE
424        2/2              if (ntf_tah)  $display(&quot;---- ERROR: A hold violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                        MISSING_ELSE
425        <font color = "red">1/2     ==>      if (ntf_tdh)  $display(&quot;---- ERROR: D hold violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
426        2/2              if (ntf_twh)  $display(&quot;---- ERROR: GWEN hold violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                        MISSING_ELSE
427        <font color = "red">1/2     ==>      if (ntf_twih) $display(&quot;---- ERROR: WEN hold violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
428                     
429        <font color = "red">1/2     ==>      if (ntf_Tcyc) $display(&quot;---- ERROR: CLK period violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
430        <font color = "red">1/2     ==>      if (ntf_Tckh) $display(&quot;---- ERROR: CLK pulse width high violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
431        2/2              if (ntf_Tckl) $display(&quot;---- ERROR: CLK pulse width low violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                   <font color = "red">==>  MISSING_ELSE</font>
432                       end
                        MISSING_ELSE
433                     end
434                     
435                     always @(posedge cen_fell) begin	//reset fasle notifiers
436        1/1            ntf_tcs  = 0;				//after CEN reset (CEN from 1 to 0)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
437        1/1            ntf_tas  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
438        1/1            ntf_tds  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
439        1/1            ntf_tws  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
440        1/1            ntf_twis = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
441                     
442        1/1            ntf_tch  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
443        1/1            ntf_tah  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
444        1/1            ntf_tdh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
445        1/1            ntf_twh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
446        1/1            ntf_twih = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
447                     end
448                     
449                     always @(negedge clk_dly) begin	//reset setup/hold notifiers
450        2/2            #100;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
451        1/1            ntf_tcs  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
452        1/1            ntf_tas  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
453        1/1            ntf_tds  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
454        1/1            ntf_tws  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
455        1/1            ntf_twis = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
456                     
457        1/1            ntf_tch  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
458        1/1            ntf_tah  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
459        1/1            ntf_tdh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
460        1/1            ntf_twh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
461        1/1            ntf_twih = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
462                     end
463                     
464                     initial begin			//initialization
465        1/1            ntf_Tcyc  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
466        1/1            ntf_Tckh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
467        1/1            ntf_Tckl  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
468                     
469        1/1            ntf_tcs  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
470        1/1            ntf_tas  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
471        1/1            ntf_tds  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
472        1/1            ntf_tws  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
473        1/1            ntf_twis = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
474                     
475        1/1            ntf_tch  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
476        1/1            ntf_tah  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
477        1/1            ntf_tdh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
478        1/1            ntf_twh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
479        1/1            ntf_twih = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
480                     
481        1/1            marked_a = 9'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
482                     
483        1/1            qo_reg         = 8'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
484        1/1            clk_dly        = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
485        1/1            write_flag_dly = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
486        1/1            read_flag_dly  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
487        1/1            cen_dly        = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
488        1/1            cen_fell       = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
489        1/1            cen_not_rst    = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
490                     
491        1/1            for(i=0; i&lt;512; i=i+1) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
492        1/1              mem[i] = 8'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod22.html" >gf180mcu_fd_ip_sram__sram512x8m8wm1</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">26</td>
<td class="rt">56.52 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">306</td>
<td class="rt">225</td>
<td class="rt">73.53 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">153</td>
<td class="rt">116</td>
<td class="rt">75.82 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">153</td>
<td class="rt">109</td>
<td class="rt">71.24 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">76</td>
<td class="rt">72</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">38</td>
<td class="rt">36</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">38</td>
<td class="rt">36</td>
<td class="rt">94.74 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">37</td>
<td class="rt">19</td>
<td class="rt">51.35 </td>
</tr><tr class="s6">
<td>Signal Bits</td>
<td class="rt">230</td>
<td class="rt">153</td>
<td class="rt">66.52 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">80</td>
<td class="rt">69.57 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">73</td>
<td class="rt">63.48 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>CEN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td>INPUT</td>
</tr><tr>
<td>GWEN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>WEN[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>D[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>Q[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>VDD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>qo_reg[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_flag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>write_flag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>read_flag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_Tcyc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_Tckh</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_Tckl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_tcs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tas</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tds</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tws</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_twis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tch</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr>
<td>ntf_tah</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_tdh</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_twh</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_twih</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>no_st_viol</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>no_hd_viol</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>no_ck_viol</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>clk_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>write_flag_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>read_flag_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_fell</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_not_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>we[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cd2[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cd4[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cd5[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cdx[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>marked_a[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mem_0[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">*T1</span>,<span title = "RTL-IRQ_timer/simv/test">*T2</span>,<span title = "RTL-IRQ_uart/simv/test">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mem_0[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mem_sram_W/simv/test">T35</span>,<span title = "RTL-mem_sram_smoke/simv/test">T36</span></td>
</tr><tr>
<td>mem_0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_0[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mem_sram_smoke/simv/test">T36</span></td>
</tr><tr>
<td>mem_0[6:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mem_sram_smoke/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mem_sram_smoke/simv/test">T36</span></td>
</tr><tr>
<td>mem_0[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_1[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mem_sram_W/simv/test">T35</span>,<span title = "RTL-mem_sram_smoke/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mem_sram_W/simv/test">T35</span>,<span title = "RTL-mem_sram_smoke/simv/test">T36</span>,<span title = "RTL-cpu_stress/simv/test">T34</span></td>
</tr><tr>
<td>mem_2[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_2[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_stress/simv/test">T34</span></td>
</tr><tr>
<td>mem_2[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_3[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_stress/simv/test">T34</span></td>
</tr><tr>
<td>mem_3[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_3[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_stress/simv/test">T34</span></td>
</tr><tr>
<td>mem_3[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>cen_flag_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod22.html" >gf180mcu_fd_ip_sram__sram512x8m8wm1</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">36</td>
<td class="rt">23</td>
<td class="rt">63.89 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">348</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">415</td>
<td class="rt">27</td>
<td class="rt">17</td>
<td class="rt">62.96 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107          if (!CEN & cen_dly) cen_fell = 1'b1;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111          if (!CEN & !cen_fell & !cen_not_rst) cen_not_rst = 1;
             <font color = "red">-1-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
348          if (write_flag) begin 	//write
             <font color = "green">-1-</font>  
349            if (no_st_viol) begin 	//write, no viol
               <font color = "red">-2-</font>  
350              mem[A] = cd5;
           <font color = "green">      ==></font>
351            end
352            else begin                 	//write, with viol
353              mem[A] = mem[A] ^ cdx;    //1^x = x
           <font color = "red">      ==></font>
354              qo_reg = qo_reg ^ cdx;
355            end
356          end //write
357          else if (read_flag) begin     //read
                  <font color = "green">-3-</font>  
358            if (no_st_viol) begin 	//read, no viol
               <font color = "red">-4-</font>  
359              qo_reg = mem[marked_a];
           <font color = "green">      ==></font>
360            end
361            else begin                  //read, with viol
362              qo_reg = 8'bx;
           <font color = "red">      ==></font>
363            end
364          end //read
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
415          if (cen_fell) begin
             <font color = "green">-1-</font>  
416            #Tdly;
417            if (ntf_tcs)  $display("---- ERROR: CEN setup violation! ----");
               <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
418            if (ntf_tas)  $display("---- ERROR: A setup violation! ----");
               <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
419            if (ntf_tds)  $display("---- ERROR: D setup violation! ----");
               <font color = "red">-4-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
420            if (ntf_tws)  $display("---- ERROR: GWEN setup violation! ----");
               <font color = "red">-5-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
421            if (ntf_twis) $display("---- ERROR: WEN setup violation! ----");
               <font color = "red">-6-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
422        
423            if (ntf_tch)  $display("---- ERROR: CEN hold violation! ----");
               <font color = "green">-7-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
424            if (ntf_tah)  $display("---- ERROR: A hold violation! ----");
               <font color = "green">-8-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
425            if (ntf_tdh)  $display("---- ERROR: D hold violation! ----");
               <font color = "red">-9-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
426            if (ntf_twh)  $display("---- ERROR: GWEN hold violation! ----");
               <font color = "green">-10-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
427            if (ntf_twih) $display("---- ERROR: WEN hold violation! ----");
               <font color = "red">-11-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
428        
429            if (ntf_Tcyc) $display("---- ERROR: CLK period violation! ----");
               <font color = "red">-12-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
430            if (ntf_Tckh) $display("---- ERROR: CLK pulse width high violation! ----");
               <font color = "red">-13-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
431            if (ntf_Tckl) $display("---- ERROR: CLK pulse width low violation! ----");
               <font color = "red">-14-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
432          end
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_2266'>
<a name="inst_tag_2266_Line"></a>
<b>Line Coverage for Instance : <a href="mod22.html#inst_tag_2266" >caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM02.RAM</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>98</td><td>83</td><td>84.69</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>111</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>115</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>129</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>334</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>335</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>336</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>338</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>345</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>348</td><td>9</td><td>6</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>367</td><td>0</td><td>0</td><td></td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>415</td><td>29</td><td>20</td><td>68.97</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>436</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>450</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>465</td><td>23</td><td>23</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
104                     
105        1/1          always @(CEN) cen_dly = #100 CEN;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
106                     always @(CEN or cen_dly) begin
107        2/2            if (!CEN &amp; cen_dly) cen_fell = 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                        MISSING_ELSE
108                     end
109                     
110                     always @(posedge CLK) begin
111        <font color = "red">1/2     ==>    if (!CEN &amp; !cen_fell &amp; !cen_not_rst) cen_not_rst = 1;</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
112                     end
113                     
114                     always @(posedge cen_not_rst) begin
115        <font color = "red">0/1     ==>    $display(&quot;-------- WARNING: CEN is not reset, memory is not operational ---------&quot;);</font>
116        <font color = "red">0/1     ==>    $display(&quot;-------- @Time %0t: scope = %m&quot;, $realtime, &quot; ---------&quot;);</font>
117                     end
118                     
119                     always @(posedge cen_fell) begin
120        1/1            $display(&quot;-------- MESSAGE: CEN is just reset, memory is operational ---------&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
121        1/1            $display(&quot;-------- @Time %0t: scope = %m&quot;, $realtime, &quot; ---------&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
122                     end
123                     
124                     assign cen_flag   =  cen_fell &amp; !CEN;
125                     assign write_flag =  cen_fell &amp; !CEN &amp; !GWEN &amp; !(&amp;WEN);
126                     assign read_flag  =  cen_fell &amp; !CEN &amp;  GWEN;
127                     
128                     reg cen_flag_dly;
129        1/1          always @(cen_flag) cen_flag_dly = #100 cen_flag;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
130                     
131                     specify
132                       `ifdef CORNER_min 
133                         specparam Tcyc = 6593 : 6593 : 6593 ;
134                         specparam Tckh = 2376 : 2376 : 2376 ;
135                         specparam Tckl = 2252 : 2252 : 2252 ;
136                         specparam tcs  = 660  : 660  : 660  ;
137                         specparam tas  = 1528 : 1528 : 1528 ;
138                         specparam tds  = 724  : 724  : 724  ;
139                         specparam tws  = 1012 : 1012 : 1012 ;
140                         specparam twis = 249  : 249  : 249  ;
141                         specparam tch  = 1852 : 1852 : 1852 ;
142                         specparam tah  = 819  : 819  : 819  ;
143                         specparam tdh  = 548  : 548  : 548  ;
144                         specparam twh  = 742  : 742  : 742  ;
145                         specparam twih = 560  : 560  : 560  ;
146                         specparam ta   = 8795 : 8795 : 8795 ;
147                       `elsif CORNER_max
148                         specparam Tcyc = 11900: 11900: 11900;
149                         specparam Tckh = 4300 : 4300 : 4300 ;
150                         specparam Tckl = 1500 : 1500 : 1500 ;
151                         specparam tcs  = 335  : 335  : 335  ;
152                         specparam tas  = 680  : 680  : 680  ;
153                         specparam tds  = 345  : 345  : 345  ;
154                         specparam tws  = 453  : 453  : 453  ;
155                         specparam twis = 204  : 204  : 204  ;
156                         specparam tch  = 765  : 765  : 765  ;
157                         specparam tah  = 403  : 403  : 403  ;
158                         specparam tdh  = 380  : 380  : 380  ;
159                         specparam twh  = 384  : 384  : 384  ;
160                         specparam twih = 0    : 0    : 0    ;
161                         specparam ta   = 3000 : 3000 : 3000 ;
162                       `else  
163                         specparam Tcyc = 6077 : 6077 : 6077;
164                         specparam Tckh = 2138 : 2138 : 2138;
165                         specparam Tckl = 2000 : 2000 : 2000;
166                         specparam tcs  = 430  : 430  : 430 ;
167                         specparam tas  = 950  : 950  : 950 ;
168                         specparam tds  = 458  : 458  : 458 ;
169                         specparam tws  = 627  : 627  : 627 ;
170                         specparam twis = 239  : 239  : 239 ;
171                         specparam tch  = 1109 : 1109 : 1109;
172                         specparam tah  = 536  : 536  : 536 ;
173                         specparam tdh  = 484  : 484  : 484 ;
174                         specparam twh  = 493  : 493  : 493 ;
175                         specparam twih = 0    : 0    : 0   ;
176                         specparam ta   = 5000 : 5000 : 5000;
177                       `endif
178                     
179                       specparam Tdly  = 100 : 100: 100;
180                     
181                     //---- CLK period/pulse timing
182                       $period (negedge CLK, Tcyc, ntf_Tcyc);
183                       $width  (posedge CLK, Tckh, 0, ntf_Tckh);
184                       $width  (negedge CLK, Tckl, 0, ntf_Tckl);
185                     
186                     //---- CEN setup/hold timing
187                       $setup (negedge CEN, posedge CLK &amp;&amp;&amp; cen_flag, tcs, ntf_tcs);
188                       $setup (posedge CEN, posedge CLK &amp;&amp;&amp; cen_flag, tcs, ntf_tcs);
189                     
190                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag_dly, posedge CEN, tch, ntf_tch);
191                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag,     negedge CEN, tch, ntf_tch);
192                     
193                     //---- GWEN setup/hold timing
194                       $setup (negedge GWEN,  posedge CLK &amp;&amp;&amp; cen_flag, tws, ntf_tws);
195                       $setup (posedge GWEN,  posedge CLK &amp;&amp;&amp; cen_flag, tws, ntf_tws);
196                     
197                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge GWEN, twh, ntf_twh);
198                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge GWEN, twh, ntf_twh);
199                     
200                     //---- WEN[7:0] setup/hold timing
201                       $setup (negedge WEN[0],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
202                       $setup (negedge WEN[1],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
203                       $setup (negedge WEN[2],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
204                       $setup (negedge WEN[3],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
205                       $setup (negedge WEN[4],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
206                       $setup (negedge WEN[5],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
207                       $setup (negedge WEN[6],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
208                       $setup (negedge WEN[7],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
209                     
210                       $setup (posedge WEN[0],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
211                       $setup (posedge WEN[1],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
212                       $setup (posedge WEN[2],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
213                       $setup (posedge WEN[3],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
214                       $setup (posedge WEN[4],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
215                       $setup (posedge WEN[5],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
216                       $setup (posedge WEN[6],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
217                       $setup (posedge WEN[7],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
218                     
219                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[0],  twih, ntf_twih);
220                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[1],  twih, ntf_twih);
221                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[2],  twih, ntf_twih);
222                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[3],  twih, ntf_twih);
223                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[4],  twih, ntf_twih);
224                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[5],  twih, ntf_twih);
225                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[6],  twih, ntf_twih);
226                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[7],  twih, ntf_twih);
227                     
228                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[0],  twih, ntf_twih);
229                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[1],  twih, ntf_twih);
230                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[2],  twih, ntf_twih);
231                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[3],  twih, ntf_twih);
232                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[4],  twih, ntf_twih);
233                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[5],  twih, ntf_twih);
234                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[6],  twih, ntf_twih);
235                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[7],  twih, ntf_twih);
236                     
237                     //---- A[8:0] setup/hold timing
238                       $setup (posedge A[0],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
239                       $setup (posedge A[1],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
240                       $setup (posedge A[2],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
241                       $setup (posedge A[3],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
242                       $setup (posedge A[4],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
243                       $setup (posedge A[5],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
244                       $setup (posedge A[6],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
245                       $setup (posedge A[7],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
246                       $setup (posedge A[8],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
247                     
248                       $setup (negedge A[0],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
249                       $setup (negedge A[1],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
250                       $setup (negedge A[2],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
251                       $setup (negedge A[3],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
252                       $setup (negedge A[4],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
253                       $setup (negedge A[5],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
254                       $setup (negedge A[6],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
255                       $setup (negedge A[7],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
256                       $setup (negedge A[8],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
257                     
258                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[0],  tah, ntf_tah);
259                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[1],  tah, ntf_tah);
260                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[2],  tah, ntf_tah);
261                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[3],  tah, ntf_tah);
262                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[4],  tah, ntf_tah);
263                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[5],  tah, ntf_tah);
264                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[6],  tah, ntf_tah);
265                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[7],  tah, ntf_tah);
266                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[8],  tah, ntf_tah);
267                     
268                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[0],  tah, ntf_tah);
269                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[1],  tah, ntf_tah);
270                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[2],  tah, ntf_tah);
271                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[3],  tah, ntf_tah);
272                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[4],  tah, ntf_tah);
273                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[5],  tah, ntf_tah);
274                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[6],  tah, ntf_tah);
275                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[7],  tah, ntf_tah);
276                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[8],  tah, ntf_tah);
277                     
278                     //---- D[7:0] setup/hold timing
279                       $setup (posedge D[0],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
280                       $setup (posedge D[1],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
281                       $setup (posedge D[2],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
282                       $setup (posedge D[3],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
283                       $setup (posedge D[4],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
284                       $setup (posedge D[5],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
285                       $setup (posedge D[6],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
286                       $setup (posedge D[7],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
287                     
288                       $setup (negedge D[0],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
289                       $setup (negedge D[1],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
290                       $setup (negedge D[2],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
291                       $setup (negedge D[3],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
292                       $setup (negedge D[4],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
293                       $setup (negedge D[5],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
294                       $setup (negedge D[6],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
295                       $setup (negedge D[7],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
296                     
297                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[0],  tdh, ntf_tdh);
298                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[1],  tdh, ntf_tdh);
299                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[2],  tdh, ntf_tdh);
300                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[3],  tdh, ntf_tdh);
301                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[4],  tdh, ntf_tdh);
302                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[5],  tdh, ntf_tdh);
303                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[6],  tdh, ntf_tdh);
304                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[7],  tdh, ntf_tdh);
305                     
306                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[0],  tdh, ntf_tdh);
307                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[1],  tdh, ntf_tdh);
308                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[2],  tdh, ntf_tdh);
309                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[3],  tdh, ntf_tdh);
310                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[4],  tdh, ntf_tdh);
311                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[5],  tdh, ntf_tdh);
312                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[6],  tdh, ntf_tdh);
313                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[7],  tdh, ntf_tdh);
314                     
315                     //---- Output delay
316                     // rise transition:     0-&gt;1, z-&gt;1, Ta
317                     // fall transition:     1-&gt;0, 1-&gt;z, Ta
318                     // turn-off transition: 0-&gt;z, 1-&gt;z, Tcqx
319                     //if (!CEN &amp; GWEN) (posedge CLK =&gt; (Q : 8'bx)) = (Ta, Ta, Tcqx);
320                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[0]  : 1'bx)) = (ta, ta);
321                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[1]  : 1'bx)) = (ta, ta);
322                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[2]  : 1'bx)) = (ta, ta);
323                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[3]  : 1'bx)) = (ta, ta);
324                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[4]  : 1'bx)) = (ta, ta);
325                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[5]  : 1'bx)) = (ta, ta);
326                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[6]  : 1'bx)) = (ta, ta);
327                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[7]  : 1'bx)) = (ta, ta);
328                     endspecify
329                     
330                     assign no_st_viol = ~(|{ntf_tcs, ntf_tas, ntf_tds, ntf_tws, ntf_twis});
331                     assign no_hd_viol = ~(|{ntf_tch, ntf_tah, ntf_tdh, ntf_twh, ntf_twih});
332                     assign no_ck_viol = ~(|{ntf_Tcyc, ntf_Tckh, ntf_Tckl});
333                     
334        1/1          always @(CLK) clk_dly        = #Tdly CLK;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
335        1/1          always @(CLK) write_flag_dly = #200 write_flag;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
336        1/1          always @(CLK) read_flag_dly  = #200 read_flag;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
337                     
338        1/1          always @(posedge CLK) marked_a = A;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
339                     
340                     assign we  = ~WEN;
341                     assign cd2 = mem[A] &amp; WEN;	//set write bits to 0, others unchanged
342                     assign cd4 = D &amp; we;		//set write bits to 0/1, others = 0
343                     assign cd5 = cd2 | cd4;		//memory content after write
344                     
345        1/1          always @(posedge CLK) cdx = {8{1'bx}} &amp; we;    //latch cdx
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
346                     
347                     always @(posedge clk_dly) begin
348        1/1            if (write_flag) begin 	//write
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
349        1/1              if (no_st_viol) begin 	//write, no viol
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
350        1/1                mem[A] = cd5;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
351                         end
352                         else begin                 	//write, with viol
353        <font color = "red">0/1     ==>        mem[A] = mem[A] ^ cdx;    //1^x = x</font>
354        <font color = "red">0/1     ==>        qo_reg = qo_reg ^ cdx;</font>
355                         end
356                       end //write
357        1/1            else if (read_flag) begin     //read
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
358        1/1              if (no_st_viol) begin 	//read, no viol
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
359        1/1                qo_reg = mem[marked_a];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
360                         end
361                         else begin                  //read, with viol
362        <font color = "red">0/1     ==>        qo_reg = 8'bx;</font>
363                         end
364                       end //read
                        MISSING_ELSE
365                     end
366                     
367                     always @(negedge clk_dly) begin         	//invalidate write/read when hold/clk viol
368                      `ifdef GL_SDF
369                       if (no_hd_viol == 0 | no_ck_viol == 0) begin
370                         if (write_flag_dly) begin
371                           if (ntf_twh) begin
372                             mem[marked_a] = mem[marked_a] ^ 8'bx; //GWEN can't be used to generate cdx
373                             qo_reg        = qo_reg ^ 8'bx;
374                           end
375                           else begin
376                             mem[marked_a] = mem[marked_a] ^ cdx;
377                             qo_reg        = qo_reg ^ cdx;
378                           end
379                         end
380                         else if (read_flag_dly) begin
381                           qo_reg = 8'bx;
382                         end
383                     
384                         #100;
385                         ntf_tch  = 0;
386                         ntf_tah  = 0;
387                         ntf_tdh  = 0;
388                         ntf_twh  = 0;
389                         ntf_twih = 0;
390                     
391                         ntf_Tcyc  = 0;
392                         ntf_Tckh  = 0;
393                         ntf_Tckl  = 0;
394                       end
395                       else begin
396                         #100;
397                         ntf_tch  = 0;
398                         ntf_tah  = 0;
399                         ntf_tdh  = 0;
400                         ntf_twh  = 0;
401                         ntf_twih = 0;
402                     
403                         ntf_Tcyc  = 0;
404                         ntf_Tckh  = 0;
405                         ntf_Tckl  = 0;
406                       end
407                       `endif 
408                     end
409                     
410                     always @(posedge ntf_tcs or posedge ntf_tas or posedge ntf_tds or
411                              posedge ntf_tws or posedge ntf_twis or
412                              posedge ntf_tch or posedge ntf_tah or posedge ntf_tdh or
413                              posedge ntf_twh or posedge ntf_twih or
414                              posedge ntf_Tcyc or posedge ntf_Tckh or posedge ntf_Tckl) begin
415        1/1            if (cen_fell) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
416        2/2              #Tdly;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
417        <font color = "red">1/2     ==>      if (ntf_tcs)  $display(&quot;---- ERROR: CEN setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
418        <font color = "red">1/2     ==>      if (ntf_tas)  $display(&quot;---- ERROR: A setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
419        <font color = "red">1/2     ==>      if (ntf_tds)  $display(&quot;---- ERROR: D setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
420        <font color = "red">1/2     ==>      if (ntf_tws)  $display(&quot;---- ERROR: GWEN setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
421        <font color = "red">1/2     ==>      if (ntf_twis) $display(&quot;---- ERROR: WEN setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
422                     
423        2/2              if (ntf_tch)  $display(&quot;---- ERROR: CEN hold violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-cpu_reset/simv/test">T19</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;
                        MISSING_ELSE
424        2/2              if (ntf_tah)  $display(&quot;---- ERROR: A hold violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                        MISSING_ELSE
425        <font color = "red">1/2     ==>      if (ntf_tdh)  $display(&quot;---- ERROR: D hold violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
426        2/2              if (ntf_twh)  $display(&quot;---- ERROR: GWEN hold violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                        MISSING_ELSE
427        <font color = "red">1/2     ==>      if (ntf_twih) $display(&quot;---- ERROR: WEN hold violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
428                     
429        <font color = "red">1/2     ==>      if (ntf_Tcyc) $display(&quot;---- ERROR: CLK period violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
430        <font color = "red">1/2     ==>      if (ntf_Tckh) $display(&quot;---- ERROR: CLK pulse width high violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
431        2/2              if (ntf_Tckl) $display(&quot;---- ERROR: CLK pulse width low violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                   <font color = "red">==>  MISSING_ELSE</font>
432                       end
                        MISSING_ELSE
433                     end
434                     
435                     always @(posedge cen_fell) begin	//reset fasle notifiers
436        1/1            ntf_tcs  = 0;				//after CEN reset (CEN from 1 to 0)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
437        1/1            ntf_tas  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
438        1/1            ntf_tds  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
439        1/1            ntf_tws  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
440        1/1            ntf_twis = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
441                     
442        1/1            ntf_tch  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
443        1/1            ntf_tah  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
444        1/1            ntf_tdh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
445        1/1            ntf_twh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
446        1/1            ntf_twih = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
447                     end
448                     
449                     always @(negedge clk_dly) begin	//reset setup/hold notifiers
450        2/2            #100;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
451        1/1            ntf_tcs  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
452        1/1            ntf_tas  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
453        1/1            ntf_tds  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
454        1/1            ntf_tws  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
455        1/1            ntf_twis = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
456                     
457        1/1            ntf_tch  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
458        1/1            ntf_tah  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
459        1/1            ntf_tdh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
460        1/1            ntf_twh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
461        1/1            ntf_twih = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
462                     end
463                     
464                     initial begin			//initialization
465        1/1            ntf_Tcyc  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
466        1/1            ntf_Tckh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
467        1/1            ntf_Tckl  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
468                     
469        1/1            ntf_tcs  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
470        1/1            ntf_tas  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
471        1/1            ntf_tds  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
472        1/1            ntf_tws  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
473        1/1            ntf_twis = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
474                     
475        1/1            ntf_tch  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
476        1/1            ntf_tah  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
477        1/1            ntf_tdh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
478        1/1            ntf_twh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
479        1/1            ntf_twih = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
480                     
481        1/1            marked_a = 9'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
482                     
483        1/1            qo_reg         = 8'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
484        1/1            clk_dly        = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
485        1/1            write_flag_dly = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
486        1/1            read_flag_dly  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
487        1/1            cen_dly        = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
488        1/1            cen_fell       = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
489        1/1            cen_not_rst    = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
490                     
491        1/1            for(i=0; i&lt;512; i=i+1) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
492        1/1              mem[i] = 8'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
</pre>
<hr>
<a name="inst_tag_2266_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod22.html#inst_tag_2266" >caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM02.RAM</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">25</td>
<td class="rt">54.35 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">306</td>
<td class="rt">197</td>
<td class="rt">64.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">153</td>
<td class="rt">99</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">153</td>
<td class="rt">98</td>
<td class="rt">64.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">76</td>
<td class="rt">72</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">38</td>
<td class="rt">36</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">38</td>
<td class="rt">36</td>
<td class="rt">94.74 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Signals</td>
<td class="rt">37</td>
<td class="rt">18</td>
<td class="rt">48.65 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">230</td>
<td class="rt">125</td>
<td class="rt">54.35 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">63</td>
<td class="rt">54.78 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">62</td>
<td class="rt">53.91 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>CEN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td>INPUT</td>
</tr><tr>
<td>GWEN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>WEN[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>D[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>Q[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-cpu_stress/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-cpu_stress/simv/test">T34</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>VDD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>qo_reg[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-cpu_stress/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-cpu_stress/simv/test">T34</span></td>
</tr><tr>
<td>cen_flag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>write_flag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>read_flag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_Tcyc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_Tckh</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_Tckl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_tcs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tas</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tds</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tws</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_twis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tch</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr>
<td>ntf_tah</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_tdh</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_twh</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_twih</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>no_st_viol</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>no_hd_viol</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>no_ck_viol</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>clk_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>write_flag_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>read_flag_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_fell</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_not_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>we[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cd2[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_o/simv/test">T10</span>,<span title = "RTL-gpio_all_o_user/simv/test">T33</span>,<span title = "RTL-mem_sram_W/simv/test">T35</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_o/simv/test">T10</span>,<span title = "RTL-gpio_all_o_user/simv/test">T33</span>,<span title = "RTL-mem_sram_W/simv/test">T35</span></td>
</tr><tr>
<td>cd4[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cd5[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cdx[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>marked_a[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mem_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_3[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>cen_flag_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_2266_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod22.html#inst_tag_2266" >caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM02.RAM</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">36</td>
<td class="rt">23</td>
<td class="rt">63.89 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">348</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">415</td>
<td class="rt">27</td>
<td class="rt">17</td>
<td class="rt">62.96 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107          if (!CEN & cen_dly) cen_fell = 1'b1;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111          if (!CEN & !cen_fell & !cen_not_rst) cen_not_rst = 1;
             <font color = "red">-1-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
348          if (write_flag) begin 	//write
             <font color = "green">-1-</font>  
349            if (no_st_viol) begin 	//write, no viol
               <font color = "red">-2-</font>  
350              mem[A] = cd5;
           <font color = "green">      ==></font>
351            end
352            else begin                 	//write, with viol
353              mem[A] = mem[A] ^ cdx;    //1^x = x
           <font color = "red">      ==></font>
354              qo_reg = qo_reg ^ cdx;
355            end
356          end //write
357          else if (read_flag) begin     //read
                  <font color = "green">-3-</font>  
358            if (no_st_viol) begin 	//read, no viol
               <font color = "red">-4-</font>  
359              qo_reg = mem[marked_a];
           <font color = "green">      ==></font>
360            end
361            else begin                  //read, with viol
362              qo_reg = 8'bx;
           <font color = "red">      ==></font>
363            end
364          end //read
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
415          if (cen_fell) begin
             <font color = "green">-1-</font>  
416            #Tdly;
417            if (ntf_tcs)  $display("---- ERROR: CEN setup violation! ----");
               <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
418            if (ntf_tas)  $display("---- ERROR: A setup violation! ----");
               <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
419            if (ntf_tds)  $display("---- ERROR: D setup violation! ----");
               <font color = "red">-4-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
420            if (ntf_tws)  $display("---- ERROR: GWEN setup violation! ----");
               <font color = "red">-5-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
421            if (ntf_twis) $display("---- ERROR: WEN setup violation! ----");
               <font color = "red">-6-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
422        
423            if (ntf_tch)  $display("---- ERROR: CEN hold violation! ----");
               <font color = "green">-7-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
424            if (ntf_tah)  $display("---- ERROR: A hold violation! ----");
               <font color = "green">-8-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
425            if (ntf_tdh)  $display("---- ERROR: D hold violation! ----");
               <font color = "red">-9-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
426            if (ntf_twh)  $display("---- ERROR: GWEN hold violation! ----");
               <font color = "green">-10-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
427            if (ntf_twih) $display("---- ERROR: WEN hold violation! ----");
               <font color = "red">-11-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
428        
429            if (ntf_Tcyc) $display("---- ERROR: CLK period violation! ----");
               <font color = "red">-12-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
430            if (ntf_Tckh) $display("---- ERROR: CLK pulse width high violation! ----");
               <font color = "red">-13-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
431            if (ntf_Tckl) $display("---- ERROR: CLK pulse width low violation! ----");
               <font color = "red">-14-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
432          end
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_2267'>
<a name="inst_tag_2267_Line"></a>
<b>Line Coverage for Instance : <a href="mod22.html#inst_tag_2267" >caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM03.RAM</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>98</td><td>83</td><td>84.69</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>111</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>115</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>129</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>334</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>335</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>336</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>338</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>345</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>348</td><td>9</td><td>6</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>367</td><td>0</td><td>0</td><td></td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>415</td><td>29</td><td>20</td><td>68.97</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>436</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>450</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>465</td><td>23</td><td>23</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
104                     
105        1/1          always @(CEN) cen_dly = #100 CEN;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
106                     always @(CEN or cen_dly) begin
107        2/2            if (!CEN &amp; cen_dly) cen_fell = 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                        MISSING_ELSE
108                     end
109                     
110                     always @(posedge CLK) begin
111        <font color = "red">1/2     ==>    if (!CEN &amp; !cen_fell &amp; !cen_not_rst) cen_not_rst = 1;</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
112                     end
113                     
114                     always @(posedge cen_not_rst) begin
115        <font color = "red">0/1     ==>    $display(&quot;-------- WARNING: CEN is not reset, memory is not operational ---------&quot;);</font>
116        <font color = "red">0/1     ==>    $display(&quot;-------- @Time %0t: scope = %m&quot;, $realtime, &quot; ---------&quot;);</font>
117                     end
118                     
119                     always @(posedge cen_fell) begin
120        1/1            $display(&quot;-------- MESSAGE: CEN is just reset, memory is operational ---------&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
121        1/1            $display(&quot;-------- @Time %0t: scope = %m&quot;, $realtime, &quot; ---------&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
122                     end
123                     
124                     assign cen_flag   =  cen_fell &amp; !CEN;
125                     assign write_flag =  cen_fell &amp; !CEN &amp; !GWEN &amp; !(&amp;WEN);
126                     assign read_flag  =  cen_fell &amp; !CEN &amp;  GWEN;
127                     
128                     reg cen_flag_dly;
129        1/1          always @(cen_flag) cen_flag_dly = #100 cen_flag;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
130                     
131                     specify
132                       `ifdef CORNER_min 
133                         specparam Tcyc = 6593 : 6593 : 6593 ;
134                         specparam Tckh = 2376 : 2376 : 2376 ;
135                         specparam Tckl = 2252 : 2252 : 2252 ;
136                         specparam tcs  = 660  : 660  : 660  ;
137                         specparam tas  = 1528 : 1528 : 1528 ;
138                         specparam tds  = 724  : 724  : 724  ;
139                         specparam tws  = 1012 : 1012 : 1012 ;
140                         specparam twis = 249  : 249  : 249  ;
141                         specparam tch  = 1852 : 1852 : 1852 ;
142                         specparam tah  = 819  : 819  : 819  ;
143                         specparam tdh  = 548  : 548  : 548  ;
144                         specparam twh  = 742  : 742  : 742  ;
145                         specparam twih = 560  : 560  : 560  ;
146                         specparam ta   = 8795 : 8795 : 8795 ;
147                       `elsif CORNER_max
148                         specparam Tcyc = 11900: 11900: 11900;
149                         specparam Tckh = 4300 : 4300 : 4300 ;
150                         specparam Tckl = 1500 : 1500 : 1500 ;
151                         specparam tcs  = 335  : 335  : 335  ;
152                         specparam tas  = 680  : 680  : 680  ;
153                         specparam tds  = 345  : 345  : 345  ;
154                         specparam tws  = 453  : 453  : 453  ;
155                         specparam twis = 204  : 204  : 204  ;
156                         specparam tch  = 765  : 765  : 765  ;
157                         specparam tah  = 403  : 403  : 403  ;
158                         specparam tdh  = 380  : 380  : 380  ;
159                         specparam twh  = 384  : 384  : 384  ;
160                         specparam twih = 0    : 0    : 0    ;
161                         specparam ta   = 3000 : 3000 : 3000 ;
162                       `else  
163                         specparam Tcyc = 6077 : 6077 : 6077;
164                         specparam Tckh = 2138 : 2138 : 2138;
165                         specparam Tckl = 2000 : 2000 : 2000;
166                         specparam tcs  = 430  : 430  : 430 ;
167                         specparam tas  = 950  : 950  : 950 ;
168                         specparam tds  = 458  : 458  : 458 ;
169                         specparam tws  = 627  : 627  : 627 ;
170                         specparam twis = 239  : 239  : 239 ;
171                         specparam tch  = 1109 : 1109 : 1109;
172                         specparam tah  = 536  : 536  : 536 ;
173                         specparam tdh  = 484  : 484  : 484 ;
174                         specparam twh  = 493  : 493  : 493 ;
175                         specparam twih = 0    : 0    : 0   ;
176                         specparam ta   = 5000 : 5000 : 5000;
177                       `endif
178                     
179                       specparam Tdly  = 100 : 100: 100;
180                     
181                     //---- CLK period/pulse timing
182                       $period (negedge CLK, Tcyc, ntf_Tcyc);
183                       $width  (posedge CLK, Tckh, 0, ntf_Tckh);
184                       $width  (negedge CLK, Tckl, 0, ntf_Tckl);
185                     
186                     //---- CEN setup/hold timing
187                       $setup (negedge CEN, posedge CLK &amp;&amp;&amp; cen_flag, tcs, ntf_tcs);
188                       $setup (posedge CEN, posedge CLK &amp;&amp;&amp; cen_flag, tcs, ntf_tcs);
189                     
190                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag_dly, posedge CEN, tch, ntf_tch);
191                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag,     negedge CEN, tch, ntf_tch);
192                     
193                     //---- GWEN setup/hold timing
194                       $setup (negedge GWEN,  posedge CLK &amp;&amp;&amp; cen_flag, tws, ntf_tws);
195                       $setup (posedge GWEN,  posedge CLK &amp;&amp;&amp; cen_flag, tws, ntf_tws);
196                     
197                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge GWEN, twh, ntf_twh);
198                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge GWEN, twh, ntf_twh);
199                     
200                     //---- WEN[7:0] setup/hold timing
201                       $setup (negedge WEN[0],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
202                       $setup (negedge WEN[1],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
203                       $setup (negedge WEN[2],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
204                       $setup (negedge WEN[3],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
205                       $setup (negedge WEN[4],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
206                       $setup (negedge WEN[5],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
207                       $setup (negedge WEN[6],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
208                       $setup (negedge WEN[7],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
209                     
210                       $setup (posedge WEN[0],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
211                       $setup (posedge WEN[1],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
212                       $setup (posedge WEN[2],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
213                       $setup (posedge WEN[3],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
214                       $setup (posedge WEN[4],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
215                       $setup (posedge WEN[5],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
216                       $setup (posedge WEN[6],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
217                       $setup (posedge WEN[7],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
218                     
219                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[0],  twih, ntf_twih);
220                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[1],  twih, ntf_twih);
221                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[2],  twih, ntf_twih);
222                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[3],  twih, ntf_twih);
223                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[4],  twih, ntf_twih);
224                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[5],  twih, ntf_twih);
225                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[6],  twih, ntf_twih);
226                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[7],  twih, ntf_twih);
227                     
228                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[0],  twih, ntf_twih);
229                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[1],  twih, ntf_twih);
230                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[2],  twih, ntf_twih);
231                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[3],  twih, ntf_twih);
232                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[4],  twih, ntf_twih);
233                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[5],  twih, ntf_twih);
234                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[6],  twih, ntf_twih);
235                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[7],  twih, ntf_twih);
236                     
237                     //---- A[8:0] setup/hold timing
238                       $setup (posedge A[0],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
239                       $setup (posedge A[1],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
240                       $setup (posedge A[2],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
241                       $setup (posedge A[3],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
242                       $setup (posedge A[4],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
243                       $setup (posedge A[5],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
244                       $setup (posedge A[6],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
245                       $setup (posedge A[7],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
246                       $setup (posedge A[8],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
247                     
248                       $setup (negedge A[0],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
249                       $setup (negedge A[1],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
250                       $setup (negedge A[2],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
251                       $setup (negedge A[3],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
252                       $setup (negedge A[4],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
253                       $setup (negedge A[5],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
254                       $setup (negedge A[6],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
255                       $setup (negedge A[7],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
256                       $setup (negedge A[8],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
257                     
258                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[0],  tah, ntf_tah);
259                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[1],  tah, ntf_tah);
260                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[2],  tah, ntf_tah);
261                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[3],  tah, ntf_tah);
262                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[4],  tah, ntf_tah);
263                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[5],  tah, ntf_tah);
264                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[6],  tah, ntf_tah);
265                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[7],  tah, ntf_tah);
266                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[8],  tah, ntf_tah);
267                     
268                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[0],  tah, ntf_tah);
269                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[1],  tah, ntf_tah);
270                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[2],  tah, ntf_tah);
271                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[3],  tah, ntf_tah);
272                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[4],  tah, ntf_tah);
273                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[5],  tah, ntf_tah);
274                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[6],  tah, ntf_tah);
275                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[7],  tah, ntf_tah);
276                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[8],  tah, ntf_tah);
277                     
278                     //---- D[7:0] setup/hold timing
279                       $setup (posedge D[0],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
280                       $setup (posedge D[1],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
281                       $setup (posedge D[2],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
282                       $setup (posedge D[3],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
283                       $setup (posedge D[4],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
284                       $setup (posedge D[5],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
285                       $setup (posedge D[6],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
286                       $setup (posedge D[7],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
287                     
288                       $setup (negedge D[0],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
289                       $setup (negedge D[1],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
290                       $setup (negedge D[2],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
291                       $setup (negedge D[3],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
292                       $setup (negedge D[4],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
293                       $setup (negedge D[5],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
294                       $setup (negedge D[6],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
295                       $setup (negedge D[7],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
296                     
297                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[0],  tdh, ntf_tdh);
298                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[1],  tdh, ntf_tdh);
299                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[2],  tdh, ntf_tdh);
300                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[3],  tdh, ntf_tdh);
301                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[4],  tdh, ntf_tdh);
302                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[5],  tdh, ntf_tdh);
303                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[6],  tdh, ntf_tdh);
304                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[7],  tdh, ntf_tdh);
305                     
306                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[0],  tdh, ntf_tdh);
307                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[1],  tdh, ntf_tdh);
308                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[2],  tdh, ntf_tdh);
309                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[3],  tdh, ntf_tdh);
310                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[4],  tdh, ntf_tdh);
311                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[5],  tdh, ntf_tdh);
312                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[6],  tdh, ntf_tdh);
313                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[7],  tdh, ntf_tdh);
314                     
315                     //---- Output delay
316                     // rise transition:     0-&gt;1, z-&gt;1, Ta
317                     // fall transition:     1-&gt;0, 1-&gt;z, Ta
318                     // turn-off transition: 0-&gt;z, 1-&gt;z, Tcqx
319                     //if (!CEN &amp; GWEN) (posedge CLK =&gt; (Q : 8'bx)) = (Ta, Ta, Tcqx);
320                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[0]  : 1'bx)) = (ta, ta);
321                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[1]  : 1'bx)) = (ta, ta);
322                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[2]  : 1'bx)) = (ta, ta);
323                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[3]  : 1'bx)) = (ta, ta);
324                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[4]  : 1'bx)) = (ta, ta);
325                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[5]  : 1'bx)) = (ta, ta);
326                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[6]  : 1'bx)) = (ta, ta);
327                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[7]  : 1'bx)) = (ta, ta);
328                     endspecify
329                     
330                     assign no_st_viol = ~(|{ntf_tcs, ntf_tas, ntf_tds, ntf_tws, ntf_twis});
331                     assign no_hd_viol = ~(|{ntf_tch, ntf_tah, ntf_tdh, ntf_twh, ntf_twih});
332                     assign no_ck_viol = ~(|{ntf_Tcyc, ntf_Tckh, ntf_Tckl});
333                     
334        1/1          always @(CLK) clk_dly        = #Tdly CLK;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
335        1/1          always @(CLK) write_flag_dly = #200 write_flag;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
336        1/1          always @(CLK) read_flag_dly  = #200 read_flag;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
337                     
338        1/1          always @(posedge CLK) marked_a = A;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
339                     
340                     assign we  = ~WEN;
341                     assign cd2 = mem[A] &amp; WEN;	//set write bits to 0, others unchanged
342                     assign cd4 = D &amp; we;		//set write bits to 0/1, others = 0
343                     assign cd5 = cd2 | cd4;		//memory content after write
344                     
345        1/1          always @(posedge CLK) cdx = {8{1'bx}} &amp; we;    //latch cdx
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
346                     
347                     always @(posedge clk_dly) begin
348        1/1            if (write_flag) begin 	//write
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
349        1/1              if (no_st_viol) begin 	//write, no viol
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
350        1/1                mem[A] = cd5;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
351                         end
352                         else begin                 	//write, with viol
353        <font color = "red">0/1     ==>        mem[A] = mem[A] ^ cdx;    //1^x = x</font>
354        <font color = "red">0/1     ==>        qo_reg = qo_reg ^ cdx;</font>
355                         end
356                       end //write
357        1/1            else if (read_flag) begin     //read
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
358        1/1              if (no_st_viol) begin 	//read, no viol
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
359        1/1                qo_reg = mem[marked_a];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
360                         end
361                         else begin                  //read, with viol
362        <font color = "red">0/1     ==>        qo_reg = 8'bx;</font>
363                         end
364                       end //read
                        MISSING_ELSE
365                     end
366                     
367                     always @(negedge clk_dly) begin         	//invalidate write/read when hold/clk viol
368                      `ifdef GL_SDF
369                       if (no_hd_viol == 0 | no_ck_viol == 0) begin
370                         if (write_flag_dly) begin
371                           if (ntf_twh) begin
372                             mem[marked_a] = mem[marked_a] ^ 8'bx; //GWEN can't be used to generate cdx
373                             qo_reg        = qo_reg ^ 8'bx;
374                           end
375                           else begin
376                             mem[marked_a] = mem[marked_a] ^ cdx;
377                             qo_reg        = qo_reg ^ cdx;
378                           end
379                         end
380                         else if (read_flag_dly) begin
381                           qo_reg = 8'bx;
382                         end
383                     
384                         #100;
385                         ntf_tch  = 0;
386                         ntf_tah  = 0;
387                         ntf_tdh  = 0;
388                         ntf_twh  = 0;
389                         ntf_twih = 0;
390                     
391                         ntf_Tcyc  = 0;
392                         ntf_Tckh  = 0;
393                         ntf_Tckl  = 0;
394                       end
395                       else begin
396                         #100;
397                         ntf_tch  = 0;
398                         ntf_tah  = 0;
399                         ntf_tdh  = 0;
400                         ntf_twh  = 0;
401                         ntf_twih = 0;
402                     
403                         ntf_Tcyc  = 0;
404                         ntf_Tckh  = 0;
405                         ntf_Tckl  = 0;
406                       end
407                       `endif 
408                     end
409                     
410                     always @(posedge ntf_tcs or posedge ntf_tas or posedge ntf_tds or
411                              posedge ntf_tws or posedge ntf_twis or
412                              posedge ntf_tch or posedge ntf_tah or posedge ntf_tdh or
413                              posedge ntf_twh or posedge ntf_twih or
414                              posedge ntf_Tcyc or posedge ntf_Tckh or posedge ntf_Tckl) begin
415        1/1            if (cen_fell) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
416        2/2              #Tdly;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
417        <font color = "red">1/2     ==>      if (ntf_tcs)  $display(&quot;---- ERROR: CEN setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
418        <font color = "red">1/2     ==>      if (ntf_tas)  $display(&quot;---- ERROR: A setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
419        <font color = "red">1/2     ==>      if (ntf_tds)  $display(&quot;---- ERROR: D setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
420        <font color = "red">1/2     ==>      if (ntf_tws)  $display(&quot;---- ERROR: GWEN setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
421        <font color = "red">1/2     ==>      if (ntf_twis) $display(&quot;---- ERROR: WEN setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
422                     
423        2/2              if (ntf_tch)  $display(&quot;---- ERROR: CEN hold violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-cpu_reset/simv/test">T19</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;
                        MISSING_ELSE
424        2/2              if (ntf_tah)  $display(&quot;---- ERROR: A hold violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                        MISSING_ELSE
425        <font color = "red">1/2     ==>      if (ntf_tdh)  $display(&quot;---- ERROR: D hold violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
426        2/2              if (ntf_twh)  $display(&quot;---- ERROR: GWEN hold violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                        MISSING_ELSE
427        <font color = "red">1/2     ==>      if (ntf_twih) $display(&quot;---- ERROR: WEN hold violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
428                     
429        <font color = "red">1/2     ==>      if (ntf_Tcyc) $display(&quot;---- ERROR: CLK period violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
430        <font color = "red">1/2     ==>      if (ntf_Tckh) $display(&quot;---- ERROR: CLK pulse width high violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
431        2/2              if (ntf_Tckl) $display(&quot;---- ERROR: CLK pulse width low violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                   <font color = "red">==>  MISSING_ELSE</font>
432                       end
                        MISSING_ELSE
433                     end
434                     
435                     always @(posedge cen_fell) begin	//reset fasle notifiers
436        1/1            ntf_tcs  = 0;				//after CEN reset (CEN from 1 to 0)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
437        1/1            ntf_tas  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
438        1/1            ntf_tds  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
439        1/1            ntf_tws  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
440        1/1            ntf_twis = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
441                     
442        1/1            ntf_tch  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
443        1/1            ntf_tah  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
444        1/1            ntf_tdh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
445        1/1            ntf_twh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
446        1/1            ntf_twih = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
447                     end
448                     
449                     always @(negedge clk_dly) begin	//reset setup/hold notifiers
450        2/2            #100;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
451        1/1            ntf_tcs  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
452        1/1            ntf_tas  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
453        1/1            ntf_tds  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
454        1/1            ntf_tws  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
455        1/1            ntf_twis = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
456                     
457        1/1            ntf_tch  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
458        1/1            ntf_tah  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
459        1/1            ntf_tdh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
460        1/1            ntf_twh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
461        1/1            ntf_twih = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
462                     end
463                     
464                     initial begin			//initialization
465        1/1            ntf_Tcyc  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
466        1/1            ntf_Tckh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
467        1/1            ntf_Tckl  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
468                     
469        1/1            ntf_tcs  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
470        1/1            ntf_tas  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
471        1/1            ntf_tds  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
472        1/1            ntf_tws  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
473        1/1            ntf_twis = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
474                     
475        1/1            ntf_tch  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
476        1/1            ntf_tah  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
477        1/1            ntf_tdh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
478        1/1            ntf_twh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
479        1/1            ntf_twih = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
480                     
481        1/1            marked_a = 9'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
482                     
483        1/1            qo_reg         = 8'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
484        1/1            clk_dly        = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
485        1/1            write_flag_dly = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
486        1/1            read_flag_dly  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
487        1/1            cen_dly        = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
488        1/1            cen_fell       = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
489        1/1            cen_not_rst    = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
490                     
491        1/1            for(i=0; i&lt;512; i=i+1) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
492        1/1              mem[i] = 8'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
</pre>
<hr>
<a name="inst_tag_2267_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod22.html#inst_tag_2267" >caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM03.RAM</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">25</td>
<td class="rt">54.35 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">306</td>
<td class="rt">197</td>
<td class="rt">64.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">153</td>
<td class="rt">99</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">153</td>
<td class="rt">98</td>
<td class="rt">64.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">76</td>
<td class="rt">72</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">38</td>
<td class="rt">36</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">38</td>
<td class="rt">36</td>
<td class="rt">94.74 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Signals</td>
<td class="rt">37</td>
<td class="rt">18</td>
<td class="rt">48.65 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">230</td>
<td class="rt">125</td>
<td class="rt">54.35 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">63</td>
<td class="rt">54.78 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">62</td>
<td class="rt">53.91 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>CEN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td>INPUT</td>
</tr><tr>
<td>GWEN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>WEN[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>D[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>Q[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>VDD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>qo_reg[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_flag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>write_flag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>read_flag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_Tcyc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_Tckh</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_Tckl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_tcs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tas</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tds</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tws</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_twis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tch</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr>
<td>ntf_tah</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_tdh</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_twh</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_twih</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>no_st_viol</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>no_hd_viol</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>no_ck_viol</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>clk_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>write_flag_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>read_flag_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_fell</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_not_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>we[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cd2[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-gpio_all_o/simv/test">T10</span>,<span title = "RTL-gpio_all_o_user/simv/test">T33</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-gpio_all_o/simv/test">T10</span>,<span title = "RTL-gpio_all_o_user/simv/test">T33</span></td>
</tr><tr>
<td>cd4[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cd5[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cdx[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>marked_a[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mem_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_3[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>cen_flag_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_2267_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod22.html#inst_tag_2267" >caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM03.RAM</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">36</td>
<td class="rt">23</td>
<td class="rt">63.89 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">348</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">415</td>
<td class="rt">27</td>
<td class="rt">17</td>
<td class="rt">62.96 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107          if (!CEN & cen_dly) cen_fell = 1'b1;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111          if (!CEN & !cen_fell & !cen_not_rst) cen_not_rst = 1;
             <font color = "red">-1-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
348          if (write_flag) begin 	//write
             <font color = "green">-1-</font>  
349            if (no_st_viol) begin 	//write, no viol
               <font color = "red">-2-</font>  
350              mem[A] = cd5;
           <font color = "green">      ==></font>
351            end
352            else begin                 	//write, with viol
353              mem[A] = mem[A] ^ cdx;    //1^x = x
           <font color = "red">      ==></font>
354              qo_reg = qo_reg ^ cdx;
355            end
356          end //write
357          else if (read_flag) begin     //read
                  <font color = "green">-3-</font>  
358            if (no_st_viol) begin 	//read, no viol
               <font color = "red">-4-</font>  
359              qo_reg = mem[marked_a];
           <font color = "green">      ==></font>
360            end
361            else begin                  //read, with viol
362              qo_reg = 8'bx;
           <font color = "red">      ==></font>
363            end
364          end //read
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
415          if (cen_fell) begin
             <font color = "green">-1-</font>  
416            #Tdly;
417            if (ntf_tcs)  $display("---- ERROR: CEN setup violation! ----");
               <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
418            if (ntf_tas)  $display("---- ERROR: A setup violation! ----");
               <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
419            if (ntf_tds)  $display("---- ERROR: D setup violation! ----");
               <font color = "red">-4-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
420            if (ntf_tws)  $display("---- ERROR: GWEN setup violation! ----");
               <font color = "red">-5-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
421            if (ntf_twis) $display("---- ERROR: WEN setup violation! ----");
               <font color = "red">-6-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
422        
423            if (ntf_tch)  $display("---- ERROR: CEN hold violation! ----");
               <font color = "green">-7-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
424            if (ntf_tah)  $display("---- ERROR: A hold violation! ----");
               <font color = "green">-8-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
425            if (ntf_tdh)  $display("---- ERROR: D hold violation! ----");
               <font color = "red">-9-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
426            if (ntf_twh)  $display("---- ERROR: GWEN hold violation! ----");
               <font color = "green">-10-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
427            if (ntf_twih) $display("---- ERROR: WEN hold violation! ----");
               <font color = "red">-11-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
428        
429            if (ntf_Tcyc) $display("---- ERROR: CLK period violation! ----");
               <font color = "red">-12-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
430            if (ntf_Tckh) $display("---- ERROR: CLK pulse width high violation! ----");
               <font color = "red">-13-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
431            if (ntf_Tckl) $display("---- ERROR: CLK pulse width low violation! ----");
               <font color = "red">-14-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
432          end
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_2265'>
<a name="inst_tag_2265_Line"></a>
<b>Line Coverage for Instance : <a href="mod22.html#inst_tag_2265" >caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM01.RAM</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>98</td><td>83</td><td>84.69</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>111</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>115</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>129</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>334</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>335</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>336</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>338</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>345</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>348</td><td>9</td><td>6</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>367</td><td>0</td><td>0</td><td></td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>415</td><td>29</td><td>20</td><td>68.97</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>436</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>450</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>465</td><td>23</td><td>23</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
104                     
105        1/1          always @(CEN) cen_dly = #100 CEN;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
106                     always @(CEN or cen_dly) begin
107        2/2            if (!CEN &amp; cen_dly) cen_fell = 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                        MISSING_ELSE
108                     end
109                     
110                     always @(posedge CLK) begin
111        <font color = "red">1/2     ==>    if (!CEN &amp; !cen_fell &amp; !cen_not_rst) cen_not_rst = 1;</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
112                     end
113                     
114                     always @(posedge cen_not_rst) begin
115        <font color = "red">0/1     ==>    $display(&quot;-------- WARNING: CEN is not reset, memory is not operational ---------&quot;);</font>
116        <font color = "red">0/1     ==>    $display(&quot;-------- @Time %0t: scope = %m&quot;, $realtime, &quot; ---------&quot;);</font>
117                     end
118                     
119                     always @(posedge cen_fell) begin
120        1/1            $display(&quot;-------- MESSAGE: CEN is just reset, memory is operational ---------&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
121        1/1            $display(&quot;-------- @Time %0t: scope = %m&quot;, $realtime, &quot; ---------&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
122                     end
123                     
124                     assign cen_flag   =  cen_fell &amp; !CEN;
125                     assign write_flag =  cen_fell &amp; !CEN &amp; !GWEN &amp; !(&amp;WEN);
126                     assign read_flag  =  cen_fell &amp; !CEN &amp;  GWEN;
127                     
128                     reg cen_flag_dly;
129        1/1          always @(cen_flag) cen_flag_dly = #100 cen_flag;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
130                     
131                     specify
132                       `ifdef CORNER_min 
133                         specparam Tcyc = 6593 : 6593 : 6593 ;
134                         specparam Tckh = 2376 : 2376 : 2376 ;
135                         specparam Tckl = 2252 : 2252 : 2252 ;
136                         specparam tcs  = 660  : 660  : 660  ;
137                         specparam tas  = 1528 : 1528 : 1528 ;
138                         specparam tds  = 724  : 724  : 724  ;
139                         specparam tws  = 1012 : 1012 : 1012 ;
140                         specparam twis = 249  : 249  : 249  ;
141                         specparam tch  = 1852 : 1852 : 1852 ;
142                         specparam tah  = 819  : 819  : 819  ;
143                         specparam tdh  = 548  : 548  : 548  ;
144                         specparam twh  = 742  : 742  : 742  ;
145                         specparam twih = 560  : 560  : 560  ;
146                         specparam ta   = 8795 : 8795 : 8795 ;
147                       `elsif CORNER_max
148                         specparam Tcyc = 11900: 11900: 11900;
149                         specparam Tckh = 4300 : 4300 : 4300 ;
150                         specparam Tckl = 1500 : 1500 : 1500 ;
151                         specparam tcs  = 335  : 335  : 335  ;
152                         specparam tas  = 680  : 680  : 680  ;
153                         specparam tds  = 345  : 345  : 345  ;
154                         specparam tws  = 453  : 453  : 453  ;
155                         specparam twis = 204  : 204  : 204  ;
156                         specparam tch  = 765  : 765  : 765  ;
157                         specparam tah  = 403  : 403  : 403  ;
158                         specparam tdh  = 380  : 380  : 380  ;
159                         specparam twh  = 384  : 384  : 384  ;
160                         specparam twih = 0    : 0    : 0    ;
161                         specparam ta   = 3000 : 3000 : 3000 ;
162                       `else  
163                         specparam Tcyc = 6077 : 6077 : 6077;
164                         specparam Tckh = 2138 : 2138 : 2138;
165                         specparam Tckl = 2000 : 2000 : 2000;
166                         specparam tcs  = 430  : 430  : 430 ;
167                         specparam tas  = 950  : 950  : 950 ;
168                         specparam tds  = 458  : 458  : 458 ;
169                         specparam tws  = 627  : 627  : 627 ;
170                         specparam twis = 239  : 239  : 239 ;
171                         specparam tch  = 1109 : 1109 : 1109;
172                         specparam tah  = 536  : 536  : 536 ;
173                         specparam tdh  = 484  : 484  : 484 ;
174                         specparam twh  = 493  : 493  : 493 ;
175                         specparam twih = 0    : 0    : 0   ;
176                         specparam ta   = 5000 : 5000 : 5000;
177                       `endif
178                     
179                       specparam Tdly  = 100 : 100: 100;
180                     
181                     //---- CLK period/pulse timing
182                       $period (negedge CLK, Tcyc, ntf_Tcyc);
183                       $width  (posedge CLK, Tckh, 0, ntf_Tckh);
184                       $width  (negedge CLK, Tckl, 0, ntf_Tckl);
185                     
186                     //---- CEN setup/hold timing
187                       $setup (negedge CEN, posedge CLK &amp;&amp;&amp; cen_flag, tcs, ntf_tcs);
188                       $setup (posedge CEN, posedge CLK &amp;&amp;&amp; cen_flag, tcs, ntf_tcs);
189                     
190                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag_dly, posedge CEN, tch, ntf_tch);
191                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag,     negedge CEN, tch, ntf_tch);
192                     
193                     //---- GWEN setup/hold timing
194                       $setup (negedge GWEN,  posedge CLK &amp;&amp;&amp; cen_flag, tws, ntf_tws);
195                       $setup (posedge GWEN,  posedge CLK &amp;&amp;&amp; cen_flag, tws, ntf_tws);
196                     
197                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge GWEN, twh, ntf_twh);
198                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge GWEN, twh, ntf_twh);
199                     
200                     //---- WEN[7:0] setup/hold timing
201                       $setup (negedge WEN[0],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
202                       $setup (negedge WEN[1],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
203                       $setup (negedge WEN[2],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
204                       $setup (negedge WEN[3],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
205                       $setup (negedge WEN[4],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
206                       $setup (negedge WEN[5],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
207                       $setup (negedge WEN[6],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
208                       $setup (negedge WEN[7],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
209                     
210                       $setup (posedge WEN[0],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
211                       $setup (posedge WEN[1],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
212                       $setup (posedge WEN[2],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
213                       $setup (posedge WEN[3],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
214                       $setup (posedge WEN[4],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
215                       $setup (posedge WEN[5],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
216                       $setup (posedge WEN[6],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
217                       $setup (posedge WEN[7],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
218                     
219                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[0],  twih, ntf_twih);
220                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[1],  twih, ntf_twih);
221                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[2],  twih, ntf_twih);
222                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[3],  twih, ntf_twih);
223                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[4],  twih, ntf_twih);
224                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[5],  twih, ntf_twih);
225                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[6],  twih, ntf_twih);
226                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[7],  twih, ntf_twih);
227                     
228                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[0],  twih, ntf_twih);
229                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[1],  twih, ntf_twih);
230                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[2],  twih, ntf_twih);
231                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[3],  twih, ntf_twih);
232                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[4],  twih, ntf_twih);
233                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[5],  twih, ntf_twih);
234                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[6],  twih, ntf_twih);
235                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[7],  twih, ntf_twih);
236                     
237                     //---- A[8:0] setup/hold timing
238                       $setup (posedge A[0],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
239                       $setup (posedge A[1],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
240                       $setup (posedge A[2],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
241                       $setup (posedge A[3],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
242                       $setup (posedge A[4],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
243                       $setup (posedge A[5],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
244                       $setup (posedge A[6],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
245                       $setup (posedge A[7],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
246                       $setup (posedge A[8],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
247                     
248                       $setup (negedge A[0],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
249                       $setup (negedge A[1],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
250                       $setup (negedge A[2],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
251                       $setup (negedge A[3],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
252                       $setup (negedge A[4],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
253                       $setup (negedge A[5],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
254                       $setup (negedge A[6],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
255                       $setup (negedge A[7],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
256                       $setup (negedge A[8],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
257                     
258                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[0],  tah, ntf_tah);
259                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[1],  tah, ntf_tah);
260                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[2],  tah, ntf_tah);
261                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[3],  tah, ntf_tah);
262                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[4],  tah, ntf_tah);
263                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[5],  tah, ntf_tah);
264                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[6],  tah, ntf_tah);
265                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[7],  tah, ntf_tah);
266                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[8],  tah, ntf_tah);
267                     
268                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[0],  tah, ntf_tah);
269                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[1],  tah, ntf_tah);
270                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[2],  tah, ntf_tah);
271                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[3],  tah, ntf_tah);
272                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[4],  tah, ntf_tah);
273                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[5],  tah, ntf_tah);
274                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[6],  tah, ntf_tah);
275                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[7],  tah, ntf_tah);
276                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[8],  tah, ntf_tah);
277                     
278                     //---- D[7:0] setup/hold timing
279                       $setup (posedge D[0],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
280                       $setup (posedge D[1],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
281                       $setup (posedge D[2],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
282                       $setup (posedge D[3],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
283                       $setup (posedge D[4],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
284                       $setup (posedge D[5],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
285                       $setup (posedge D[6],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
286                       $setup (posedge D[7],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
287                     
288                       $setup (negedge D[0],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
289                       $setup (negedge D[1],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
290                       $setup (negedge D[2],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
291                       $setup (negedge D[3],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
292                       $setup (negedge D[4],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
293                       $setup (negedge D[5],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
294                       $setup (negedge D[6],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
295                       $setup (negedge D[7],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
296                     
297                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[0],  tdh, ntf_tdh);
298                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[1],  tdh, ntf_tdh);
299                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[2],  tdh, ntf_tdh);
300                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[3],  tdh, ntf_tdh);
301                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[4],  tdh, ntf_tdh);
302                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[5],  tdh, ntf_tdh);
303                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[6],  tdh, ntf_tdh);
304                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[7],  tdh, ntf_tdh);
305                     
306                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[0],  tdh, ntf_tdh);
307                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[1],  tdh, ntf_tdh);
308                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[2],  tdh, ntf_tdh);
309                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[3],  tdh, ntf_tdh);
310                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[4],  tdh, ntf_tdh);
311                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[5],  tdh, ntf_tdh);
312                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[6],  tdh, ntf_tdh);
313                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[7],  tdh, ntf_tdh);
314                     
315                     //---- Output delay
316                     // rise transition:     0-&gt;1, z-&gt;1, Ta
317                     // fall transition:     1-&gt;0, 1-&gt;z, Ta
318                     // turn-off transition: 0-&gt;z, 1-&gt;z, Tcqx
319                     //if (!CEN &amp; GWEN) (posedge CLK =&gt; (Q : 8'bx)) = (Ta, Ta, Tcqx);
320                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[0]  : 1'bx)) = (ta, ta);
321                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[1]  : 1'bx)) = (ta, ta);
322                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[2]  : 1'bx)) = (ta, ta);
323                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[3]  : 1'bx)) = (ta, ta);
324                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[4]  : 1'bx)) = (ta, ta);
325                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[5]  : 1'bx)) = (ta, ta);
326                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[6]  : 1'bx)) = (ta, ta);
327                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[7]  : 1'bx)) = (ta, ta);
328                     endspecify
329                     
330                     assign no_st_viol = ~(|{ntf_tcs, ntf_tas, ntf_tds, ntf_tws, ntf_twis});
331                     assign no_hd_viol = ~(|{ntf_tch, ntf_tah, ntf_tdh, ntf_twh, ntf_twih});
332                     assign no_ck_viol = ~(|{ntf_Tcyc, ntf_Tckh, ntf_Tckl});
333                     
334        1/1          always @(CLK) clk_dly        = #Tdly CLK;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
335        1/1          always @(CLK) write_flag_dly = #200 write_flag;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
336        1/1          always @(CLK) read_flag_dly  = #200 read_flag;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
337                     
338        1/1          always @(posedge CLK) marked_a = A;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
339                     
340                     assign we  = ~WEN;
341                     assign cd2 = mem[A] &amp; WEN;	//set write bits to 0, others unchanged
342                     assign cd4 = D &amp; we;		//set write bits to 0/1, others = 0
343                     assign cd5 = cd2 | cd4;		//memory content after write
344                     
345        1/1          always @(posedge CLK) cdx = {8{1'bx}} &amp; we;    //latch cdx
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
346                     
347                     always @(posedge clk_dly) begin
348        1/1            if (write_flag) begin 	//write
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
349        1/1              if (no_st_viol) begin 	//write, no viol
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
350        1/1                mem[A] = cd5;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
351                         end
352                         else begin                 	//write, with viol
353        <font color = "red">0/1     ==>        mem[A] = mem[A] ^ cdx;    //1^x = x</font>
354        <font color = "red">0/1     ==>        qo_reg = qo_reg ^ cdx;</font>
355                         end
356                       end //write
357        1/1            else if (read_flag) begin     //read
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
358        1/1              if (no_st_viol) begin 	//read, no viol
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
359        1/1                qo_reg = mem[marked_a];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
360                         end
361                         else begin                  //read, with viol
362        <font color = "red">0/1     ==>        qo_reg = 8'bx;</font>
363                         end
364                       end //read
                        MISSING_ELSE
365                     end
366                     
367                     always @(negedge clk_dly) begin         	//invalidate write/read when hold/clk viol
368                      `ifdef GL_SDF
369                       if (no_hd_viol == 0 | no_ck_viol == 0) begin
370                         if (write_flag_dly) begin
371                           if (ntf_twh) begin
372                             mem[marked_a] = mem[marked_a] ^ 8'bx; //GWEN can't be used to generate cdx
373                             qo_reg        = qo_reg ^ 8'bx;
374                           end
375                           else begin
376                             mem[marked_a] = mem[marked_a] ^ cdx;
377                             qo_reg        = qo_reg ^ cdx;
378                           end
379                         end
380                         else if (read_flag_dly) begin
381                           qo_reg = 8'bx;
382                         end
383                     
384                         #100;
385                         ntf_tch  = 0;
386                         ntf_tah  = 0;
387                         ntf_tdh  = 0;
388                         ntf_twh  = 0;
389                         ntf_twih = 0;
390                     
391                         ntf_Tcyc  = 0;
392                         ntf_Tckh  = 0;
393                         ntf_Tckl  = 0;
394                       end
395                       else begin
396                         #100;
397                         ntf_tch  = 0;
398                         ntf_tah  = 0;
399                         ntf_tdh  = 0;
400                         ntf_twh  = 0;
401                         ntf_twih = 0;
402                     
403                         ntf_Tcyc  = 0;
404                         ntf_Tckh  = 0;
405                         ntf_Tckl  = 0;
406                       end
407                       `endif 
408                     end
409                     
410                     always @(posedge ntf_tcs or posedge ntf_tas or posedge ntf_tds or
411                              posedge ntf_tws or posedge ntf_twis or
412                              posedge ntf_tch or posedge ntf_tah or posedge ntf_tdh or
413                              posedge ntf_twh or posedge ntf_twih or
414                              posedge ntf_Tcyc or posedge ntf_Tckh or posedge ntf_Tckl) begin
415        1/1            if (cen_fell) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
416        2/2              #Tdly;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
417        <font color = "red">1/2     ==>      if (ntf_tcs)  $display(&quot;---- ERROR: CEN setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
418        <font color = "red">1/2     ==>      if (ntf_tas)  $display(&quot;---- ERROR: A setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
419        <font color = "red">1/2     ==>      if (ntf_tds)  $display(&quot;---- ERROR: D setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
420        <font color = "red">1/2     ==>      if (ntf_tws)  $display(&quot;---- ERROR: GWEN setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
421        <font color = "red">1/2     ==>      if (ntf_twis) $display(&quot;---- ERROR: WEN setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
422                     
423        2/2              if (ntf_tch)  $display(&quot;---- ERROR: CEN hold violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-cpu_reset/simv/test">T19</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;
                        MISSING_ELSE
424        2/2              if (ntf_tah)  $display(&quot;---- ERROR: A hold violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                        MISSING_ELSE
425        <font color = "red">1/2     ==>      if (ntf_tdh)  $display(&quot;---- ERROR: D hold violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
426        2/2              if (ntf_twh)  $display(&quot;---- ERROR: GWEN hold violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                        MISSING_ELSE
427        <font color = "red">1/2     ==>      if (ntf_twih) $display(&quot;---- ERROR: WEN hold violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
428                     
429        <font color = "red">1/2     ==>      if (ntf_Tcyc) $display(&quot;---- ERROR: CLK period violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
430        <font color = "red">1/2     ==>      if (ntf_Tckh) $display(&quot;---- ERROR: CLK pulse width high violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
431        2/2              if (ntf_Tckl) $display(&quot;---- ERROR: CLK pulse width low violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                   <font color = "red">==>  MISSING_ELSE</font>
432                       end
                        MISSING_ELSE
433                     end
434                     
435                     always @(posedge cen_fell) begin	//reset fasle notifiers
436        1/1            ntf_tcs  = 0;				//after CEN reset (CEN from 1 to 0)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
437        1/1            ntf_tas  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
438        1/1            ntf_tds  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
439        1/1            ntf_tws  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
440        1/1            ntf_twis = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
441                     
442        1/1            ntf_tch  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
443        1/1            ntf_tah  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
444        1/1            ntf_tdh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
445        1/1            ntf_twh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
446        1/1            ntf_twih = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
447                     end
448                     
449                     always @(negedge clk_dly) begin	//reset setup/hold notifiers
450        2/2            #100;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
451        1/1            ntf_tcs  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
452        1/1            ntf_tas  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
453        1/1            ntf_tds  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
454        1/1            ntf_tws  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
455        1/1            ntf_twis = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
456                     
457        1/1            ntf_tch  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
458        1/1            ntf_tah  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
459        1/1            ntf_tdh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
460        1/1            ntf_twh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
461        1/1            ntf_twih = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
462                     end
463                     
464                     initial begin			//initialization
465        1/1            ntf_Tcyc  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
466        1/1            ntf_Tckh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
467        1/1            ntf_Tckl  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
468                     
469        1/1            ntf_tcs  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
470        1/1            ntf_tas  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
471        1/1            ntf_tds  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
472        1/1            ntf_tws  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
473        1/1            ntf_twis = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
474                     
475        1/1            ntf_tch  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
476        1/1            ntf_tah  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
477        1/1            ntf_tdh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
478        1/1            ntf_twh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
479        1/1            ntf_twih = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
480                     
481        1/1            marked_a = 9'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
482                     
483        1/1            qo_reg         = 8'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
484        1/1            clk_dly        = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
485        1/1            write_flag_dly = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
486        1/1            read_flag_dly  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
487        1/1            cen_dly        = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
488        1/1            cen_fell       = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
489        1/1            cen_not_rst    = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
490                     
491        1/1            for(i=0; i&lt;512; i=i+1) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
492        1/1              mem[i] = 8'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
</pre>
<hr>
<a name="inst_tag_2265_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod22.html#inst_tag_2265" >caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM01.RAM</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">25</td>
<td class="rt">54.35 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">306</td>
<td class="rt">204</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">153</td>
<td class="rt">104</td>
<td class="rt">67.97 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">153</td>
<td class="rt">100</td>
<td class="rt">65.36 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">76</td>
<td class="rt">72</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">38</td>
<td class="rt">36</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">38</td>
<td class="rt">36</td>
<td class="rt">94.74 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Signals</td>
<td class="rt">37</td>
<td class="rt">18</td>
<td class="rt">48.65 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">230</td>
<td class="rt">132</td>
<td class="rt">57.39 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">68</td>
<td class="rt">59.13 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">64</td>
<td class="rt">55.65 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>CEN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td>INPUT</td>
</tr><tr>
<td>GWEN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>WEN[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>D[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>Q[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>VDD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>qo_reg[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_flag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>write_flag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>read_flag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_Tcyc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_Tckh</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_Tckl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_tcs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tas</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tds</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tws</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_twis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tch</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr>
<td>ntf_tah</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_tdh</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_twh</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_twih</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>no_st_viol</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>no_hd_viol</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>no_ck_viol</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>clk_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>write_flag_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>read_flag_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_fell</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_not_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>we[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cd2[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cd4[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cd5[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cdx[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>marked_a[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mem_0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_0[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mem_sram_W/simv/test">T35</span>,<span title = "RTL-mem_sram_smoke/simv/test">T36</span></td>
</tr><tr>
<td>mem_0[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mem_sram_W/simv/test">T35</span>,<span title = "RTL-mem_sram_smoke/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mem_sram_W/simv/test">T35</span>,<span title = "RTL-mem_sram_smoke/simv/test">T36</span></td>
</tr><tr>
<td>mem_1[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mem_sram_smoke/simv/test">T36</span></td>
</tr><tr>
<td>mem_1[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_3[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>cen_flag_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_2265_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod22.html#inst_tag_2265" >caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM01.RAM</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">36</td>
<td class="rt">23</td>
<td class="rt">63.89 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">348</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">415</td>
<td class="rt">27</td>
<td class="rt">17</td>
<td class="rt">62.96 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107          if (!CEN & cen_dly) cen_fell = 1'b1;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111          if (!CEN & !cen_fell & !cen_not_rst) cen_not_rst = 1;
             <font color = "red">-1-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
348          if (write_flag) begin 	//write
             <font color = "green">-1-</font>  
349            if (no_st_viol) begin 	//write, no viol
               <font color = "red">-2-</font>  
350              mem[A] = cd5;
           <font color = "green">      ==></font>
351            end
352            else begin                 	//write, with viol
353              mem[A] = mem[A] ^ cdx;    //1^x = x
           <font color = "red">      ==></font>
354              qo_reg = qo_reg ^ cdx;
355            end
356          end //write
357          else if (read_flag) begin     //read
                  <font color = "green">-3-</font>  
358            if (no_st_viol) begin 	//read, no viol
               <font color = "red">-4-</font>  
359              qo_reg = mem[marked_a];
           <font color = "green">      ==></font>
360            end
361            else begin                  //read, with viol
362              qo_reg = 8'bx;
           <font color = "red">      ==></font>
363            end
364          end //read
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
415          if (cen_fell) begin
             <font color = "green">-1-</font>  
416            #Tdly;
417            if (ntf_tcs)  $display("---- ERROR: CEN setup violation! ----");
               <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
418            if (ntf_tas)  $display("---- ERROR: A setup violation! ----");
               <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
419            if (ntf_tds)  $display("---- ERROR: D setup violation! ----");
               <font color = "red">-4-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
420            if (ntf_tws)  $display("---- ERROR: GWEN setup violation! ----");
               <font color = "red">-5-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
421            if (ntf_twis) $display("---- ERROR: WEN setup violation! ----");
               <font color = "red">-6-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
422        
423            if (ntf_tch)  $display("---- ERROR: CEN hold violation! ----");
               <font color = "green">-7-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
424            if (ntf_tah)  $display("---- ERROR: A hold violation! ----");
               <font color = "green">-8-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
425            if (ntf_tdh)  $display("---- ERROR: D hold violation! ----");
               <font color = "red">-9-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
426            if (ntf_twh)  $display("---- ERROR: GWEN hold violation! ----");
               <font color = "green">-10-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
427            if (ntf_twih) $display("---- ERROR: WEN hold violation! ----");
               <font color = "red">-11-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
428        
429            if (ntf_Tcyc) $display("---- ERROR: CLK period violation! ----");
               <font color = "red">-12-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
430            if (ntf_Tckh) $display("---- ERROR: CLK pulse width high violation! ----");
               <font color = "red">-13-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
431            if (ntf_Tckl) $display("---- ERROR: CLK pulse width low violation! ----");
               <font color = "red">-14-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
432          end
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_2264'>
<a name="inst_tag_2264_Line"></a>
<b>Line Coverage for Instance : <a href="mod22.html#inst_tag_2264" >caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM00.RAM</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>98</td><td>83</td><td>84.69</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>111</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>115</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>129</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>334</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>335</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>336</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>338</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>345</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>348</td><td>9</td><td>6</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>367</td><td>0</td><td>0</td><td></td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>415</td><td>29</td><td>20</td><td>68.97</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>436</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>450</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>465</td><td>23</td><td>23</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
104                     
105        1/1          always @(CEN) cen_dly = #100 CEN;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
106                     always @(CEN or cen_dly) begin
107        2/2            if (!CEN &amp; cen_dly) cen_fell = 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                        MISSING_ELSE
108                     end
109                     
110                     always @(posedge CLK) begin
111        <font color = "red">1/2     ==>    if (!CEN &amp; !cen_fell &amp; !cen_not_rst) cen_not_rst = 1;</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
112                     end
113                     
114                     always @(posedge cen_not_rst) begin
115        <font color = "red">0/1     ==>    $display(&quot;-------- WARNING: CEN is not reset, memory is not operational ---------&quot;);</font>
116        <font color = "red">0/1     ==>    $display(&quot;-------- @Time %0t: scope = %m&quot;, $realtime, &quot; ---------&quot;);</font>
117                     end
118                     
119                     always @(posedge cen_fell) begin
120        1/1            $display(&quot;-------- MESSAGE: CEN is just reset, memory is operational ---------&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
121        1/1            $display(&quot;-------- @Time %0t: scope = %m&quot;, $realtime, &quot; ---------&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
122                     end
123                     
124                     assign cen_flag   =  cen_fell &amp; !CEN;
125                     assign write_flag =  cen_fell &amp; !CEN &amp; !GWEN &amp; !(&amp;WEN);
126                     assign read_flag  =  cen_fell &amp; !CEN &amp;  GWEN;
127                     
128                     reg cen_flag_dly;
129        1/1          always @(cen_flag) cen_flag_dly = #100 cen_flag;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
130                     
131                     specify
132                       `ifdef CORNER_min 
133                         specparam Tcyc = 6593 : 6593 : 6593 ;
134                         specparam Tckh = 2376 : 2376 : 2376 ;
135                         specparam Tckl = 2252 : 2252 : 2252 ;
136                         specparam tcs  = 660  : 660  : 660  ;
137                         specparam tas  = 1528 : 1528 : 1528 ;
138                         specparam tds  = 724  : 724  : 724  ;
139                         specparam tws  = 1012 : 1012 : 1012 ;
140                         specparam twis = 249  : 249  : 249  ;
141                         specparam tch  = 1852 : 1852 : 1852 ;
142                         specparam tah  = 819  : 819  : 819  ;
143                         specparam tdh  = 548  : 548  : 548  ;
144                         specparam twh  = 742  : 742  : 742  ;
145                         specparam twih = 560  : 560  : 560  ;
146                         specparam ta   = 8795 : 8795 : 8795 ;
147                       `elsif CORNER_max
148                         specparam Tcyc = 11900: 11900: 11900;
149                         specparam Tckh = 4300 : 4300 : 4300 ;
150                         specparam Tckl = 1500 : 1500 : 1500 ;
151                         specparam tcs  = 335  : 335  : 335  ;
152                         specparam tas  = 680  : 680  : 680  ;
153                         specparam tds  = 345  : 345  : 345  ;
154                         specparam tws  = 453  : 453  : 453  ;
155                         specparam twis = 204  : 204  : 204  ;
156                         specparam tch  = 765  : 765  : 765  ;
157                         specparam tah  = 403  : 403  : 403  ;
158                         specparam tdh  = 380  : 380  : 380  ;
159                         specparam twh  = 384  : 384  : 384  ;
160                         specparam twih = 0    : 0    : 0    ;
161                         specparam ta   = 3000 : 3000 : 3000 ;
162                       `else  
163                         specparam Tcyc = 6077 : 6077 : 6077;
164                         specparam Tckh = 2138 : 2138 : 2138;
165                         specparam Tckl = 2000 : 2000 : 2000;
166                         specparam tcs  = 430  : 430  : 430 ;
167                         specparam tas  = 950  : 950  : 950 ;
168                         specparam tds  = 458  : 458  : 458 ;
169                         specparam tws  = 627  : 627  : 627 ;
170                         specparam twis = 239  : 239  : 239 ;
171                         specparam tch  = 1109 : 1109 : 1109;
172                         specparam tah  = 536  : 536  : 536 ;
173                         specparam tdh  = 484  : 484  : 484 ;
174                         specparam twh  = 493  : 493  : 493 ;
175                         specparam twih = 0    : 0    : 0   ;
176                         specparam ta   = 5000 : 5000 : 5000;
177                       `endif
178                     
179                       specparam Tdly  = 100 : 100: 100;
180                     
181                     //---- CLK period/pulse timing
182                       $period (negedge CLK, Tcyc, ntf_Tcyc);
183                       $width  (posedge CLK, Tckh, 0, ntf_Tckh);
184                       $width  (negedge CLK, Tckl, 0, ntf_Tckl);
185                     
186                     //---- CEN setup/hold timing
187                       $setup (negedge CEN, posedge CLK &amp;&amp;&amp; cen_flag, tcs, ntf_tcs);
188                       $setup (posedge CEN, posedge CLK &amp;&amp;&amp; cen_flag, tcs, ntf_tcs);
189                     
190                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag_dly, posedge CEN, tch, ntf_tch);
191                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag,     negedge CEN, tch, ntf_tch);
192                     
193                     //---- GWEN setup/hold timing
194                       $setup (negedge GWEN,  posedge CLK &amp;&amp;&amp; cen_flag, tws, ntf_tws);
195                       $setup (posedge GWEN,  posedge CLK &amp;&amp;&amp; cen_flag, tws, ntf_tws);
196                     
197                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge GWEN, twh, ntf_twh);
198                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge GWEN, twh, ntf_twh);
199                     
200                     //---- WEN[7:0] setup/hold timing
201                       $setup (negedge WEN[0],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
202                       $setup (negedge WEN[1],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
203                       $setup (negedge WEN[2],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
204                       $setup (negedge WEN[3],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
205                       $setup (negedge WEN[4],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
206                       $setup (negedge WEN[5],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
207                       $setup (negedge WEN[6],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
208                       $setup (negedge WEN[7],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
209                     
210                       $setup (posedge WEN[0],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
211                       $setup (posedge WEN[1],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
212                       $setup (posedge WEN[2],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
213                       $setup (posedge WEN[3],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
214                       $setup (posedge WEN[4],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
215                       $setup (posedge WEN[5],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
216                       $setup (posedge WEN[6],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
217                       $setup (posedge WEN[7],  posedge CLK &amp;&amp;&amp; write_flag, twis, ntf_twis);
218                     
219                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[0],  twih, ntf_twih);
220                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[1],  twih, ntf_twih);
221                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[2],  twih, ntf_twih);
222                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[3],  twih, ntf_twih);
223                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[4],  twih, ntf_twih);
224                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[5],  twih, ntf_twih);
225                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[6],  twih, ntf_twih);
226                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge WEN[7],  twih, ntf_twih);
227                     
228                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[0],  twih, ntf_twih);
229                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[1],  twih, ntf_twih);
230                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[2],  twih, ntf_twih);
231                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[3],  twih, ntf_twih);
232                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[4],  twih, ntf_twih);
233                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[5],  twih, ntf_twih);
234                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[6],  twih, ntf_twih);
235                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge WEN[7],  twih, ntf_twih);
236                     
237                     //---- A[8:0] setup/hold timing
238                       $setup (posedge A[0],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
239                       $setup (posedge A[1],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
240                       $setup (posedge A[2],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
241                       $setup (posedge A[3],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
242                       $setup (posedge A[4],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
243                       $setup (posedge A[5],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
244                       $setup (posedge A[6],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
245                       $setup (posedge A[7],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
246                       $setup (posedge A[8],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
247                     
248                       $setup (negedge A[0],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
249                       $setup (negedge A[1],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
250                       $setup (negedge A[2],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
251                       $setup (negedge A[3],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
252                       $setup (negedge A[4],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
253                       $setup (negedge A[5],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
254                       $setup (negedge A[6],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
255                       $setup (negedge A[7],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
256                       $setup (negedge A[8],  posedge CLK &amp;&amp;&amp; cen_flag, tas, ntf_tas);
257                     
258                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[0],  tah, ntf_tah);
259                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[1],  tah, ntf_tah);
260                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[2],  tah, ntf_tah);
261                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[3],  tah, ntf_tah);
262                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[4],  tah, ntf_tah);
263                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[5],  tah, ntf_tah);
264                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[6],  tah, ntf_tah);
265                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[7],  tah, ntf_tah);
266                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, negedge A[8],  tah, ntf_tah);
267                     
268                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[0],  tah, ntf_tah);
269                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[1],  tah, ntf_tah);
270                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[2],  tah, ntf_tah);
271                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[3],  tah, ntf_tah);
272                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[4],  tah, ntf_tah);
273                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[5],  tah, ntf_tah);
274                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[6],  tah, ntf_tah);
275                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[7],  tah, ntf_tah);
276                       $hold  (posedge CLK &amp;&amp;&amp; cen_flag, posedge A[8],  tah, ntf_tah);
277                     
278                     //---- D[7:0] setup/hold timing
279                       $setup (posedge D[0],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
280                       $setup (posedge D[1],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
281                       $setup (posedge D[2],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
282                       $setup (posedge D[3],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
283                       $setup (posedge D[4],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
284                       $setup (posedge D[5],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
285                       $setup (posedge D[6],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
286                       $setup (posedge D[7],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
287                     
288                       $setup (negedge D[0],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
289                       $setup (negedge D[1],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
290                       $setup (negedge D[2],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
291                       $setup (negedge D[3],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
292                       $setup (negedge D[4],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
293                       $setup (negedge D[5],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
294                       $setup (negedge D[6],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
295                       $setup (negedge D[7],  posedge CLK &amp;&amp;&amp; write_flag, tds, ntf_tds);
296                     
297                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[0],  tdh, ntf_tdh);
298                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[1],  tdh, ntf_tdh);
299                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[2],  tdh, ntf_tdh);
300                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[3],  tdh, ntf_tdh);
301                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[4],  tdh, ntf_tdh);
302                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[5],  tdh, ntf_tdh);
303                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[6],  tdh, ntf_tdh);
304                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, negedge D[7],  tdh, ntf_tdh);
305                     
306                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[0],  tdh, ntf_tdh);
307                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[1],  tdh, ntf_tdh);
308                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[2],  tdh, ntf_tdh);
309                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[3],  tdh, ntf_tdh);
310                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[4],  tdh, ntf_tdh);
311                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[5],  tdh, ntf_tdh);
312                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[6],  tdh, ntf_tdh);
313                       $hold  (posedge CLK &amp;&amp;&amp; write_flag, posedge D[7],  tdh, ntf_tdh);
314                     
315                     //---- Output delay
316                     // rise transition:     0-&gt;1, z-&gt;1, Ta
317                     // fall transition:     1-&gt;0, 1-&gt;z, Ta
318                     // turn-off transition: 0-&gt;z, 1-&gt;z, Tcqx
319                     //if (!CEN &amp; GWEN) (posedge CLK =&gt; (Q : 8'bx)) = (Ta, Ta, Tcqx);
320                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[0]  : 1'bx)) = (ta, ta);
321                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[1]  : 1'bx)) = (ta, ta);
322                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[2]  : 1'bx)) = (ta, ta);
323                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[3]  : 1'bx)) = (ta, ta);
324                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[4]  : 1'bx)) = (ta, ta);
325                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[5]  : 1'bx)) = (ta, ta);
326                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[6]  : 1'bx)) = (ta, ta);
327                     if ((CEN == 1'b0) &amp;&amp; (GWEN == 1'b1)) (posedge CLK =&gt; (Q[7]  : 1'bx)) = (ta, ta);
328                     endspecify
329                     
330                     assign no_st_viol = ~(|{ntf_tcs, ntf_tas, ntf_tds, ntf_tws, ntf_twis});
331                     assign no_hd_viol = ~(|{ntf_tch, ntf_tah, ntf_tdh, ntf_twh, ntf_twih});
332                     assign no_ck_viol = ~(|{ntf_Tcyc, ntf_Tckh, ntf_Tckl});
333                     
334        1/1          always @(CLK) clk_dly        = #Tdly CLK;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
335        1/1          always @(CLK) write_flag_dly = #200 write_flag;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
336        1/1          always @(CLK) read_flag_dly  = #200 read_flag;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
337                     
338        1/1          always @(posedge CLK) marked_a = A;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
339                     
340                     assign we  = ~WEN;
341                     assign cd2 = mem[A] &amp; WEN;	//set write bits to 0, others unchanged
342                     assign cd4 = D &amp; we;		//set write bits to 0/1, others = 0
343                     assign cd5 = cd2 | cd4;		//memory content after write
344                     
345        1/1          always @(posedge CLK) cdx = {8{1'bx}} &amp; we;    //latch cdx
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
346                     
347                     always @(posedge clk_dly) begin
348        1/1            if (write_flag) begin 	//write
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
349        1/1              if (no_st_viol) begin 	//write, no viol
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
350        1/1                mem[A] = cd5;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
351                         end
352                         else begin                 	//write, with viol
353        <font color = "red">0/1     ==>        mem[A] = mem[A] ^ cdx;    //1^x = x</font>
354        <font color = "red">0/1     ==>        qo_reg = qo_reg ^ cdx;</font>
355                         end
356                       end //write
357        1/1            else if (read_flag) begin     //read
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
358        1/1              if (no_st_viol) begin 	//read, no viol
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
359        1/1                qo_reg = mem[marked_a];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
360                         end
361                         else begin                  //read, with viol
362        <font color = "red">0/1     ==>        qo_reg = 8'bx;</font>
363                         end
364                       end //read
                        MISSING_ELSE
365                     end
366                     
367                     always @(negedge clk_dly) begin         	//invalidate write/read when hold/clk viol
368                      `ifdef GL_SDF
369                       if (no_hd_viol == 0 | no_ck_viol == 0) begin
370                         if (write_flag_dly) begin
371                           if (ntf_twh) begin
372                             mem[marked_a] = mem[marked_a] ^ 8'bx; //GWEN can't be used to generate cdx
373                             qo_reg        = qo_reg ^ 8'bx;
374                           end
375                           else begin
376                             mem[marked_a] = mem[marked_a] ^ cdx;
377                             qo_reg        = qo_reg ^ cdx;
378                           end
379                         end
380                         else if (read_flag_dly) begin
381                           qo_reg = 8'bx;
382                         end
383                     
384                         #100;
385                         ntf_tch  = 0;
386                         ntf_tah  = 0;
387                         ntf_tdh  = 0;
388                         ntf_twh  = 0;
389                         ntf_twih = 0;
390                     
391                         ntf_Tcyc  = 0;
392                         ntf_Tckh  = 0;
393                         ntf_Tckl  = 0;
394                       end
395                       else begin
396                         #100;
397                         ntf_tch  = 0;
398                         ntf_tah  = 0;
399                         ntf_tdh  = 0;
400                         ntf_twh  = 0;
401                         ntf_twih = 0;
402                     
403                         ntf_Tcyc  = 0;
404                         ntf_Tckh  = 0;
405                         ntf_Tckl  = 0;
406                       end
407                       `endif 
408                     end
409                     
410                     always @(posedge ntf_tcs or posedge ntf_tas or posedge ntf_tds or
411                              posedge ntf_tws or posedge ntf_twis or
412                              posedge ntf_tch or posedge ntf_tah or posedge ntf_tdh or
413                              posedge ntf_twh or posedge ntf_twih or
414                              posedge ntf_Tcyc or posedge ntf_Tckh or posedge ntf_Tckl) begin
415        1/1            if (cen_fell) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
416        2/2              #Tdly;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
417        <font color = "red">1/2     ==>      if (ntf_tcs)  $display(&quot;---- ERROR: CEN setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
418        <font color = "red">1/2     ==>      if (ntf_tas)  $display(&quot;---- ERROR: A setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
419        <font color = "red">1/2     ==>      if (ntf_tds)  $display(&quot;---- ERROR: D setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
420        <font color = "red">1/2     ==>      if (ntf_tws)  $display(&quot;---- ERROR: GWEN setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
421        <font color = "red">1/2     ==>      if (ntf_twis) $display(&quot;---- ERROR: WEN setup violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
422                     
423        2/2              if (ntf_tch)  $display(&quot;---- ERROR: CEN hold violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-cpu_reset/simv/test">T19</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;
                        MISSING_ELSE
424        2/2              if (ntf_tah)  $display(&quot;---- ERROR: A hold violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                        MISSING_ELSE
425        <font color = "red">1/2     ==>      if (ntf_tdh)  $display(&quot;---- ERROR: D hold violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
426        2/2              if (ntf_twh)  $display(&quot;---- ERROR: GWEN hold violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                        MISSING_ELSE
427        <font color = "red">1/2     ==>      if (ntf_twih) $display(&quot;---- ERROR: WEN hold violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
428                     
429        <font color = "red">1/2     ==>      if (ntf_Tcyc) $display(&quot;---- ERROR: CLK period violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
430        <font color = "red">1/2     ==>      if (ntf_Tckh) $display(&quot;---- ERROR: CLK pulse width high violation! ----&quot;);</font>
<font color = "red">           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;</font>
                        MISSING_ELSE
431        2/2              if (ntf_Tckl) $display(&quot;---- ERROR: CLK pulse width low violation! ----&quot;);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
                   <font color = "red">==>  MISSING_ELSE</font>
432                       end
                        MISSING_ELSE
433                     end
434                     
435                     always @(posedge cen_fell) begin	//reset fasle notifiers
436        1/1            ntf_tcs  = 0;				//after CEN reset (CEN from 1 to 0)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
437        1/1            ntf_tas  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
438        1/1            ntf_tds  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
439        1/1            ntf_tws  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
440        1/1            ntf_twis = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
441                     
442        1/1            ntf_tch  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
443        1/1            ntf_tah  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
444        1/1            ntf_tdh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
445        1/1            ntf_twh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
446        1/1            ntf_twih = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
447                     end
448                     
449                     always @(negedge clk_dly) begin	//reset setup/hold notifiers
450        2/2            #100;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp; | <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
451        1/1            ntf_tcs  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
452        1/1            ntf_tas  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
453        1/1            ntf_tds  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
454        1/1            ntf_tws  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
455        1/1            ntf_twis = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
456                     
457        1/1            ntf_tch  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
458        1/1            ntf_tah  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
459        1/1            ntf_tdh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
460        1/1            ntf_twh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
461        1/1            ntf_twih = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
462                     end
463                     
464                     initial begin			//initialization
465        1/1            ntf_Tcyc  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
466        1/1            ntf_Tckh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
467        1/1            ntf_Tckl  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
468                     
469        1/1            ntf_tcs  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
470        1/1            ntf_tas  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
471        1/1            ntf_tds  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
472        1/1            ntf_tws  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
473        1/1            ntf_twis = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
474                     
475        1/1            ntf_tch  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
476        1/1            ntf_tah  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
477        1/1            ntf_tdh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
478        1/1            ntf_twh  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
479        1/1            ntf_twih = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
480                     
481        1/1            marked_a = 9'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
482                     
483        1/1            qo_reg         = 8'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
484        1/1            clk_dly        = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
485        1/1            write_flag_dly = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
486        1/1            read_flag_dly  = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
487        1/1            cen_dly        = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
488        1/1            cen_fell       = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
489        1/1            cen_not_rst    = 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
490                     
491        1/1            for(i=0; i&lt;512; i=i+1) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
492        1/1              mem[i] = 8'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
</pre>
<hr>
<a name="inst_tag_2264_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod22.html#inst_tag_2264" >caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM00.RAM</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">26</td>
<td class="rt">56.52 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">306</td>
<td class="rt">223</td>
<td class="rt">72.88 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">153</td>
<td class="rt">114</td>
<td class="rt">74.51 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">153</td>
<td class="rt">109</td>
<td class="rt">71.24 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">76</td>
<td class="rt">72</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">38</td>
<td class="rt">36</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">38</td>
<td class="rt">36</td>
<td class="rt">94.74 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">37</td>
<td class="rt">19</td>
<td class="rt">51.35 </td>
</tr><tr class="s6">
<td>Signal Bits</td>
<td class="rt">230</td>
<td class="rt">151</td>
<td class="rt">65.65 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">78</td>
<td class="rt">67.83 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">73</td>
<td class="rt">63.48 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>CEN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td>INPUT</td>
</tr><tr>
<td>GWEN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>WEN[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>D[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>Q[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>VDD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>qo_reg[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_flag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>write_flag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>read_flag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_Tcyc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_Tckh</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_Tckl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_tcs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tas</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tds</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tws</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_twis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_tch</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr>
<td>ntf_tah</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_tdh</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ntf_twh</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>ntf_twih</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>no_st_viol</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>no_hd_viol</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>no_ck_viol</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>clk_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>write_flag_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>read_flag_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_fell</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cen_not_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>we[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cd2[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cd4[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cd5[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>cdx[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>marked_a[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mem_0[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">*T1</span>,<span title = "RTL-IRQ_timer/simv/test">*T2</span>,<span title = "RTL-IRQ_uart/simv/test">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mem_0[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_0[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mem_sram_smoke/simv/test">T36</span></td>
</tr><tr>
<td>mem_0[6:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mem_sram_smoke/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mem_sram_smoke/simv/test">T36</span></td>
</tr><tr>
<td>mem_0[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_1[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mem_sram_W/simv/test">T35</span>,<span title = "RTL-mem_sram_smoke/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mem_sram_W/simv/test">T35</span>,<span title = "RTL-mem_sram_smoke/simv/test">T36</span>,<span title = "RTL-cpu_stress/simv/test">T34</span></td>
</tr><tr>
<td>mem_2[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_2[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_stress/simv/test">T34</span></td>
</tr><tr>
<td>mem_2[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_3[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_stress/simv/test">T34</span></td>
</tr><tr>
<td>mem_3[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mem_3[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_stress/simv/test">T34</span></td>
</tr><tr>
<td>mem_3[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>cen_flag_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<hr>
<a name="inst_tag_2264_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod22.html#inst_tag_2264" >caravel_top.uut.chip_core.soc.core.sram.ram512x32.RAM00.RAM</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">36</td>
<td class="rt">23</td>
<td class="rt">63.89 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">348</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">415</td>
<td class="rt">27</td>
<td class="rt">17</td>
<td class="rt">62.96 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107          if (!CEN & cen_dly) cen_fell = 1'b1;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111          if (!CEN & !cen_fell & !cen_not_rst) cen_not_rst = 1;
             <font color = "red">-1-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
348          if (write_flag) begin 	//write
             <font color = "green">-1-</font>  
349            if (no_st_viol) begin 	//write, no viol
               <font color = "red">-2-</font>  
350              mem[A] = cd5;
           <font color = "green">      ==></font>
351            end
352            else begin                 	//write, with viol
353              mem[A] = mem[A] ^ cdx;    //1^x = x
           <font color = "red">      ==></font>
354              qo_reg = qo_reg ^ cdx;
355            end
356          end //write
357          else if (read_flag) begin     //read
                  <font color = "green">-3-</font>  
358            if (no_st_viol) begin 	//read, no viol
               <font color = "red">-4-</font>  
359              qo_reg = mem[marked_a];
           <font color = "green">      ==></font>
360            end
361            else begin                  //read, with viol
362              qo_reg = 8'bx;
           <font color = "red">      ==></font>
363            end
364          end //read
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
415          if (cen_fell) begin
             <font color = "green">-1-</font>  
416            #Tdly;
417            if (ntf_tcs)  $display("---- ERROR: CEN setup violation! ----");
               <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
418            if (ntf_tas)  $display("---- ERROR: A setup violation! ----");
               <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
419            if (ntf_tds)  $display("---- ERROR: D setup violation! ----");
               <font color = "red">-4-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
420            if (ntf_tws)  $display("---- ERROR: GWEN setup violation! ----");
               <font color = "red">-5-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
421            if (ntf_twis) $display("---- ERROR: WEN setup violation! ----");
               <font color = "red">-6-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
422        
423            if (ntf_tch)  $display("---- ERROR: CEN hold violation! ----");
               <font color = "green">-7-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
424            if (ntf_tah)  $display("---- ERROR: A hold violation! ----");
               <font color = "green">-8-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
425            if (ntf_tdh)  $display("---- ERROR: D hold violation! ----");
               <font color = "red">-9-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
426            if (ntf_twh)  $display("---- ERROR: GWEN hold violation! ----");
               <font color = "green">-10-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
427            if (ntf_twih) $display("---- ERROR: WEN hold violation! ----");
               <font color = "red">-11-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
428        
429            if (ntf_Tcyc) $display("---- ERROR: CLK period violation! ----");
               <font color = "red">-12-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
430            if (ntf_Tckh) $display("---- ERROR: CLK pulse width high violation! ----");
               <font color = "red">-13-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
431            if (ntf_Tckl) $display("---- ERROR: CLK pulse width low violation! ----");
               <font color = "red">-14-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
432          end
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_2264">
    <li>
      <a href="#inst_tag_2264_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_2264_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_2264_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_2265">
    <li>
      <a href="#inst_tag_2265_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_2265_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_2265_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_2266">
    <li>
      <a href="#inst_tag_2266_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_2266_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_2266_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_2267">
    <li>
      <a href="#inst_tag_2267_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_2267_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_2267_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_gf180mcu_fd_ip_sram__sram512x8m8wm1">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
