0.7
2020.2
Oct 14 2022
05:07:14
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/AESL_axi_master_gmem.v,1709068699,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/AESL_axi_slave_control.v,1709068699,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/csv_file_dump.svh,1709068699,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/dataflow_monitor.sv,1709068699,systemVerilog,/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/nodf_module_interface.svh;/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/seq_loop_interface.svh;/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/upc_loop_interface.svh,,/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/dump_file_agent.svh;/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/csv_file_dump.svh;/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/sample_agent.svh;/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/loop_sample_agent.svh;/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/sample_manager.svh;/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/nodf_module_interface.svh;/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/nodf_module_monitor.svh;/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/seq_loop_interface.svh;/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/seq_loop_monitor.svh;/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/upc_loop_interface.svh;/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/dump_file_agent.svh,1709068699,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/fifo_para.vh,1709068699,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/ip/xil_defaultlib/syr2k_fmul_32ns_32ns_32_2_max_dsp_1_ip.v,1709068717,systemVerilog,,,,syr2k_fmul_32ns_32ns_32_2_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/ip/xil_defaultlib/syr2k_fptoui_32ns_32_2_no_dsp_1_ip.v,1709068719,systemVerilog,,,,syr2k_fptoui_32ns_32_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/loop_sample_agent.svh,1709068699,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/nodf_module_interface.svh,1709068699,verilog,,,,nodf_module_intf,,,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/nodf_module_monitor.svh,1709068699,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/sample_agent.svh,1709068699,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/sample_manager.svh,1709068699,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/seq_loop_interface.svh,1709068699,verilog,,,,seq_loop_intf,,,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/seq_loop_monitor.svh,1709068699,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/syr2k.autotb.v,1709068699,systemVerilog,,,/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/fifo_para.vh,apatb_syr2k_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/syr2k.v,1709068686,systemVerilog,,,,syr2k,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/syr2k_control_s_axi.v,1709068687,systemVerilog,,,,syr2k_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/syr2k_flow_control_loop_pipe_sequential_init.v,1709068687,systemVerilog,,,,syr2k_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v,1709068686,systemVerilog,,,,syr2k_fmul_32ns_32ns_32_2_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/syr2k_fptoui_32ns_32_2_no_dsp_1.v,1709068686,systemVerilog,,,,syr2k_fptoui_32ns_32_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/syr2k_gmem_m_axi.v,1709068686,systemVerilog,,,,syr2k_gmem_m_axi;syr2k_gmem_m_axi_fifo;syr2k_gmem_m_axi_load;syr2k_gmem_m_axi_mem;syr2k_gmem_m_axi_read;syr2k_gmem_m_axi_reg_slice;syr2k_gmem_m_axi_srl;syr2k_gmem_m_axi_store;syr2k_gmem_m_axi_throttle;syr2k_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/syr2k_mul_32ns_32s_48_1_1.v,1709068683,systemVerilog,,,,syr2k_mul_32ns_32s_48_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/syr2k_mul_32s_32ns_45_1_1.v,1709068683,systemVerilog,,,,syr2k_mul_32s_32ns_45_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/syr2k_syr2k_Pipeline_VITIS_LOOP_48_2.v,1709068683,systemVerilog,,,,syr2k_syr2k_Pipeline_VITIS_LOOP_48_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/syr2k_syr2k_Pipeline_VITIS_LOOP_48_21.v,1709068684,systemVerilog,,,,syr2k_syr2k_Pipeline_VITIS_LOOP_48_21,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/syr2k_syr2k_Pipeline_VITIS_LOOP_48_23.v,1709068684,systemVerilog,,,,syr2k_syr2k_Pipeline_VITIS_LOOP_48_23,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/syr2k_syr2k_Pipeline_VITIS_LOOP_48_25.v,1709068685,systemVerilog,,,,syr2k_syr2k_Pipeline_VITIS_LOOP_48_25,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.v,1709068683,systemVerilog,,,,syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42.v,1709068684,systemVerilog,,,,syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44.v,1709068685,systemVerilog,,,,syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46.v,1709068685,systemVerilog,,,,syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/upc_loop_interface.svh,1709068699,verilog,,,,upc_loop_intf,,,,,,,,
/home/bruno/Desktop/benchmarks/syr2k/proj_syr2k/solution1/sim/verilog/upc_loop_monitor.svh,1709068699,verilog,,,,,,,,,,,,
