#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Aug  4 12:55:39 2021
# Process ID: 9163
# Current directory: /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.runs/video_crop_bd_v_demosaic_0_0_synth_1
# Command line: vivado -log video_crop_bd_v_demosaic_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source video_crop_bd_v_demosaic_0_0.tcl
# Log file: /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.runs/video_crop_bd_v_demosaic_0_0_synth_1/video_crop_bd_v_demosaic_0_0.vds
# Journal file: /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.runs/video_crop_bd_v_demosaic_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source video_crop_bd_v_demosaic_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/src/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'andreas' on host 'Vostro-5880' (Linux_x86_64 version 5.4.0-80-generic) on Wed Aug 04 12:55:48 CST 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.4 LTS
INFO: [HLS 200-10] In directory '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.runs/video_crop_bd_v_demosaic_0_0_synth_1'
INFO: [HLS 200-10] Creating and opening project '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.runs/video_crop_bd_v_demosaic_0_0_synth_1/video_crop_bd_v_demosaic_0_0'.
INFO: [HLS 200-10] Adding design file '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic_config.h' to the project
INFO: [HLS 200-10] Adding design file '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.runs/video_crop_bd_v_demosaic_0_0_synth_1/video_crop_bd_v_demosaic_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 20ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 441.887 ; gain = 0.277 ; free physical = 1220 ; free virtual = 18705
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 441.887 ; gain = 0.277 ; free physical = 1222 ; free virtual = 18706
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, ap_uint<8> >.1' into 'hls::AXIGetBitFields<8, ap_uint<8> >' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, ap_uint<8> >' into 'AXIvideo2MultiBayer' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:165).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<5, 3841, ap_uint<8>, 0>::getval' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:332).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<5, 3841, ap_uint<8>, 0>::insert_top_row' into 'hls::LineBuffer<5, 3841, ap_uint<8>, 0>::insert_bottom' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<5, 3841, ap_uint<8>, 0>::insert_bottom' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:353).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::insert_pixel' into 'hls::Window<5, 5, ap_uint<8> >::insert' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:573).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::insert' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:419).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::insert' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:392).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::insert' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:382).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::getval' into 'hls::Window<5, 5, ap_uint<8> >::operator()' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::getval' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:438).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:502).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:499).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:479).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:479).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:479).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:479).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:478).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:478).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:478).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:478).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:456).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:456).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:456).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:455).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:455).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:455).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:454).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:454).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:454).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:453).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:453).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:453).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:452).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:452).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:452).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:451).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:451).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:451).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:450).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:450).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:450).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:449).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:449).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:449).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:448).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:448).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:448).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:447).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:447).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:447).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:446).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:446).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:446).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:445).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:445).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:445).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3841, ap_uint<24>, 0>::getval' into 'DebayerRandBatG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:888).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3841, ap_uint<24>, 0>::getval' into 'DebayerRatBorBatR' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:644).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3841, ap_uint<24>, 0>::insert_top_row' into 'hls::LineBuffer<3, 3841, ap_uint<24>, 0>::insert_bottom' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3841, ap_uint<24>, 0>::insert_bottom' into 'DebayerRandBatG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:914).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3841, ap_uint<24>, 0>::insert_bottom' into 'DebayerRatBorBatR' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:671).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::insert_pixel' into 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::insert' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:573).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::insert' into 'DebayerRandBatG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:989).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::insert' into 'DebayerRandBatG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:957).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::insert' into 'DebayerRandBatG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:945).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::insert' into 'DebayerRatBorBatR' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:746).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::insert' into 'DebayerRatBorBatR' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:714).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::insert' into 'DebayerRatBorBatR' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:702).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::getval' into 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRandBatG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:1009).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRandBatG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:1008).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRandBatG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:1007).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRandBatG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:1006).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRandBatG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:1005).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRandBatG' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:997).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRatBorBatR' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:771).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRatBorBatR' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:770).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRatBorBatR' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:769).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRatBorBatR' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:768).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRatBorBatR' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:767).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRatBorBatR' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:754).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 633.609 ; gain = 192.000 ; free physical = 2100 ; free virtual = 19589
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:236: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 761.609 ; gain = 320.000 ; free physical = 1964 ; free virtual = 19456
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'ZipperRemoval' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:213) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' in function 'DebayerRatBorBatR' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' in function 'DebayerRandBatG' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' in function 'DebayerG' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:150) in function 'AXIvideo2MultiBayer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'ZipperRemoval' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' in function 'ZipperRemoval' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' in function 'ZipperRemoval' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' in function 'ZipperRemoval' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:231) in function 'MultiPixStream2AXIvideo' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:233) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' in function 'DebayerRatBorBatR' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' in function 'DebayerRatBorBatR' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' in function 'DebayerRatBorBatR' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' in function 'DebayerRatBorBatR' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.1' in function 'DebayerRatBorBatR' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.1.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.2' in function 'DebayerRatBorBatR' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.2.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.8' in function 'DebayerRatBorBatR' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.8.1' in function 'DebayerRatBorBatR' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.8.1.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.9' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.9.1' in function 'DebayerRatBorBatR' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.9.1.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.10' in function 'DebayerRatBorBatR' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' in function 'DebayerRandBatG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' in function 'DebayerRandBatG' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' in function 'DebayerRandBatG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' in function 'DebayerRandBatG' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.1' in function 'DebayerRandBatG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.1.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.2' in function 'DebayerRandBatG' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.2.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.8' in function 'DebayerRandBatG' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.8.1' in function 'DebayerRandBatG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.8.1.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.9' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.9.1' in function 'DebayerRandBatG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.9.1.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.10' in function 'DebayerRandBatG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' in function 'DebayerG' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2.1' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.4' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.5' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.6' in function 'DebayerG' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.6.1' in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.7' in function 'DebayerG' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.7.1' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.7.2' in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.8' in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.8.1' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.9' in function 'DebayerG' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.9.1' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.10' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.10.1' in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.10.2' in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.10.3' in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:163) in function 'AXIvideo2MultiBayer' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'var.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'SD.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'mean.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'ave.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'w' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.val.V.assign' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.val.V.assign.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.val.V.assign.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'en_rgd.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.val.V.assign' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.val.V.assign.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.val.V.assign.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'imgBayer.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'imgRgb.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'imgUnzip.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'imgG.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'imgRB.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:198) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:125) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'Debayer' , detected/extracted 3 process function(s): 
	 'DebayerG'
	 'DebayerRatBorBatR'
	 'DebayerRandBatG'.
INFO: [XFORM 203-712] Applying dataflow to function 'v_demosaic' , detected/extracted 4 process function(s): 
	 'AXIvideo2MultiBayer287'
	 'Debayer'
	 'ZipperRemoval'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'ZipperRemoval'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DebayerRatBorBatR'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DebayerRandBatG'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DebayerG'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 761.609 ; gain = 320.000 ; free physical = 2203 ; free virtual = 19700
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:180:60)
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiBayer287' to 'AXIvideo2MultiBayer2' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/src/v_demosaic.cpp:128:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val[2].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val[3].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val[2].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val[3].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val[0].V.i'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 761.609 ; gain = 320.000 ; free physical = 2068 ; free virtual = 19564
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_demosaic' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.36 seconds; current allocated memory: 295.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiBayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 296.430 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 297.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 299.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.89 seconds; current allocated memory: 301.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerRatBorBatR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.91 seconds; current allocated memory: 302.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 304.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerRandBatG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 305.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 306.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Debayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 307.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 307.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ZipperRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 308.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 308.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 308.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 309.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_demosaic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 309.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 310.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 310.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiBayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiBayer2'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 311.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_demosaic_mac_muladd_10ns_12s_22s_23_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_demosaic_mul_mul_10ns_12s_22_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_demosaic_mul_mul_8ns_18ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_demosaic_mul_mul_9ns_18ns_27_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_demosaic_mux_53_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerG'.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 316.579 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerRatBorBatR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_demosaic_mux_32_8_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerRatBorBatR'.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 314.265 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerRandBatG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_demosaic_mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerRandBatG'.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 316.300 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Debayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Debayer'.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 316.987 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ZipperRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ZipperRemoval'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 317.835 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 318.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_demosaic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/HwReg_width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/HwReg_height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/HwReg_bayer_phase' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_demosaic' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HwReg_width', 'HwReg_height', 'HwReg_bayer_phase' and 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_demosaic'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 320.237 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_demosaic_0_0_DebayerG_DIV2_TABLE_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'video_crop_bd_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgG_V_val_0_V_U(video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgG_V_val_1_V_U(video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgG_V_val_2_V_U(video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_bayer_phase_c_s_U(video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgRB_V_val_0_V_U(video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgRB_V_val_1_V_U(video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgRB_V_val_2_V_U(video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_bayer_phase_c1_U(video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgBayer_V_val_0_V_U(video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_bayer_phase_c_U(video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgRgb_V_val_0_V_U(video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgRgb_V_val_1_V_U(video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgRgb_V_val_2_V_U(video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgUnzip_V_val_0_V_U(video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgUnzip_V_val_1_V_U(video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgUnzip_V_val_2_V_U(video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Debayer_U0_U(video_crop_bd_v_demosaic_0_0_start_for_Debayer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ZipperRemoval_U0_U(video_crop_bd_v_demosaic_0_0_start_for_ZipperRemoval_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvi_U0_U(video_crop_bd_v_demosaic_0_0_start_for_MultiPixStream2AXIvi_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 826.609 ; gain = 385.000 ; free physical = 2812 ; free virtual = 20343
INFO: [SYSC 207-301] Generating SystemC RTL for v_demosaic with prefix video_crop_bd_v_demosaic_0_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_demosaic with prefix video_crop_bd_v_demosaic_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_demosaic with prefix video_crop_bd_v_demosaic_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Aug  4 12:56:47 2021...
INFO: [HLS 200-112] Total elapsed time: 59.08 seconds; peak allocated memory: 320.237 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Aug  4 12:56:47 2021...
compile_c: Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1386.781 ; gain = 0.000 ; free physical = 3160 ; free virtual = 20662
Command: synth_design -top video_crop_bd_v_demosaic_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10079 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1478.781 ; gain = 91.723 ; free physical = 3032 ; free virtual = 20534
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/synth/video_crop_bd_v_demosaic_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi.v:213]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi' (1#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_AXIvideo2MultiBayer2' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_AXIvideo2MultiBayer2.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_AXIvideo2MultiBayer2.v:89]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_reg_unsigned_short_s' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_reg_unsigned_short_s.v:38]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_reg_unsigned_short_s' (2#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_AXIvideo2MultiBayer2' (3#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_AXIvideo2MultiBayer2.v:10]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE.v:115]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE.v:30]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE.v:31]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE.v:42]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE.v:43]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE_rom' (4#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE' (5#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE.v:115]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_DebayerG_DIV2_TABLE' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_DIV2_TABLE.v:53]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_DebayerG_DIV2_TABLE_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_DIV2_TABLE.v:9]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_demosaic_0_0_DebayerG_DIV2_TABLE_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_DIV2_TABLE.v:26]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_DebayerG_DIV2_TABLE_rom' (6#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_DIV2_TABLE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_DebayerG_DIV2_TABLE' (7#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_DIV2_TABLE.v:53]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V.v:53]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V_ram' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V_ram' (8#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V' (9#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V.v:53]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mux_53_8_1_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mux_53_8_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mux_53_8_1_1' (10#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mux_53_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_9ns_18ns_27_1_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_9ns_18ns_27_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_9ns_18ns_27_1_1_DSP48_0' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_9ns_18ns_27_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_9ns_18ns_27_1_1_DSP48_0' (11#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_9ns_18ns_27_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_9ns_18ns_27_1_1' (12#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_9ns_18ns_27_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mac_muladd_10ns_12s_22s_23_1_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mac_muladd_10ns_12s_22s_23_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mac_muladd_10ns_12s_22s_23_1_1_DSP48_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mac_muladd_10ns_12s_22s_23_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mac_muladd_10ns_12s_22s_23_1_1_DSP48_1' (13#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mac_muladd_10ns_12s_22s_23_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mac_muladd_10ns_12s_22s_23_1_1' (14#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mac_muladd_10ns_12s_22s_23_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_8ns_18ns_26_1_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_8ns_18ns_26_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_8ns_18ns_26_1_1_DSP48_2' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_8ns_18ns_26_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_8ns_18ns_26_1_1_DSP48_2' (15#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_8ns_18ns_26_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_8ns_18ns_26_1_1' (16#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_8ns_18ns_26_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_10ns_12s_22_1_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_10ns_12s_22_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_10ns_12s_22_1_1_DSP48_3' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_10ns_12s_22_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_10ns_12s_22_1_1_DSP48_3' (17#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_10ns_12s_22_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_10ns_12s_22_1_1' (18#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mul_mul_10ns_12s_22_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V.v:53]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram' (20#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V' (21#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V.v:53]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mux_32_8_1_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mux_32_8_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_v_demosaic_mux_32_8_1_1' (22#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_v_demosaic_mux_32_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A_shiftReg' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A_shiftReg' (25#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A' (26#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A_shiftReg' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A_shiftReg' (27#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A' (28#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_MultiPixStream2AXIvi' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_MultiPixStream2AXIvi.v:78]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_dest_V_1_sel_rd_reg was removed.  [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_MultiPixStream2AXIvi.v:322]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_id_V_1_sel_rd_reg was removed.  [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_MultiPixStream2AXIvi.v:348]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_keep_V_1_sel_rd_reg was removed.  [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_MultiPixStream2AXIvi.v:374]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_strb_V_1_sel_rd_reg was removed.  [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_MultiPixStream2AXIvi.v:436]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_MultiPixStream2AXIvi' (31#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A_x' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A_x.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A_x_shiftReg' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A_x_shiftReg' (32#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A_x' (33#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_fifo_w8_d2_A_x.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A_x' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A_x.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A_x_shiftReg' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A_x_shiftReg' (34#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A_x' (35#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_fifo_w16_d2_A_x.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_start_for_Debayer_U0' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_start_for_Debayer_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_start_for_Debayer_U0_shiftReg' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_start_for_Debayer_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_start_for_Debayer_U0_shiftReg' (36#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_start_for_Debayer_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_start_for_Debayer_U0' (37#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_start_for_Debayer_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_start_for_ZipperRemoval_U0' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_start_for_ZipperRemoval_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_start_for_ZipperRemoval_U0_shiftReg' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_start_for_ZipperRemoval_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_start_for_ZipperRemoval_U0_shiftReg' (38#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_start_for_ZipperRemoval_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_start_for_ZipperRemoval_U0' (39#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_start_for_ZipperRemoval_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_start_for_MultiPixStream2AXIvi_U0' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_start_for_MultiPixStream2AXIvi_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_demosaic_0_0_start_for_MultiPixStream2AXIvi_U0_shiftReg' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_start_for_MultiPixStream2AXIvi_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_start_for_MultiPixStream2AXIvi_U0_shiftReg' (40#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_start_for_MultiPixStream2AXIvi_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0_start_for_MultiPixStream2AXIvi_U0' (41#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/hdl/verilog/video_crop_bd_v_demosaic_0_0_start_for_MultiPixStream2AXIvi_U0.v:45]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_demosaic_0_0' (43#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/synth/video_crop_bd_v_demosaic_0_0.v:57]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_MultiPixStream2AXIvi has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_MultiPixStream2AXIvi has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_MultiPixStream2AXIvi has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_MultiPixStream2AXIvi has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_MultiPixStream2AXIvi has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_MultiPixStream2AXIvi has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_MultiPixStream2AXIvi has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_MultiPixStream2AXIvi has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_ZipperRemoval has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_ZipperRemoval has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_ZipperRemoval has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_ZipperRemoval has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_ZipperRemoval has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_ZipperRemoval has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_ZipperRemoval has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_ZipperRemoval has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V has unconnected port reset
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRandBatG has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRandBatG has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRandBatG has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRandBatG has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRandBatG has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRandBatG has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRandBatG has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRandBatG has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V has unconnected port reset
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG_DIV2_TABLE has unconnected port reset
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE has unconnected port reset
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_Debayer has unconnected port HwReg_height_ap_vld
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_Debayer has unconnected port HwReg_width_ap_vld
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_AXIvideo2MultiBayer2 has unconnected port s_axis_video_TKEEP[0]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_AXIvideo2MultiBayer2 has unconnected port s_axis_video_TSTRB[0]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_AXIvideo2MultiBayer2 has unconnected port s_axis_video_TID[0]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_AXIvideo2MultiBayer2 has unconnected port s_axis_video_TDEST[0]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_AXIvideo2MultiBayer2 has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_AXIvideo2MultiBayer2 has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_AXIvideo2MultiBayer2 has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_AXIvideo2MultiBayer2 has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_AXIvideo2MultiBayer2 has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_AXIvideo2MultiBayer2 has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_AXIvideo2MultiBayer2 has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_AXIvideo2MultiBayer2 has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi has unconnected port WDATA[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1555.531 ; gain = 168.473 ; free physical = 2930 ; free virtual = 20431
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1555.531 ; gain = 168.473 ; free physical = 2909 ; free virtual = 20410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1555.531 ; gain = 168.473 ; free physical = 2909 ; free virtual = 20410
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/video_crop_bd_v_demosaic_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/video_crop_bd_v_demosaic_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.runs/video_crop_bd_v_demosaic_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.runs/video_crop_bd_v_demosaic_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/video_crop_bd_v_demosaic_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_demosaic_0_0/video_crop_bd_v_demosaic_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1939.625 ; gain = 0.000 ; free physical = 2488 ; free virtual = 19988
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1940.625 ; gain = 0.000 ; free physical = 2486 ; free virtual = 19987
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1940.625 ; gain = 1.000 ; free physical = 2486 ; free virtual = 19986
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1940.625 ; gain = 553.566 ; free physical = 3368 ; free virtual = 20851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1940.625 ; gain = 553.566 ; free physical = 3367 ; free virtual = 20850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.runs/video_crop_bd_v_demosaic_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1940.625 ; gain = 553.566 ; free physical = 3369 ; free virtual = 20852
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_105_i_i_i_fu_910_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "icmp_fu_1999_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp8_fu_2056_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_22_i_i_fu_921_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_57_i_i_fu_643_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_1_i_i_fu_342_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'video_crop_bd_v_demosaic_0_0_v_demosaic_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1940.625 ; gain = 553.566 ; free physical = 3268 ; free virtual = 20757
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "tmp_105_i_i_i_fu_910_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_22_i_i_fu_921_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_57_i_i_fu_643_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ZipperRemoval_U0/tmp_1_i_i_fu_342_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRandBatG has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRandBatG has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRandBatG has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRandBatG has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRandBatG has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRandBatG has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRandBatG has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRandBatG has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_DebayerG has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_Debayer has unconnected port HwReg_height_ap_vld
WARNING: [Synth 8-3331] design video_crop_bd_v_demosaic_0_0_Debayer has unconnected port HwReg_width_ap_vld
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerG_U0/y_phase_i_reg_3864_reg[0]' (FDE) to 'inst/Debayer_U0/DebayerG_U0/y_phase_reg_3869_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerG_U0/y_phase_i_reg_3864_reg[1]' (FDE) to 'inst/Debayer_U0/DebayerG_U0/y_phase_reg_3869_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerG_U0/y_phase_i_reg_3864_reg[2]' (FDE) to 'inst/Debayer_U0/DebayerG_U0/y_phase_reg_3869_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerG_U0/y_phase_i_reg_3864_reg[3]' (FDE) to 'inst/Debayer_U0/DebayerG_U0/y_phase_reg_3869_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerG_U0/y_phase_i_reg_3864_reg[4]' (FDE) to 'inst/Debayer_U0/DebayerG_U0/y_phase_reg_3869_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerG_U0/y_phase_i_reg_3864_reg[5]' (FDE) to 'inst/Debayer_U0/DebayerG_U0/y_phase_reg_3869_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerG_U0/y_phase_i_reg_3864_reg[6]' (FDE) to 'inst/Debayer_U0/DebayerG_U0/y_phase_reg_3869_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerG_U0/y_phase_i_reg_3864_reg[7]' (FDE) to 'inst/Debayer_U0/DebayerG_U0/y_phase_reg_3869_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerG_U0/y_phase_i_reg_3864_reg[8]' (FDE) to 'inst/Debayer_U0/DebayerG_U0/y_phase_reg_3869_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerG_U0/y_phase_i_reg_3864_reg[9]' (FDE) to 'inst/Debayer_U0/DebayerG_U0/y_phase_reg_3869_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerG_U0/y_phase_i_reg_3864_reg[10]' (FDE) to 'inst/Debayer_U0/DebayerG_U0/y_phase_reg_3869_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerG_U0/y_phase_i_reg_3864_reg[11]' (FDE) to 'inst/Debayer_U0/DebayerG_U0/y_phase_reg_3869_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerG_U0/y_phase_i_reg_3864_reg[12]' (FDE) to 'inst/Debayer_U0/DebayerG_U0/y_phase_reg_3869_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerG_U0/y_phase_i_reg_3864_reg[13]' (FDE) to 'inst/Debayer_U0/DebayerG_U0/y_phase_reg_3869_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerG_U0/y_phase_i_reg_3864_reg[14]' (FDE) to 'inst/Debayer_U0/DebayerG_U0/y_phase_reg_3869_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_i_reg_2254_reg[0]' (FDE) to 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_reg_2259_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_i_reg_2254_reg[1]' (FDE) to 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_reg_2259_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_i_reg_2254_reg[2]' (FDE) to 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_reg_2259_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_i_reg_2254_reg[3]' (FDE) to 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_reg_2259_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_i_reg_2254_reg[4]' (FDE) to 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_reg_2259_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_i_reg_2254_reg[5]' (FDE) to 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_reg_2259_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_i_reg_2254_reg[6]' (FDE) to 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_reg_2259_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_i_reg_2254_reg[7]' (FDE) to 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_reg_2259_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_i_reg_2254_reg[8]' (FDE) to 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_reg_2259_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_i_reg_2254_reg[9]' (FDE) to 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_reg_2259_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_i_reg_2254_reg[10]' (FDE) to 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_reg_2259_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_i_reg_2254_reg[11]' (FDE) to 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_reg_2259_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_i_reg_2254_reg[12]' (FDE) to 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_reg_2259_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_i_reg_2254_reg[13]' (FDE) to 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_reg_2259_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_i_reg_2254_reg[14]' (FDE) to 'inst/Debayer_U0/DebayerRatBorBatR_U0/y_phase_reg_2259_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Debayer_U0/DebayerG_U0/\y_phase_reg_3869_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Debayer_U0/DebayerRandBatG_U0/\tmp_53_cast_i_i_reg_2077_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Debayer_U0/DebayerRatBorBatR_U0/\y_phase_reg_2259_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ZipperRemoval_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2MultiBayer2_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Debayer_U0/DebayerRatBorBatR_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Debayer_U0/DebayerG_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Debayer_U0/DebayerRandBatG_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/ZipperRemoval_U0/luma_1_V_fu_168_reg[5]' (FD) to 'inst/ZipperRemoval_U0/luma_1_V_fu_168_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/ZipperRemoval_U0/luma_1_V_fu_168_reg[6]' (FD) to 'inst/ZipperRemoval_U0/luma_1_V_fu_168_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ZipperRemoval_U0/luma_1_V_fu_168_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\MultiPixStream2AXIvi_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[16]' (FDE) to 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[17]' (FDE) to 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[18]' (FDE) to 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[19]' (FDE) to 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[20]' (FDE) to 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[21]' (FDE) to 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[22]' (FDE) to 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[23]' (FDE) to 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[24]' (FDE) to 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[25]' (FDE) to 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[26]' (FDE) to 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[27]' (FDE) to 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[28]' (FDE) to 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[29]' (FDE) to 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[30]' (FDE) to 'inst/v_demosaic_CTRL_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_demosaic_CTRL_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (v_demosaic_CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module video_crop_bd_v_demosaic_0_0_v_demosaic.
WARNING: [Synth 8-3332] Sequential element (v_demosaic_CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module video_crop_bd_v_demosaic_0_0_v_demosaic.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1940.625 ; gain = 553.566 ; free physical = 3033 ; free virtual = 20550
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerG_U0/i_0/DIV1_TABLE_U/video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE_rom_U/q0_t0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerG_U0/i_1/DIV1_TABLE_U/video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE_rom_U/q1_t0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerG_U0/i_2/DIV1_TABLE_U/video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE_rom_U/q2_t0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerG_U0/i_4/DIV1_TABLE_U/video_crop_bd_v_demosaic_0_0_DebayerG_DIV1_TABLE_rom_U/q3_t0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerG_U0/i_5/linebuf_yuv_val_0_V_U/video_crop_bd_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerG_U0/i_6/linebuf_yuv_val_1_V_U/video_crop_bd_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerG_U0/i_7/linebuf_yuv_val_2_V_U/video_crop_bd_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerG_U0/i_71/DIV2_TABLE_U/video_crop_bd_v_demosaic_0_0_DebayerG_DIV2_TABLE_rom_U/q0_t0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerG_U0/i_71/DIV2_TABLE_U/video_crop_bd_v_demosaic_0_0_DebayerG_DIV2_TABLE_rom_U/q0_t0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/i_0/lineBuffer_val_0_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/i_0/lineBuffer_val_0_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/i_0/lineBuffer_val_0_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/i_1/lineBuffer_val_1_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/i_1/lineBuffer_val_1_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/i_1/lineBuffer_val_1_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/i_0/lineBuffer_val_0_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/i_0/lineBuffer_val_0_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/i_0/lineBuffer_val_0_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/i_2/lineBuffer_val_1_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/i_2/lineBuffer_val_1_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/i_2/lineBuffer_val_1_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1940.625 ; gain = 553.566 ; free physical = 2843 ; free virtual = 20359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1940.625 ; gain = 553.566 ; free physical = 2831 ; free virtual = 20348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_0_V_U/video_crop_bd_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_1_V_U/video_crop_bd_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_2_V_U/video_crop_bd_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerG_U0/DIV2_TABLE_U/video_crop_bd_v_demosaic_0_0_DebayerG_DIV2_TABLE_rom_U/q0_t0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerG_U0/DIV2_TABLE_U/video_crop_bd_v_demosaic_0_0_DebayerG_DIV2_TABLE_rom_U/q0_t0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_0_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_0_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_0_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/video_crop_bd_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1983.211 ; gain = 596.152 ; free physical = 2805 ; free virtual = 20324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1983.211 ; gain = 596.152 ; free physical = 2797 ; free virtual = 20317
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1983.211 ; gain = 596.152 ; free physical = 2791 ; free virtual = 20311
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1983.211 ; gain = 596.152 ; free physical = 2807 ; free virtual = 20328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1983.211 ; gain = 596.152 ; free physical = 2804 ; free virtual = 20325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1983.211 ; gain = 596.152 ; free physical = 2806 ; free virtual = 20326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1983.211 ; gain = 596.152 ; free physical = 2806 ; free virtual = 20326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   600|
|2     |DSP48E1    |     4|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_2  |     2|
|5     |LUT1       |   400|
|6     |LUT2       |   877|
|7     |LUT3       |   679|
|8     |LUT4       |   717|
|9     |LUT5       |   461|
|10    |LUT6       |   786|
|11    |MUXF7      |     2|
|12    |RAMB18E1_1 |     2|
|13    |RAMB36E1   |    15|
|14    |RAMB36E1_1 |     1|
|15    |RAMB36E1_2 |     1|
|16    |RAMB36E1_3 |     1|
|17    |SRL16E     |    10|
|18    |FDRE       |  2464|
|19    |FDSE       |    65|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1983.211 ; gain = 596.152 ; free physical = 2806 ; free virtual = 20326
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1983.211 ; gain = 211.059 ; free physical = 2879 ; free virtual = 20400
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1983.219 ; gain = 596.152 ; free physical = 2879 ; free virtual = 20400
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 630 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2015.227 ; gain = 0.000 ; free physical = 2812 ; free virtual = 20337
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
230 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2015.227 ; gain = 628.445 ; free physical = 2895 ; free virtual = 20421
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2015.227 ; gain = 0.000 ; free physical = 2899 ; free virtual = 20425
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.runs/video_crop_bd_v_demosaic_0_0_synth_1/video_crop_bd_v_demosaic_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP video_crop_bd_v_demosaic_0_0, cache-ID = 2640ba9c09eda544
INFO: [Coretcl 2-1174] Renamed 78 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2039.238 ; gain = 0.000 ; free physical = 2881 ; free virtual = 20418
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/cfa/proj_1/proj_1.runs/video_crop_bd_v_demosaic_0_0_synth_1/video_crop_bd_v_demosaic_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file video_crop_bd_v_demosaic_0_0_utilization_synth.rpt -pb video_crop_bd_v_demosaic_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  4 12:57:20 2021...
