Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 26 12:04:15 2019
| Host         : DELL-TVA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Teller_timing_summary_routed.rpt -pb Teller_timing_summary_routed.pb -rpx Teller_timing_summary_routed.rpx -warn_on_violation
| Design       : Teller
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: Clock_1Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.972        0.000                      0                   78        0.247        0.000                      0                   78        3.000        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_5MHz_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_5MHz_clk_wiz_0      195.972        0.000                      0                   78        0.247        0.000                      0                   78       13.360        0.000                       0                    43  
  clkfbout_clk_wiz_0                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clocking_Wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Clocking_Wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clocking_Wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clocking_Wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clocking_Wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clocking_Wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.972ns  (required time - arrival time)
  Source:                 Counter_50000_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Clock_100Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.914ns (26.152%)  route 2.581ns (73.848%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 199.292 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.299    -0.318    clock_5MHz
    SLICE_X5Y101         FDRE                                         r  Counter_50000_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.341     0.023 r  Counter_50000_reg[1]/Q
                         net (fo=2, routed)           0.816     0.839    Counter_50000_reg_n_0_[1]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.100     0.939 f  Counter_50000[15]_i_6/O
                         net (fo=2, routed)           0.710     1.649    Counter_50000[15]_i_6_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I0_O)        0.234     1.883 f  Clock_100Hz_i_3/O
                         net (fo=1, routed)           0.824     2.706    Clock_100Hz_i_3_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.239     2.945 r  Clock_100Hz_i_1/O
                         net (fo=1, routed)           0.231     3.177    Clock_100Hz_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  Clock_100Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   201.263 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   202.179    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390   196.790 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234   198.024    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   198.096 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.196   199.292    clock_5MHz
    SLICE_X4Y103         FDRE                                         r  Clock_100Hz_reg/C
                         clock pessimism              0.364   199.656    
                         clock uncertainty           -0.318   199.338    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)       -0.189   199.149    Clock_100Hz_reg
  -------------------------------------------------------------------
                         required time                        199.149    
                         arrival time                          -3.177    
  -------------------------------------------------------------------
                         slack                                195.972    

Slack (MET) :             196.111ns  (required time - arrival time)
  Source:                 Counter_5M_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_5M_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.632ns (19.558%)  route 2.599ns (80.442%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 199.295 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.300    -0.317    clock_5MHz
    SLICE_X3Y104         FDRE                                         r  Counter_5M_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.341     0.024 f  Counter_5M_reg[20]/Q
                         net (fo=2, routed)           0.699     0.723    Counter_5M_reg_n_0_[20]
    SLICE_X2Y103         LUT4 (Prop_lut4_I3_O)        0.097     0.820 f  Counter_5M[22]_i_6/O
                         net (fo=1, routed)           0.730     1.550    Counter_5M[22]_i_6_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.097     1.647 f  Counter_5M[22]_i_3/O
                         net (fo=2, routed)           0.714     2.361    Counter_5M[22]_i_3_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.097     2.458 r  Counter_5M[22]_i_1/O
                         net (fo=22, routed)          0.456     2.914    Counter_5M[22]_i_1_n_0
    SLICE_X3Y105         FDRE                                         r  Counter_5M_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   201.263 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   202.179    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390   196.790 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234   198.024    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   198.096 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.199   199.295    clock_5MHz
    SLICE_X3Y105         FDRE                                         r  Counter_5M_reg[21]/C
                         clock pessimism              0.362   199.657    
                         clock uncertainty           -0.318   199.339    
    SLICE_X3Y105         FDRE (Setup_fdre_C_R)       -0.314   199.025    Counter_5M_reg[21]
  -------------------------------------------------------------------
                         required time                        199.025    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                196.111    

Slack (MET) :             196.111ns  (required time - arrival time)
  Source:                 Counter_5M_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_5M_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.632ns (19.558%)  route 2.599ns (80.442%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 199.295 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.300    -0.317    clock_5MHz
    SLICE_X3Y104         FDRE                                         r  Counter_5M_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.341     0.024 f  Counter_5M_reg[20]/Q
                         net (fo=2, routed)           0.699     0.723    Counter_5M_reg_n_0_[20]
    SLICE_X2Y103         LUT4 (Prop_lut4_I3_O)        0.097     0.820 f  Counter_5M[22]_i_6/O
                         net (fo=1, routed)           0.730     1.550    Counter_5M[22]_i_6_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.097     1.647 f  Counter_5M[22]_i_3/O
                         net (fo=2, routed)           0.714     2.361    Counter_5M[22]_i_3_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.097     2.458 r  Counter_5M[22]_i_1/O
                         net (fo=22, routed)          0.456     2.914    Counter_5M[22]_i_1_n_0
    SLICE_X3Y105         FDRE                                         r  Counter_5M_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   201.263 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   202.179    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390   196.790 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234   198.024    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   198.096 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.199   199.295    clock_5MHz
    SLICE_X3Y105         FDRE                                         r  Counter_5M_reg[22]/C
                         clock pessimism              0.362   199.657    
                         clock uncertainty           -0.318   199.339    
    SLICE_X3Y105         FDRE (Setup_fdre_C_R)       -0.314   199.025    Counter_5M_reg[22]
  -------------------------------------------------------------------
                         required time                        199.025    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                196.111    

Slack (MET) :             196.183ns  (required time - arrival time)
  Source:                 Counter_5M_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_5M_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.632ns (20.005%)  route 2.527ns (79.995%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 199.295 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.300    -0.317    clock_5MHz
    SLICE_X3Y104         FDRE                                         r  Counter_5M_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.341     0.024 f  Counter_5M_reg[20]/Q
                         net (fo=2, routed)           0.699     0.723    Counter_5M_reg_n_0_[20]
    SLICE_X2Y103         LUT4 (Prop_lut4_I3_O)        0.097     0.820 f  Counter_5M[22]_i_6/O
                         net (fo=1, routed)           0.730     1.550    Counter_5M[22]_i_6_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.097     1.647 f  Counter_5M[22]_i_3/O
                         net (fo=2, routed)           0.714     2.361    Counter_5M[22]_i_3_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.097     2.458 r  Counter_5M[22]_i_1/O
                         net (fo=22, routed)          0.384     2.842    Counter_5M[22]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  Counter_5M_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   201.263 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   202.179    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390   196.790 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234   198.024    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   198.096 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.199   199.295    clock_5MHz
    SLICE_X3Y102         FDRE                                         r  Counter_5M_reg[10]/C
                         clock pessimism              0.362   199.657    
                         clock uncertainty           -0.318   199.339    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.314   199.025    Counter_5M_reg[10]
  -------------------------------------------------------------------
                         required time                        199.025    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                196.183    

Slack (MET) :             196.183ns  (required time - arrival time)
  Source:                 Counter_5M_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_5M_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.632ns (20.005%)  route 2.527ns (79.995%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 199.295 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.300    -0.317    clock_5MHz
    SLICE_X3Y104         FDRE                                         r  Counter_5M_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.341     0.024 f  Counter_5M_reg[20]/Q
                         net (fo=2, routed)           0.699     0.723    Counter_5M_reg_n_0_[20]
    SLICE_X2Y103         LUT4 (Prop_lut4_I3_O)        0.097     0.820 f  Counter_5M[22]_i_6/O
                         net (fo=1, routed)           0.730     1.550    Counter_5M[22]_i_6_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.097     1.647 f  Counter_5M[22]_i_3/O
                         net (fo=2, routed)           0.714     2.361    Counter_5M[22]_i_3_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.097     2.458 r  Counter_5M[22]_i_1/O
                         net (fo=22, routed)          0.384     2.842    Counter_5M[22]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  Counter_5M_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   201.263 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   202.179    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390   196.790 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234   198.024    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   198.096 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.199   199.295    clock_5MHz
    SLICE_X3Y102         FDRE                                         r  Counter_5M_reg[11]/C
                         clock pessimism              0.362   199.657    
                         clock uncertainty           -0.318   199.339    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.314   199.025    Counter_5M_reg[11]
  -------------------------------------------------------------------
                         required time                        199.025    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                196.183    

Slack (MET) :             196.183ns  (required time - arrival time)
  Source:                 Counter_5M_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_5M_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.632ns (20.005%)  route 2.527ns (79.995%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 199.295 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.300    -0.317    clock_5MHz
    SLICE_X3Y104         FDRE                                         r  Counter_5M_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.341     0.024 f  Counter_5M_reg[20]/Q
                         net (fo=2, routed)           0.699     0.723    Counter_5M_reg_n_0_[20]
    SLICE_X2Y103         LUT4 (Prop_lut4_I3_O)        0.097     0.820 f  Counter_5M[22]_i_6/O
                         net (fo=1, routed)           0.730     1.550    Counter_5M[22]_i_6_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.097     1.647 f  Counter_5M[22]_i_3/O
                         net (fo=2, routed)           0.714     2.361    Counter_5M[22]_i_3_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.097     2.458 r  Counter_5M[22]_i_1/O
                         net (fo=22, routed)          0.384     2.842    Counter_5M[22]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  Counter_5M_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   201.263 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   202.179    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390   196.790 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234   198.024    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   198.096 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.199   199.295    clock_5MHz
    SLICE_X3Y102         FDRE                                         r  Counter_5M_reg[12]/C
                         clock pessimism              0.362   199.657    
                         clock uncertainty           -0.318   199.339    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.314   199.025    Counter_5M_reg[12]
  -------------------------------------------------------------------
                         required time                        199.025    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                196.183    

Slack (MET) :             196.183ns  (required time - arrival time)
  Source:                 Counter_5M_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_5M_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.632ns (20.005%)  route 2.527ns (79.995%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 199.295 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.300    -0.317    clock_5MHz
    SLICE_X3Y104         FDRE                                         r  Counter_5M_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.341     0.024 f  Counter_5M_reg[20]/Q
                         net (fo=2, routed)           0.699     0.723    Counter_5M_reg_n_0_[20]
    SLICE_X2Y103         LUT4 (Prop_lut4_I3_O)        0.097     0.820 f  Counter_5M[22]_i_6/O
                         net (fo=1, routed)           0.730     1.550    Counter_5M[22]_i_6_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.097     1.647 f  Counter_5M[22]_i_3/O
                         net (fo=2, routed)           0.714     2.361    Counter_5M[22]_i_3_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.097     2.458 r  Counter_5M[22]_i_1/O
                         net (fo=22, routed)          0.384     2.842    Counter_5M[22]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  Counter_5M_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   201.263 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   202.179    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390   196.790 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234   198.024    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   198.096 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.199   199.295    clock_5MHz
    SLICE_X3Y102         FDRE                                         r  Counter_5M_reg[9]/C
                         clock pessimism              0.362   199.657    
                         clock uncertainty           -0.318   199.339    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.314   199.025    Counter_5M_reg[9]
  -------------------------------------------------------------------
                         required time                        199.025    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                196.183    

Slack (MET) :             196.189ns  (required time - arrival time)
  Source:                 Counter_5M_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_5M_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.632ns (20.041%)  route 2.522ns (79.959%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 199.295 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.300    -0.317    clock_5MHz
    SLICE_X3Y104         FDRE                                         r  Counter_5M_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.341     0.024 f  Counter_5M_reg[20]/Q
                         net (fo=2, routed)           0.699     0.723    Counter_5M_reg_n_0_[20]
    SLICE_X2Y103         LUT4 (Prop_lut4_I3_O)        0.097     0.820 f  Counter_5M[22]_i_6/O
                         net (fo=1, routed)           0.730     1.550    Counter_5M[22]_i_6_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.097     1.647 f  Counter_5M[22]_i_3/O
                         net (fo=2, routed)           0.714     2.361    Counter_5M[22]_i_3_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.097     2.458 r  Counter_5M[22]_i_1/O
                         net (fo=22, routed)          0.378     2.836    Counter_5M[22]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  Counter_5M_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   201.263 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   202.179    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390   196.790 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234   198.024    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   198.096 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.199   199.295    clock_5MHz
    SLICE_X3Y100         FDRE                                         r  Counter_5M_reg[1]/C
                         clock pessimism              0.362   199.657    
                         clock uncertainty           -0.318   199.339    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.314   199.025    Counter_5M_reg[1]
  -------------------------------------------------------------------
                         required time                        199.025    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                196.189    

Slack (MET) :             196.189ns  (required time - arrival time)
  Source:                 Counter_5M_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_5M_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.632ns (20.041%)  route 2.522ns (79.959%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 199.295 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.300    -0.317    clock_5MHz
    SLICE_X3Y104         FDRE                                         r  Counter_5M_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.341     0.024 f  Counter_5M_reg[20]/Q
                         net (fo=2, routed)           0.699     0.723    Counter_5M_reg_n_0_[20]
    SLICE_X2Y103         LUT4 (Prop_lut4_I3_O)        0.097     0.820 f  Counter_5M[22]_i_6/O
                         net (fo=1, routed)           0.730     1.550    Counter_5M[22]_i_6_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.097     1.647 f  Counter_5M[22]_i_3/O
                         net (fo=2, routed)           0.714     2.361    Counter_5M[22]_i_3_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.097     2.458 r  Counter_5M[22]_i_1/O
                         net (fo=22, routed)          0.378     2.836    Counter_5M[22]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  Counter_5M_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   201.263 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   202.179    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390   196.790 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234   198.024    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   198.096 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.199   199.295    clock_5MHz
    SLICE_X3Y100         FDRE                                         r  Counter_5M_reg[2]/C
                         clock pessimism              0.362   199.657    
                         clock uncertainty           -0.318   199.339    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.314   199.025    Counter_5M_reg[2]
  -------------------------------------------------------------------
                         required time                        199.025    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                196.189    

Slack (MET) :             196.189ns  (required time - arrival time)
  Source:                 Counter_5M_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_5M_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.632ns (20.041%)  route 2.522ns (79.959%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 199.295 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.300    -0.317    clock_5MHz
    SLICE_X3Y104         FDRE                                         r  Counter_5M_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.341     0.024 f  Counter_5M_reg[20]/Q
                         net (fo=2, routed)           0.699     0.723    Counter_5M_reg_n_0_[20]
    SLICE_X2Y103         LUT4 (Prop_lut4_I3_O)        0.097     0.820 f  Counter_5M[22]_i_6/O
                         net (fo=1, routed)           0.730     1.550    Counter_5M[22]_i_6_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.097     1.647 f  Counter_5M[22]_i_3/O
                         net (fo=2, routed)           0.714     2.361    Counter_5M[22]_i_3_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.097     2.458 r  Counter_5M[22]_i_1/O
                         net (fo=22, routed)          0.378     2.836    Counter_5M[22]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  Counter_5M_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   201.263 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   202.179    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390   196.790 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234   198.024    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   198.096 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          1.199   199.295    clock_5MHz
    SLICE_X3Y100         FDRE                                         r  Counter_5M_reg[3]/C
                         clock pessimism              0.362   199.657    
                         clock uncertainty           -0.318   199.339    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.314   199.025    Counter_5M_reg[3]
  -------------------------------------------------------------------
                         required time                        199.025    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                196.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Counter_5M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_5M_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.429%)  route 0.173ns (45.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.599    -0.565    clock_5MHz
    SLICE_X2Y100         FDRE                                         r  Counter_5M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  Counter_5M_reg[0]/Q
                         net (fo=3, routed)           0.173    -0.228    Counter_5M_reg_n_0_[0]
    SLICE_X2Y100         LUT1 (Prop_lut1_I0_O)        0.043    -0.185 r  Counter_5M[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    Counter_5M[0]
    SLICE_X2Y100         FDRE                                         r  Counter_5M_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.872    -0.801    clock_5MHz
    SLICE_X2Y100         FDRE                                         r  Counter_5M_reg[0]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.133    -0.432    Counter_5M_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Counter_5M_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_5M_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.675%)  route 0.114ns (31.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.599    -0.565    clock_5MHz
    SLICE_X3Y102         FDRE                                         r  Counter_5M_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Counter_5M_reg[12]/Q
                         net (fo=2, routed)           0.114    -0.311    Counter_5M_reg_n_0_[12]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.203 r  Counter_5M_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Counter_5M_reg[12]_i_1_n_4
    SLICE_X3Y102         FDRE                                         r  Counter_5M_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.872    -0.801    clock_5MHz
    SLICE_X3Y102         FDRE                                         r  Counter_5M_reg[12]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.105    -0.460    Counter_5M_reg[12]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Counter_5M_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_5M_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.675%)  route 0.114ns (31.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.598    -0.566    clock_5MHz
    SLICE_X3Y104         FDRE                                         r  Counter_5M_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Counter_5M_reg[20]/Q
                         net (fo=2, routed)           0.114    -0.312    Counter_5M_reg_n_0_[20]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.204 r  Counter_5M_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    Counter_5M_reg[20]_i_1_n_4
    SLICE_X3Y104         FDRE                                         r  Counter_5M_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.871    -0.802    clock_5MHz
    SLICE_X3Y104         FDRE                                         r  Counter_5M_reg[20]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    Counter_5M_reg[20]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Counter_5M_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_5M_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.599    -0.565    clock_5MHz
    SLICE_X3Y101         FDRE                                         r  Counter_5M_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Counter_5M_reg[8]/Q
                         net (fo=2, routed)           0.115    -0.309    Counter_5M_reg_n_0_[8]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  Counter_5M_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    Counter_5M_reg[8]_i_1_n_4
    SLICE_X3Y101         FDRE                                         r  Counter_5M_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.872    -0.801    clock_5MHz
    SLICE_X3Y101         FDRE                                         r  Counter_5M_reg[8]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105    -0.460    Counter_5M_reg[8]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Counter_5M_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_5M_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.598    -0.566    clock_5MHz
    SLICE_X3Y103         FDRE                                         r  Counter_5M_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Counter_5M_reg[16]/Q
                         net (fo=2, routed)           0.115    -0.310    Counter_5M_reg_n_0_[16]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.202 r  Counter_5M_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.202    Counter_5M_reg[16]_i_1_n_4
    SLICE_X3Y103         FDRE                                         r  Counter_5M_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.871    -0.802    clock_5MHz
    SLICE_X3Y103         FDRE                                         r  Counter_5M_reg[16]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.105    -0.461    Counter_5M_reg[16]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Counter_50000_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_50000_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.598    -0.566    clock_5MHz
    SLICE_X5Y101         FDRE                                         r  Counter_50000_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Counter_50000_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.309    Counter_50000_reg_n_0_[4]
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  Counter_50000_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    data0[4]
    SLICE_X5Y101         FDRE                                         r  Counter_50000_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.868    -0.804    clock_5MHz
    SLICE_X5Y101         FDRE                                         r  Counter_50000_reg[4]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105    -0.461    Counter_50000_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Counter_50000_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_50000_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.598    -0.566    clock_5MHz
    SLICE_X5Y102         FDRE                                         r  Counter_50000_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Counter_50000_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.309    Counter_50000_reg_n_0_[8]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  Counter_50000_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    data0[8]
    SLICE_X5Y102         FDRE                                         r  Counter_50000_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.868    -0.804    clock_5MHz
    SLICE_X5Y102         FDRE                                         r  Counter_50000_reg[8]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.105    -0.461    Counter_50000_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Counter_5M_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_5M_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.599    -0.565    clock_5MHz
    SLICE_X3Y100         FDRE                                         r  Counter_5M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Counter_5M_reg[4]/Q
                         net (fo=2, routed)           0.117    -0.308    Counter_5M_reg_n_0_[4]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  Counter_5M_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.200    Counter_5M_reg[4]_i_1_n_4
    SLICE_X3Y100         FDRE                                         r  Counter_5M_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.872    -0.801    clock_5MHz
    SLICE_X3Y100         FDRE                                         r  Counter_5M_reg[4]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.460    Counter_5M_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Counter_5M_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_5M_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.834%)  route 0.114ns (31.166%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.599    -0.565    clock_5MHz
    SLICE_X3Y100         FDRE                                         r  Counter_5M_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Counter_5M_reg[3]/Q
                         net (fo=2, routed)           0.114    -0.310    Counter_5M_reg_n_0_[3]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.199 r  Counter_5M_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.199    Counter_5M_reg[4]_i_1_n_5
    SLICE_X3Y100         FDRE                                         r  Counter_5M_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.872    -0.801    clock_5MHz
    SLICE_X3Y100         FDRE                                         r  Counter_5M_reg[3]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.460    Counter_5M_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Counter_5M_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Counter_5M_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.256ns (69.835%)  route 0.111ns (30.165%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.599    -0.565    clock_5MHz
    SLICE_X3Y101         FDRE                                         r  Counter_5M_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Counter_5M_reg[5]/Q
                         net (fo=4, routed)           0.111    -0.314    Counter_5M_reg_n_0_[5]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.199 r  Counter_5M_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.199    Counter_5M_reg[8]_i_1_n_7
    SLICE_X3Y101         FDRE                                         r  Counter_5M_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_Wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_Wizard/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_Wizard/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_Wizard/inst/clkout1_buf/O
                         net (fo=41, routed)          0.872    -0.801    clock_5MHz
    SLICE_X3Y101         FDRE                                         r  Counter_5M_reg[5]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105    -0.460    Counter_5M_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y16   Clocking_Wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y103     Clock_100Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y102     Clock_1Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X6Y103     Counter_50000_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y103     Counter_50000_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y103     Counter_50000_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y103     Counter_50000_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y104     Counter_50000_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y104     Counter_50000_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  Clocking_Wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y102     Clock_1Hz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y100     Counter_5M_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y102     Counter_5M_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y102     Counter_5M_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y102     Counter_5M_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     Counter_5M_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     Counter_5M_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     Counter_5M_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     Counter_5M_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y104     Counter_5M_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     Counter_5M_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     Counter_5M_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     Counter_5M_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     Counter_5M_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y104     Counter_5M_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y104     Counter_5M_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y104     Counter_5M_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y104     Counter_5M_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y105     Counter_5M_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y105     Counter_5M_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Clocking_Wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   Clocking_Wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  Clocking_Wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  Clocking_Wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  Clocking_Wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  Clocking_Wizard/inst/mmcm_adv_inst/CLKFBOUT



