<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<!-- Technology root -->
<tech path="$PROJECT_HOME/tech/TSMC_180_BCD" xmlns:xi="http://www.w3.org/2001/XInclude">

  <xi:include href="ip/OTP_4kx12_tm5_TSMC/ip_config.xml"  xpointer="xpointer(*/*)" />
  <xi:include href="ip/SRAM_3072X23U18/ip_config.xml"  xpointer="xpointer(*/*)" />
  <xi:include href="ip/STD_OTP_CHARGE_PUMP/ip_config.xml"  xpointer="xpointer(*/*)" />
  <xi:include href="ip/ROM_Nibble/ip_config.xml"  xpointer="xpointer(*/*)" />
  <xi:include href="digital_iso/ip_config.xml"  xpointer="xpointer(*/*)" />

	<sim_hdl>
		<none>TCB018GBWP7T/models/tcb018gbwp7t.v</none>
	</sim_hdl>
	<sim_gate>
		<none>TCB018GBWP7T/models/tcb018gbwp7t.v</none>
	</sim_gate>

	<!-- ======================================================= -->

	<models>
		<!-- for TMAX -->
		<fault>
			TCB018GBWP7T/models/tcb018gbwp7t.v
		</fault>
	</models>

	<!-- Milkyway -->
	<mw>
		<gates path="TCB018GBWP7T/mw"  v_domain="1.8">
			tcb018gbwp7t
		</gates>
		
	</mw>

	<!-- Synthesis -->
	<lib path="TCB018GBWP7T/db" v_domain="1.8">
		<min type="gates" format="db">
			tcb018gbwp7tlt.db
			<name>tcb018gbwp7tlt</name>
			<oc>LTCOM</oc>
		</min>
		<typ type="gates" format="db">
			tcb018gbwp7ttc.db
			<name>tcb018gbwp7ttc</name>
			<oc>NCCOM</oc>
		</typ>
		<max type="gates" format="db">
			tcb018gbwp7twc.db
			<name>tcb018gbwp7twc</name>
			<oc>WCCOM</oc>
		</max>
	</lib>
	<!-- Synthesis Macro -->
	
	<!-- for libs with no specific corner use 'no' elements -->
	<!-- <lib path="no_lib_path relative to tech folder" v_domain="1.8V"> -->
	<!-- <no></no> -->
	<!-- </lib> -->
	
	<phys path="TCB018GBWP7T/tech/5LM"> <!-- 5 Layer Setup -->
		<captable>
			<min>t018lo_1p5m_typical.tluplus</min>
			<typ>t018lo_1p5m_typical.tluplus</typ>
			<max>t018lo_1p5m_typical.tluplus</max>
			<path name="captable">TCB018GBWP7T/tech/5LM</path>
		</captable>
		<mapfile>
			star.map_5M
			<path>TCB018GBWP7T/tech/5LM</path>
		</mapfile>
		<bridge>
			x018_bridge.nxtgrd
			<path>TCB018GBWP7T/tech/5LM</path>
		</bridge>
		<extract>
			t018lo_1p5m_typical.nxtgrd
			<path>TCB018GBWP7T/tech/5LM</path>
		</extract>
		<portsmap>
			dummy_pin_lables.map
			<path>TCB018GBWP7T/tech/5LM</path>
		</portsmap>
		<tech_file>
			tsmc018_5lm_baukau.tf
			<path>TCB018GBWP7T/tech/5LM</path>
		</tech_file>
		<antenna>
			antennaRule_018_5lm.tcl
			<path>TCB018GBWP7T/tech/5LM</path>
		</antenna>

		<decaps> DCAP64BWP7T DCAP32BWP7T DCAP16BWP7T DCAP8BWP7T DCAP4BWP7T
			DCAPBWP7T
		</decaps>
		<filler> FILL64BWP7T FILL32BWP7T FILL16BWP7T FILL8BWP7T FILL4BWP7T
			FILL2BWP7T FILL1BWP7T
		</filler>
		<filler_s>
		</filler_s>
		<endcaps_h>
		</endcaps_h>
		<endcaps_v>
		</endcaps_v> <!--ENDCAP_R try to route with only one vertical cap cell -->
		<endcaps_lc>
		</endcaps_lc>
		<endcaps_rc>
		</endcaps_rc>
		<sdc_driving_cell>BUFFD2BWP7T</sdc_driving_cell>
        <cts_cells>CKBD1BWP7T CKBD2BWP7T CKBD3BWP7T CKBD4BWP7T CKBD6BWP7T CKBD8BWP7T CKBD10BWP7T CKBD12BWP7T CKND1BWP7T CKND2BWP7T CKND3BWP7T CKND4BWP7T CKND6BWP7T CKND8BWP7T CKND10BWP7T CKND12BWP7T</cts_cells>
		<cts_delay_cells> </cts_delay_cells>
		<tapcel> TAPCELLBWP7T </tapcel>
		<tapcel_s> TAPCELLBWP7TS </tapcel_s>  <!-- <tapcel_s> TAPCELLBWP7TS_DCONT </tapcel_s> -->
		<tiehi> TIEHBWP7T </tiehi>
		<tielo> TIELBWP7T </tielo>
		<mtl_names> METAL1 METAL2 METAL3 METAL4 METAL5 </mtl_names>
		<min_mtl>METAL2</min_mtl>
		<max_mtl>METAL5</max_mtl>
		<diode> tcb018gbwp7twc/ANTENNABWP7T </diode>
		<port_prot> tcb018gbwp7twc/ANTENNABWP7T </port_prot>
		<pwr> VDD </pwr>
		<gnd> VSS </gnd>
		<subnet> VSUB </subnet>
	</phys>

	<tools>
		<lvs>
			ICV
			<script>
				/common/run/synopsys/pdk/baukau/latest/icv/LVS/LVS_RC_ICV_018um_GenII_1P5M_v1_6a.digital.parasitics.pinswap.fullchip.rs
			</script>
		</lvs>
		<drc>
			ICV
			<script>
				/common/run/synopsys/pdk/baukau/latest/icv/ICVHV18S_1P5M_digital.110a.rs
			</script>
		</drc>
	</tools>
</tech>
