5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd always11.2.vcd -o always11.2.cdd -v always11.2.v
3 0 $root $root NA 0 0 1
3 0 main main always11.2.v 1 22 1
2 1 7 7000a 1 0 20004 0 0 1 4 0
2 2 7 30003 0 1 400 0 0 b
2 3 7 3000a 1 37 6 1 2
2 4 8 50005 1 1 4 0 0 a
2 5 8 50005 0 2a 20000 0 0 1 2 2
2 6 8 50005 1 29 20002 4 5 1 2 2
2 7 9 7000a 0 0 20010 0 0 1 4 1
2 8 9 30003 0 1 400 0 0 b
2 9 9 3000a 0 37 6022 7 8
2 10 5 90009 1 1 4 0 0 a
2 11 5 90009 0 2a 20000 0 0 1 2 2
2 12 5 90009 2 29 2100a 10 11 1 2 2
1 a 3 30007 1 0 0 0 1 1 2
1 b 3 83000a 1 0 0 0 1 1 2
4 9 12 12
4 6 9 0
4 3 6 6
4 12 3 0
