
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003393                       # Number of seconds simulated
sim_ticks                                  3393321237                       # Number of ticks simulated
final_tick                               574924358913                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60002                       # Simulator instruction rate (inst/s)
host_op_rate                                    78737                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  96667                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896452                       # Number of bytes of host memory used
host_seconds                                 35103.33                       # Real time elapsed on the host
sim_insts                                  2106271350                       # Number of instructions simulated
sim_ops                                    2763914668                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       198016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       234496                       # Number of bytes read from this memory
system.physmem.bytes_read::total               443136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10624                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        80896                       # Number of bytes written to this memory
system.physmem.bytes_written::total             80896                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1547                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1832                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3462                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             632                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  632                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1546567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     58354628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1584289                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     69105158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               130590642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1546567                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1584289                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3130856                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23839771                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23839771                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23839771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1546567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     58354628                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1584289                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     69105158                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              154430413                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8137462                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2850860                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2485712                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188418                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1433984                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1382824                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199745                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5729                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3493407                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15838974                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2850860                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582569                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3353191                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         872611                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        355477                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1717395                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90294                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7885123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.314219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.290843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4531932     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          599892      7.61%     65.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          292899      3.71%     68.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222766      2.83%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182850      2.32%     73.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          156927      1.99%     75.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54686      0.69%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195604      2.48%     79.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1647567     20.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7885123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350338                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.946427                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3616590                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       332063                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3240129                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16131                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        680209                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312663                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2857                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17698768                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4491                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        680209                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3767203                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         149901                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41156                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3104365                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       142282                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17143037                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70840                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58850                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22700612                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78048853                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78048853                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903418                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7797158                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2156                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1157                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           364212                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2621936                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       594871                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7409                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       210851                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16125530                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2159                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13757931                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17768                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4640091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12620790                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          120                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7885123                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.744796                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.856801                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2826134     35.84%     35.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1672185     21.21%     57.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       857412     10.87%     67.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1001314     12.70%     80.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       739594      9.38%     90.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476936      6.05%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       203837      2.59%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60786      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46925      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7885123                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58330     73.24%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12451     15.63%     88.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8860     11.12%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10797918     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109581      0.80%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2357166     17.13%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       492270      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13757931                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.690691                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79641                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005789                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35498394                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20767883                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13277168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13837572                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22560                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       733860                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155111                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        680209                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          88836                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7078                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16127690                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63606                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2621936                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       594871                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1141                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3921                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           43                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          110                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        94651                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111644                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206295                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13457909                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256092                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       300022                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2735790                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017017                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            479698                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.653821                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13302426                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13277168                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7991913                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19678826                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.631610                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406117                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370190                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4757593                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2039                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186649                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7204914                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.578116                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.290806                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3370259     46.78%     46.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1531630     21.26%     68.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836405     11.61%     79.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305581      4.24%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262137      3.64%     87.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116666      1.62%     89.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281663      3.91%     93.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77433      1.07%     94.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423140      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7204914                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370190                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327833                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779016                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928962                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423140                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22909453                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32936643                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3348                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 252339                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.813746                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.813746                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.228885                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.228885                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62310027                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17426891                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18263835                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2038                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8137431                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2918681                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2369600                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199747                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1212240                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1153302                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          309956                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8658                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3063851                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16104975                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2918681                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1463258                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3402611                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1048121                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        583055                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1507335                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        91270                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7893301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.515549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.321046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4490690     56.89%     56.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          213680      2.71%     59.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          243639      3.09%     62.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          444667      5.63%     68.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197085      2.50%     70.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          305952      3.88%     74.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          167646      2.12%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          142488      1.81%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1687454     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7893301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358674                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.979123                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3232712                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       538714                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3247217                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32805                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        841848                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       496171                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1958                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19171510                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4620                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        841848                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3408619                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         130475                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       166632                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3099927                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       245795                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18427065                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3566                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132198                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71548                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          684                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25811282                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85840708                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85840708                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15878307                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9932787                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3886                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2345                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           631560                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1717962                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       878207                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12453                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       330870                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17310409                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3890                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13938484                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27448                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5837803                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17492622                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          753                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7893301                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765862                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918106                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2784482     35.28%     35.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1653568     20.95%     56.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1158864     14.68%     70.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       791186     10.02%     80.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       648980      8.22%     89.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       356815      4.52%     93.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       351191      4.45%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        79231      1.00%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68984      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7893301                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         101385     77.33%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14037     10.71%     88.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15689     11.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11624541     83.40%     83.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       197086      1.41%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1536      0.01%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1390022      9.97%     94.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       725299      5.20%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13938484                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.712885                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             131114                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009407                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35928831                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23152253                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13536042                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14069598                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27263                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       670528                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          163                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       221940                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        841848                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          51478                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8507                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17314299                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60821                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1717962                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       878207                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2325                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6276                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          163                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118395                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114376                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       232771                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13676209                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1296341                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       262275                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1995598                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1937066                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            699257                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.680654                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13546777                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13536042                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8863928                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24872509                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.663429                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356375                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9306830                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11430769                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5883385                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3137                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202285                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7051453                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621052                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.157358                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2807110     39.81%     39.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1909292     27.08%     66.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       782390     11.10%     77.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       390125      5.53%     83.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       400459      5.68%     89.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       159034      2.26%     91.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       173089      2.45%     93.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88850      1.26%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       341104      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7051453                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9306830                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11430769                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1703684                       # Number of memory references committed
system.switch_cpus1.commit.loads              1047420                       # Number of loads committed
system.switch_cpus1.commit.membars               1560                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1643561                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10298103                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       232586                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       341104                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24024347                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35471108                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 244130                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9306830                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11430769                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9306830                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.874350                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.874350                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.143706                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.143706                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61482182                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18715217                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17736272                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3130                       # number of misc regfile writes
system.l20.replacements                          1588                       # number of replacements
system.l20.tagsinuse                      8191.335991                       # Cycle average of tags in use
system.l20.total_refs                          194281                       # Total number of references to valid blocks.
system.l20.sampled_refs                          9780                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.865133                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          196.279599                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    37.058361                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   806.188453                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7151.809577                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023960                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004524                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.098412                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.873024                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999919                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3872                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3875                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1037                       # number of Writeback hits
system.l20.Writeback_hits::total                 1037                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3896                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3899                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3896                       # number of overall hits
system.l20.overall_hits::total                   3899                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1547                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1588                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1547                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1588                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1547                       # number of overall misses
system.l20.overall_misses::total                 1588                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6026993                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    155887912                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      161914905                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6026993                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    155887912                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       161914905                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6026993                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    155887912                       # number of overall miss cycles
system.l20.overall_miss_latency::total      161914905                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5419                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5463                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1037                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1037                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5443                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5487                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5443                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5487                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.285477                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.290683                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.284218                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.289411                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.284218                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.289411                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 146999.829268                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100767.881060                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 101961.527078                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 146999.829268                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100767.881060                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 101961.527078                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 146999.829268                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100767.881060                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 101961.527078                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 249                       # number of writebacks
system.l20.writebacks::total                      249                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1547                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1588                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1547                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1588                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1547                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1588                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5717660                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    144263520                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    149981180                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5717660                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    144263520                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    149981180                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5717660                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    144263520                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    149981180                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.285477                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.290683                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.284218                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.289411                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.284218                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.289411                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 139455.121951                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93253.729800                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 94446.586902                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 139455.121951                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93253.729800                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 94446.586902                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 139455.121951                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93253.729800                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 94446.586902                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1873                       # number of replacements
system.l21.tagsinuse                      8190.370251                       # Cycle average of tags in use
system.l21.total_refs                          731062                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10060                       # Sample count of references to valid blocks.
system.l21.avg_refs                         72.670179                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          206.233300                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    36.294558                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   874.672819                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7073.169574                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.025175                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004430                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.106772                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.863424                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999801                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5110                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5114                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1941                       # number of Writeback hits
system.l21.Writeback_hits::total                 1941                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           58                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   58                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5168                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5172                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5168                       # number of overall hits
system.l21.overall_hits::total                   5172                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1833                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1875                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1833                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1875                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1833                       # number of overall misses
system.l21.overall_misses::total                 1875                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6740678                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    189474843                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      196215521                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6740678                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    189474843                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       196215521                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6740678                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    189474843                       # number of overall miss cycles
system.l21.overall_miss_latency::total      196215521                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6943                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6989                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1941                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1941                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           58                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               58                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7001                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7047                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7001                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7047                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.264007                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.268279                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.261820                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.266071                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.261820                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.266071                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 160492.333333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 103368.708674                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 104648.277867                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 160492.333333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 103368.708674                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 104648.277867                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 160492.333333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 103368.708674                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 104648.277867                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 383                       # number of writebacks
system.l21.writebacks::total                      383                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1833                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1875                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1833                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1875                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1833                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1875                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6421071                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    175391454                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    181812525                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6421071                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    175391454                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    181812525                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6421071                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    175391454                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    181812525                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.264007                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.268279                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.261820                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.266071                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.261820                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.266071                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 152882.642857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95685.463175                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 96966.680000                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 152882.642857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 95685.463175                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 96966.680000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 152882.642857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 95685.463175                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 96966.680000                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               555.448920                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001749856                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1782473.053381                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.940991                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.507929                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064008                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.826135                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.890143                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1717335                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1717335                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1717335                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1717335                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1717335                       # number of overall hits
system.cpu0.icache.overall_hits::total        1717335                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8167766                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8167766                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8167766                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8167766                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8167766                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8167766                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1717395                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1717395                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1717395                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1717395                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1717395                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1717395                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 136129.433333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 136129.433333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 136129.433333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 136129.433333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 136129.433333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 136129.433333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6277947                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6277947                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6277947                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6277947                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6277947                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6277947                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 142680.613636                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 142680.613636                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 142680.613636                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 142680.613636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 142680.613636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 142680.613636                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5443                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249483                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5699                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39173.448500                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.131897                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.868103                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785671                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214329                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055031                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055031                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1118                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1019                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1019                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492615                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492615                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492615                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492615                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16878                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16878                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16950                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16950                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16950                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16950                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1098801079                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1098801079                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2519840                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2519840                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1101320919                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1101320919                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1101320919                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1101320919                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2071909                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2071909                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1019                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1019                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2509565                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2509565                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2509565                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2509565                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008146                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008146                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006754                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006754                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006754                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006754                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65102.564226                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65102.564226                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34997.777778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34997.777778                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 64974.685487                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64974.685487                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 64974.685487                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64974.685487                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1037                       # number of writebacks
system.cpu0.dcache.writebacks::total             1037                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11459                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11459                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11507                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11507                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11507                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11507                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5419                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5419                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5443                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5443                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    187077748                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    187077748                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       582261                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       582261                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    187660009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    187660009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    187660009                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    187660009                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 34522.559144                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34522.559144                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 24260.875000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24260.875000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34477.311960                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34477.311960                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34477.311960                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34477.311960                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.151221                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088480625                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2101313.947876                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.151221                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065947                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822358                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1507274                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1507274                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1507274                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1507274                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1507274                       # number of overall hits
system.cpu1.icache.overall_hits::total        1507274                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           61                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           61                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           61                       # number of overall misses
system.cpu1.icache.overall_misses::total           61                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     10675469                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10675469                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     10675469                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10675469                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     10675469                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10675469                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1507335                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1507335                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1507335                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1507335                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1507335                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1507335                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 175007.688525                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 175007.688525                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 175007.688525                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 175007.688525                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 175007.688525                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 175007.688525                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7083214                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7083214                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7083214                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7083214                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7083214                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7083214                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 153982.913043                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 153982.913043                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 153982.913043                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 153982.913043                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 153982.913043                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 153982.913043                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7000                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177677018                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7256                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24486.909868                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.082241                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.917759                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887040                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112960                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1010578                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1010578                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       652858                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        652858                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2252                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2252                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1565                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1565                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1663436                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1663436                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1663436                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1663436                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13611                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13611                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          209                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          209                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13820                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13820                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13820                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13820                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    627176452                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    627176452                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8318160                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8318160                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    635494612                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    635494612                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    635494612                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    635494612                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1024189                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1024189                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       653067                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       653067                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1565                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1565                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1677256                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1677256                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1677256                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1677256                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013290                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013290                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000320                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000320                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008240                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008240                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008240                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008240                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 46078.646095                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46078.646095                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 39799.808612                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39799.808612                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 45983.691172                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45983.691172                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 45983.691172                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45983.691172                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1941                       # number of writebacks
system.cpu1.dcache.writebacks::total             1941                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6668                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6668                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          151                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          151                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6819                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6819                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6819                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6819                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6943                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6943                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7001                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7001                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7001                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7001                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    234981821                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    234981821                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1525425                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1525425                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    236507246                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    236507246                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    236507246                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    236507246                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004174                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004174                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004174                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004174                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 33844.421864                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33844.421864                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26300.431034                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26300.431034                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 33781.923440                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 33781.923440                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 33781.923440                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 33781.923440                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
