// Seed: 1891915417
module module_0 #(
    parameter id_2 = 32'd69
) (
    output wand id_0
);
  logic _id_2 = id_2;
  wire  id_3;
  wire  id_4;
  ;
  assign id_2 = id_3;
  parameter id_5 = 1;
  wire  id_6;
  logic id_7;
  ;
  wire id_8;
  wire [id_2 : 1] id_9;
endmodule
program module_1 (
    output tri1 id_0,
    output wand void id_1,
    output tri1 id_2
);
  integer id_4;
  assign id_0 = 1;
  module_0 modCall_1 (id_2);
  logic id_5;
  wor id_6, id_7;
  always begin : LABEL_0
    `define pp_8 0
  end
  wire id_9, id_10, id_11;
  wire id_12;
  assign id_7 = -1;
  assign id_7 = id_5 * -1'd0;
endprogram
