[06/04 11:12:34      0s] 
[06/04 11:12:34      0s] Cadence Innovus(TM) Implementation System.
[06/04 11:12:34      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/04 11:12:34      0s] 
[06/04 11:12:34      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[06/04 11:12:34      0s] Options:	
[06/04 11:12:34      0s] Date:		Wed Jun  4 11:12:34 2025
[06/04 11:12:34      0s] Host:		eda (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*4cpus*AMD Ryzen 5 5600X 6-Core Processor 512KB)
[06/04 11:12:34      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[06/04 11:12:34      0s] 
[06/04 11:12:34      0s] License:
[06/04 11:12:34      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[06/04 11:12:34      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/04 11:12:41     10s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[06/04 11:12:41     10s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/04 11:12:41     10s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[06/04 11:12:41     10s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/04 11:12:41     10s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[06/04 11:12:41     10s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[06/04 11:12:41     10s] @(#)CDS: CPE v20.10-p006
[06/04 11:12:41     10s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/04 11:12:41     10s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[06/04 11:12:41     10s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[06/04 11:12:41     10s] @(#)CDS: RCDB 11.15.0
[06/04 11:12:41     10s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[06/04 11:12:41     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_53946_eda_host_NyJ4BI.

[06/04 11:12:41     10s] Change the soft stacksize limit to 0.2%RAM (25 mbytes). Set global soft_stack_size_limit to change the value.
[06/04 11:12:42     11s] 
[06/04 11:12:42     11s] **INFO:  MMMC transition support version v31-84 
[06/04 11:12:42     11s] 
[06/04 11:12:42     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/04 11:12:42     11s] <CMD> suppressMessage ENCEXT-2799
[06/04 11:12:42     11s] <CMD> win
[06/04 11:12:49     12s] <CMD> setDesignMode -process 180
[06/04 11:12:49     12s] ##  Process: 180           (User Set)               
[06/04 11:12:49     12s] ##     Node: (not set)                           
[06/04 11:12:49     12s] 
##  Check design process and node:  
##  Design tech node is not set.

[06/04 11:12:49     12s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[06/04 11:12:49     12s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[06/04 11:12:49     12s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[06/04 11:12:49     12s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[06/04 11:12:49     12s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[06/04 11:12:49     12s] <CMD> set restore_db_stop_at_design_in_memory 0
[06/04 11:13:03     13s] <CMD> encMessage warning 0
[06/04 11:13:03     13s] Suppress "**WARN ..." messages.
[06/04 11:13:03     13s] <CMD> encMessage debug 0
[06/04 11:13:03     13s] <CMD> encMessage info 0
[06/04 11:13:03     13s] Loading view definition file from /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/viewDefinition.tcl
[06/04 11:13:04     13s] *** End library_loading (cpu=0.00min, real=0.02min, mem=10.0M, fe_cpu=0.23min, fe_real=0.50min, fe_mem=712.7M) ***
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 11:13:04     13s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/04 11:13:04     13s] To increase the message display limit, refer to the product command reference manual.
[06/04 11:13:04     13s] *** Netlist is unique.
[06/04 11:13:04     13s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     13s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     13s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     13s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     13s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     13s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     13s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     13s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     13s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     13s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     14s] Loading preference file /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/gui.pref.tcl ...
[06/04 11:13:04     14s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[06/04 11:13:04     14s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[06/04 11:13:04     14s] **WARN: (IMPOPT-3602):	The specified path group name reg2cgate is not defined.
[06/04 11:13:04     14s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[06/04 11:13:04     14s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[06/04 11:13:04     14s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     14s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     14s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:13:04     14s] Loading place ...
[06/04 11:13:04     14s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/04 11:13:05     14s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:13:05     14s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:13:05     14s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[06/04 11:13:05     14s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[06/04 11:13:05     14s] timing_enable_default_delay_arc
[06/04 11:13:08     15s] <CMD> update_constraint_mode -name CM_ideal_cts -sdc_files ../sdc/CONV_syn_cts.sdc
[06/04 11:13:08     15s] Reading timing constraints file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/.mmmcF7LZin/modes/CM_ideal/CM_ideal.sdc' ...
[06/04 11:13:08     15s] Current (total cpu=0:00:15.2, real=0:00:34.0, peak res=879.8M, current mem=851.6M)
[06/04 11:13:08     15s] INFO (CTE): Constraints read successfully.
[06/04 11:13:08     15s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=866.7M, current mem=866.7M)
[06/04 11:13:08     15s] Current (total cpu=0:00:15.2, real=0:00:34.0, peak res=879.8M, current mem=866.7M)
[06/04 11:13:08     15s] Reading timing constraints file '../sdc/CONV_syn_cts.sdc' ...
[06/04 11:13:08     15s] Current (total cpu=0:00:15.2, real=0:00:34.0, peak res=879.8M, current mem=866.7M)
[06/04 11:13:08     15s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../sdc/CONV_syn_cts.sdc, Line 8).
[06/04 11:13:08     15s] 
[06/04 11:13:08     15s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 203).
[06/04 11:13:08     15s] 
[06/04 11:13:08     15s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 204).
[06/04 11:13:08     15s] 
[06/04 11:13:08     15s] INFO (CTE): Reading of timing constraints file ../sdc/CONV_syn_cts.sdc completed, with 3 WARNING
[06/04 11:13:08     15s] WARNING (CTE-25): Line: 9 of File ../sdc/CONV_syn_cts.sdc : Skipped unsupported command: set_max_area
[06/04 11:13:08     15s] 
[06/04 11:13:08     15s] 
[06/04 11:13:08     15s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=867.1M, current mem=867.1M)
[06/04 11:13:08     15s] Current (total cpu=0:00:15.3, real=0:00:34.0, peak res=879.8M, current mem=867.1M)
[06/04 11:13:08     15s] Reading latency file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/.mmmcF7LZin/views/AV_func_max/latency.sdc' ...
[06/04 11:13:08     15s] Reading latency file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/.mmmcF7LZin/views/AV_func_min/latency.sdc' ...
[06/04 11:13:08     15s] Current (total cpu=0:00:15.3, real=0:00:34.0, peak res=879.8M, current mem=867.1M)
[06/04 11:13:08     15s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=868.4M, current mem=868.4M)
[06/04 11:13:08     15s] Current (total cpu=0:00:15.3, real=0:00:34.0, peak res=879.8M, current mem=868.4M)
[06/04 11:13:08     15s] <CMD> set_ccopt_property update_io_latency false
[06/04 11:13:08     15s] <CMD> create_ccopt_clock_tree_spec -file ../ccopt/ccopt.spec
[06/04 11:13:08     15s] Creating clock tree spec for modes (timing configs): CM_ideal CM_ideal_cts
[06/04 11:13:08     15s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/04 11:13:08     15s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 11:13:08     15s] Summary for sequential cells identification: 
[06/04 11:13:08     15s]   Identified SBFF number: 14
[06/04 11:13:08     15s]   Identified MBFF number: 0
[06/04 11:13:08     15s]   Identified SB Latch number: 0
[06/04 11:13:08     15s]   Identified MB Latch number: 0
[06/04 11:13:08     15s]   Not identified SBFF number: 0
[06/04 11:13:08     15s]   Not identified MBFF number: 0
[06/04 11:13:08     15s]   Not identified SB Latch number: 0
[06/04 11:13:08     15s]   Not identified MB Latch number: 0
[06/04 11:13:08     15s]   Number of sequential cells which are not FFs: 13
[06/04 11:13:08     15s]  Visiting view : AV_func_max
[06/04 11:13:08     15s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:13:08     15s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:13:08     15s]  Visiting view : AV_scan_max
[06/04 11:13:08     15s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:13:08     15s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:13:08     15s]  Visiting view : AV_func_min
[06/04 11:13:08     15s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:13:08     15s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:13:08     15s]  Visiting view : AV_scan_min
[06/04 11:13:08     15s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:13:08     15s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:13:08     15s]  Setting StdDelay to 58.40
[06/04 11:13:08     15s] Creating Cell Server, finished. 
[06/04 11:13:08     15s] 
[06/04 11:13:08     15s] Reset timing graph...
[06/04 11:13:08     15s] Ignoring AAE DB Resetting ...
[06/04 11:13:08     15s] Reset timing graph done.
[06/04 11:13:08     15s] Ignoring AAE DB Resetting ...
[06/04 11:13:08     15s] Analyzing clock structure...
[06/04 11:13:08     15s] Analyzing clock structure done.
[06/04 11:13:08     15s] Reset timing graph...
[06/04 11:13:08     15s] Ignoring AAE DB Resetting ...
[06/04 11:13:08     15s] Reset timing graph done.
[06/04 11:13:08     15s] Wrote: ../ccopt/ccopt.spec
[06/04 11:13:27     17s] invalid command name "ssource"
[06/04 11:13:30     17s] <CMD> get_ccopt_clock_trees
[06/04 11:13:30     17s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[06/04 11:13:30     17s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[06/04 11:13:30     17s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[06/04 11:13:30     17s] Extracting original clock gating for clk...
[06/04 11:13:30     17s]   clock_tree clk contains 155 sinks and 8 clock gates.
[06/04 11:13:30     17s]   Extraction for clk complete.
[06/04 11:13:30     17s] Extracting original clock gating for clk done.
[06/04 11:13:30     17s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -early -clock_tree clk 0.150
[06/04 11:13:30     17s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -late -clock_tree clk 0.150
[06/04 11:13:30     17s] <CMD> set_ccopt_property source_max_capacitance -clock_tree clk 0.150
[06/04 11:13:30     17s] <CMD> set_ccopt_property source_latency -clock_tree clk 0.000
[06/04 11:13:30     17s] <CMD> set_ccopt_property clock_period -pin clk 15
[06/04 11:13:30     17s] <CMD> create_ccopt_skew_group -name clk/CM_ideal -sources clk -auto_sinks
[06/04 11:13:30     17s] The skew group clk/CM_ideal was created. It contains 155 sinks and 1 sources.
[06/04 11:13:30     17s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal true
[06/04 11:13:30     17s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/CM_ideal 1.000
[06/04 11:13:30     17s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal clk
[06/04 11:13:30     17s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal CM_ideal
[06/04 11:13:30     17s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal {DC_max DC_min}
[06/04 11:13:30     17s] <CMD> create_ccopt_skew_group -name clk/CM_ideal_cts -sources clk -auto_sinks
[06/04 11:13:30     17s] The skew group clk/CM_ideal_cts was created. It contains 155 sinks and 1 sources.
[06/04 11:13:30     17s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal_cts true
[06/04 11:13:30     17s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal_cts clk
[06/04 11:13:30     17s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal_cts CM_ideal_cts
[06/04 11:13:30     17s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal_cts {DC_max DC_min}
[06/04 11:13:30     17s] <CMD> check_ccopt_clock_tree_convergence
[06/04 11:13:30     17s] Checking clock tree convergence...
[06/04 11:13:30     17s] Checking clock tree convergence done.
[06/04 11:13:30     17s] <CMD> get_ccopt_property auto_design_state_for_ilms
[06/04 11:13:31     17s] <CMD> ccopt_design -cts
[06/04 11:13:31     17s] #% Begin ccopt_design (date=06/04 11:13:31, mem=830.1M)
[06/04 11:13:31     17s] Turning off fast DC mode./nRuntime...
[06/04 11:13:31     17s] **INFO: User's settings:
[06/04 11:13:31     17s] setNanoRouteMode -droutePostRouteSpreadWire         1
[06/04 11:13:31     17s] setNanoRouteMode -extractThirdPartyCompatible       false
[06/04 11:13:31     17s] setNanoRouteMode -grouteExpTdStdDelay               58.4
[06/04 11:13:31     17s] setNanoRouteMode -timingEngine                      {}
[06/04 11:13:31     17s] setDesignMode -process                              180
[06/04 11:13:31     17s] setExtractRCMode -coupling_c_th                     3
[06/04 11:13:31     17s] setExtractRCMode -engine                            preRoute
[06/04 11:13:31     17s] setExtractRCMode -relative_c_th                     0.03
[06/04 11:13:31     17s] setExtractRCMode -total_c_th                        5
[06/04 11:13:31     17s] setDelayCalMode -enable_high_fanout                 true
[06/04 11:13:31     17s] setDelayCalMode -eng_copyNetPropToNewNet            true
[06/04 11:13:31     17s] setDelayCalMode -engine                             aae
[06/04 11:13:31     17s] setDelayCalMode -ignoreNetLoad                      false
[06/04 11:13:31     17s] setPlaceMode -maxRouteLayer                         6
[06/04 11:13:31     17s] setPlaceMode -place_detail_check_route              false
[06/04 11:13:31     17s] setPlaceMode -place_detail_preserve_routing         true
[06/04 11:13:31     17s] setPlaceMode -place_detail_remove_affected_routing  false
[06/04 11:13:31     17s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/04 11:13:31     17s] setPlaceMode -place_global_clock_gate_aware         true
[06/04 11:13:31     17s] setPlaceMode -place_global_cong_effort              auto
[06/04 11:13:31     17s] setPlaceMode -place_global_ignore_scan              true
[06/04 11:13:31     17s] setPlaceMode -place_global_ignore_spare             true
[06/04 11:13:31     17s] setPlaceMode -place_global_module_aware_spare       false
[06/04 11:13:31     17s] setPlaceMode -place_global_place_io_pins            true
[06/04 11:13:31     17s] setPlaceMode -place_global_reorder_scan             false
[06/04 11:13:31     17s] setPlaceMode -powerDriven                           false
[06/04 11:13:31     17s] setPlaceMode -timingDriven                          true
[06/04 11:13:31     17s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/04 11:13:31     17s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/04 11:13:31     17s] 
[06/04 11:13:31     17s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/04 11:13:31     17s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/04 11:13:31     17s] Set place::cacheFPlanSiteMark to 1
[06/04 11:13:31     17s] CCOpt::Phase::Initialization...
[06/04 11:13:31     17s] Check Prerequisites...
[06/04 11:13:31     17s] Leaving CCOpt scope - CheckPlace...
[06/04 11:13:31     17s] OPERPROF: Starting checkPlace at level 1, MEM:1001.7M
[06/04 11:13:32     17s] #spOpts: N=180 
[06/04 11:13:32     17s] # Building CONV llgBox search-tree.
[06/04 11:13:32     17s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1001.7M
[06/04 11:13:32     17s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1001.7M
[06/04 11:13:32     17s] Core basic site is Core8T
[06/04 11:13:32     17s] Use non-trimmed site array because memory saving is not enough.
[06/04 11:13:32     17s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 11:13:32     17s] SiteArray: use 208,896 bytes
[06/04 11:13:32     17s] SiteArray: current memory after site array memory allocation 1033.9M
[06/04 11:13:32     17s] SiteArray: FP blocked sites are writable
[06/04 11:13:32     17s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:1033.9M
[06/04 11:13:32     17s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1033.9M
[06/04 11:13:32     17s] Begin checking placement ... (start mem=1001.7M, init mem=1033.9M)
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Running CheckPlace using 1 thread in normal mode...
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] ...checkPlace normal is done!
[06/04 11:13:32     17s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1033.9M
[06/04 11:13:32     17s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.000, MEM:1033.9M
[06/04 11:13:32     17s] *info: Placed = 2073          
[06/04 11:13:32     17s] *info: Unplaced = 0           
[06/04 11:13:32     17s] Placement Density:58.72%(46408/79027)
[06/04 11:13:32     17s] Placement Density (including fixed std cells):58.72%(46408/79027)
[06/04 11:13:32     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1033.9M
[06/04 11:13:32     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1033.9M
[06/04 11:13:32     17s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1033.9M)
[06/04 11:13:32     17s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.018, MEM:1033.9M
[06/04 11:13:32     17s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:13:32     17s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[06/04 11:13:32     17s]  * CCOpt property update_io_latency is false
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:13:32     17s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:13:32     17s] Executing ccopt post-processing.
[06/04 11:13:32     17s] Synthesizing clock trees with CCOpt...
[06/04 11:13:32     17s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 11:13:32     17s] CCOpt::Phase::PreparingToBalance...
[06/04 11:13:32     17s] Leaving CCOpt scope - Initializing power interface...
[06/04 11:13:32     17s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Positive (advancing) pin insertion delays
[06/04 11:13:32     17s] =========================================
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Found 0 advancing pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Negative (delaying) pin insertion delays
[06/04 11:13:32     17s] ========================================
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Found 0 delaying pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 11:13:32     17s] Notify start of optimization...
[06/04 11:13:32     17s] Notify start of optimization done.
[06/04 11:13:32     17s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/04 11:13:32     17s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:13:32     17s] All LLGs are deleted
[06/04 11:13:32     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1041.9M
[06/04 11:13:32     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1041.9M
[06/04 11:13:32     17s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:13:32     17s] ### Creating LA Mngr. totSessionCpu=0:00:17.6 mem=1041.9M
[06/04 11:13:32     17s] ### Creating LA Mngr, finished. totSessionCpu=0:00:17.6 mem=1041.9M
[06/04 11:13:32     17s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1041.91 MB )
[06/04 11:13:32     17s] (I)       Started Loading and Dumping File ( Curr Mem: 1041.91 MB )
[06/04 11:13:32     17s] (I)       Reading DB...
[06/04 11:13:32     17s] (I)       Read data from FE... (mem=1041.9M)
[06/04 11:13:32     17s] (I)       Read nodes and places... (mem=1041.9M)
[06/04 11:13:32     17s] (I)       Done Read nodes and places (cpu=0.000s, mem=1041.9M)
[06/04 11:13:32     17s] (I)       Read nets... (mem=1041.9M)
[06/04 11:13:32     17s] (I)       Done Read nets (cpu=0.010s, mem=1041.9M)
[06/04 11:13:32     17s] (I)       Done Read data from FE (cpu=0.010s, mem=1041.9M)
[06/04 11:13:32     17s] (I)       before initializing RouteDB syMemory usage = 1041.9 MB
[06/04 11:13:32     17s] (I)       == Non-default Options ==
[06/04 11:13:32     17s] (I)       Maximum routing layer                              : 6
[06/04 11:13:32     17s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 11:13:32     17s] (I)       Use row-based GCell size
[06/04 11:13:32     17s] (I)       GCell unit size  : 4480
[06/04 11:13:32     17s] (I)       GCell multiplier : 1
[06/04 11:13:32     17s] (I)       build grid graph
[06/04 11:13:32     17s] (I)       build grid graph start
[06/04 11:13:32     17s] [NR-eGR] Track table information for default rule: 
[06/04 11:13:32     17s] [NR-eGR] ME1 has no routable track
[06/04 11:13:32     17s] [NR-eGR] ME2 has single uniform track structure
[06/04 11:13:32     17s] [NR-eGR] ME3 has single uniform track structure
[06/04 11:13:32     17s] [NR-eGR] ME4 has single uniform track structure
[06/04 11:13:32     17s] [NR-eGR] ME5 has single uniform track structure
[06/04 11:13:32     17s] [NR-eGR] ME6 has single uniform track structure
[06/04 11:13:32     17s] (I)       build grid graph end
[06/04 11:13:32     17s] (I)       ===========================================================================
[06/04 11:13:32     17s] (I)       == Report All Rule Vias ==
[06/04 11:13:32     17s] (I)       ===========================================================================
[06/04 11:13:32     17s] (I)        Via Rule : (Default)
[06/04 11:13:32     17s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 11:13:32     17s] (I)       ---------------------------------------------------------------------------
[06/04 11:13:32     17s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 11:13:32     17s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 11:13:32     17s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 11:13:32     17s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 11:13:32     17s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 11:13:32     17s] (I)       ===========================================================================
[06/04 11:13:32     17s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1041.91 MB )
[06/04 11:13:32     17s] (I)       Num PG vias on layer 2 : 0
[06/04 11:13:32     17s] (I)       Num PG vias on layer 3 : 0
[06/04 11:13:32     17s] (I)       Num PG vias on layer 4 : 0
[06/04 11:13:32     17s] (I)       Num PG vias on layer 5 : 0
[06/04 11:13:32     17s] (I)       Num PG vias on layer 6 : 0
[06/04 11:13:32     17s] [NR-eGR] Read 9034 PG shapes
[06/04 11:13:32     17s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1041.91 MB )
[06/04 11:13:32     17s] [NR-eGR] #Routing Blockages  : 0
[06/04 11:13:32     17s] [NR-eGR] #Instance Blockages : 0
[06/04 11:13:32     17s] [NR-eGR] #PG Blockages       : 9034
[06/04 11:13:32     17s] [NR-eGR] #Halo Blockages     : 0
[06/04 11:13:32     17s] [NR-eGR] #Boundary Blockages : 0
[06/04 11:13:32     17s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 11:13:32     17s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 11:13:32     17s] (I)       readDataFromPlaceDB
[06/04 11:13:32     17s] (I)       Read net information..
[06/04 11:13:32     17s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=0
[06/04 11:13:32     17s] (I)       Read testcase time = 0.000 seconds
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] (I)       early_global_route_priority property id does not exist.
[06/04 11:13:32     17s] (I)       Start initializing grid graph
[06/04 11:13:32     17s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 11:13:32     17s] (I)       End initializing grid graph
[06/04 11:13:32     17s] (I)       Model blockages into capacity
[06/04 11:13:32     17s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 11:13:32     17s] (I)       Started Modeling ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 11:13:32     17s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 11:13:32     17s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 11:13:32     17s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 11:13:32     17s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 11:13:32     17s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       -- layer congestion ratio --
[06/04 11:13:32     17s] (I)       Layer 1 : 0.100000
[06/04 11:13:32     17s] (I)       Layer 2 : 0.700000
[06/04 11:13:32     17s] (I)       Layer 3 : 0.700000
[06/04 11:13:32     17s] (I)       Layer 4 : 0.700000
[06/04 11:13:32     17s] (I)       Layer 5 : 0.700000
[06/04 11:13:32     17s] (I)       Layer 6 : 0.700000
[06/04 11:13:32     17s] (I)       ----------------------------
[06/04 11:13:32     17s] (I)       Number of ignored nets = 0
[06/04 11:13:32     17s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 11:13:32     17s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 11:13:32     17s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 11:13:32     17s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 11:13:32     17s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 11:13:32     17s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 11:13:32     17s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 11:13:32     17s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 11:13:32     17s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 11:13:32     17s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 11:13:32     17s] (I)       Before initializing Early Global Route syMemory usage = 1042.9 MB
[06/04 11:13:32     17s] (I)       Ndr track 0 does not exist
[06/04 11:13:32     17s] (I)       ---------------------Grid Graph Info--------------------
[06/04 11:13:32     17s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 11:13:32     17s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 11:13:32     17s] (I)       Site width          :   560  (dbu)
[06/04 11:13:32     17s] (I)       Row height          :  4480  (dbu)
[06/04 11:13:32     17s] (I)       GCell width         :  4480  (dbu)
[06/04 11:13:32     17s] (I)       GCell height        :  4480  (dbu)
[06/04 11:13:32     17s] (I)       Grid                :    93    90     6
[06/04 11:13:32     17s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 11:13:32     17s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 11:13:32     17s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 11:13:32     17s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 11:13:32     17s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 11:13:32     17s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 11:13:32     17s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 11:13:32     17s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 11:13:32     17s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 11:13:32     17s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 11:13:32     17s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 11:13:32     17s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 11:13:32     17s] (I)       --------------------------------------------------------
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] [NR-eGR] ============ Routing rule table ============
[06/04 11:13:32     17s] [NR-eGR] Rule id: 0  Nets: 2341 
[06/04 11:13:32     17s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 11:13:32     17s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 11:13:32     17s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:13:32     17s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:13:32     17s] [NR-eGR] ========================================
[06/04 11:13:32     17s] [NR-eGR] 
[06/04 11:13:32     17s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 11:13:32     17s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 11:13:32     17s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 11:13:32     17s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 11:13:32     17s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 11:13:32     17s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 11:13:32     17s] (I)       After initializing Early Global Route syMemory usage = 1042.9 MB
[06/04 11:13:32     17s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Reset routing kernel
[06/04 11:13:32     17s] (I)       Started Global Routing ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       ============= Initialization =============
[06/04 11:13:32     17s] (I)       totalPins=6845  totalGlobalPin=6644 (97.06%)
[06/04 11:13:32     17s] (I)       Started Net group 1 ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Started Build MST ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Generate topology with single threads
[06/04 11:13:32     17s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 11:13:32     17s] [NR-eGR] Layer group 1: route 2341 net(s) in layer range [2, 6]
[06/04 11:13:32     17s] (I)       
[06/04 11:13:32     17s] (I)       ============  Phase 1a Route ============
[06/04 11:13:32     17s] (I)       Started Phase 1a ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Started Pattern routing ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[06/04 11:13:32     17s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Usage: 15082 = (7401 H, 7681 V) = (8.24% H, 7.67% V) = (3.316e+04um H, 3.441e+04um V)
[06/04 11:13:32     17s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       
[06/04 11:13:32     17s] (I)       ============  Phase 1b Route ============
[06/04 11:13:32     17s] (I)       Started Phase 1b ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Started Monotonic routing ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Usage: 15096 = (7407 H, 7689 V) = (8.25% H, 7.68% V) = (3.318e+04um H, 3.445e+04um V)
[06/04 11:13:32     17s] (I)       Overflow of layer group 1: 7.22% H + 1.51% V. EstWL: 6.763008e+04um
[06/04 11:13:32     17s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       
[06/04 11:13:32     17s] (I)       ============  Phase 1c Route ============
[06/04 11:13:32     17s] (I)       Started Phase 1c ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Started Two level routing ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Level2 Grid: 19 x 18
[06/04 11:13:32     17s] (I)       Started Two Level Routing ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 11:13:32     17s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       
[06/04 11:13:32     17s] (I)       ============  Phase 1d Route ============
[06/04 11:13:32     17s] (I)       Started Phase 1d ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Started Detoured routing ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 11:13:32     17s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       
[06/04 11:13:32     17s] (I)       ============  Phase 1e Route ============
[06/04 11:13:32     17s] (I)       Started Phase 1e ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Started Route legalization ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Usage: 15194 = (7408 H, 7786 V) = (8.25% H, 7.77% V) = (3.319e+04um H, 3.488e+04um V)
[06/04 11:13:32     17s] [NR-eGR] Early Global Route overflow of layer group 1: 7.22% H + 1.48% V. EstWL: 6.806912e+04um
[06/04 11:13:32     17s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Started Layer assignment ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Running layer assignment with 1 threads
[06/04 11:13:32     17s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       
[06/04 11:13:32     17s] (I)       ============  Phase 1l Route ============
[06/04 11:13:32     17s] (I)       Started Phase 1l ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       
[06/04 11:13:32     17s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 11:13:32     17s] [NR-eGR]                        OverCon           OverCon            
[06/04 11:13:32     17s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/04 11:13:32     17s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[06/04 11:13:32     17s] [NR-eGR] ---------------------------------------------------------------
[06/04 11:13:32     17s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 11:13:32     17s] [NR-eGR]     ME2  (2)        49( 0.59%)         3( 0.04%)   ( 0.63%) 
[06/04 11:13:32     17s] [NR-eGR]     ME3  (3)       325( 3.95%)        25( 0.30%)   ( 4.26%) 
[06/04 11:13:32     17s] [NR-eGR]     ME4  (4)        20( 0.24%)         0( 0.00%)   ( 0.24%) 
[06/04 11:13:32     17s] [NR-eGR]     ME5  (5)        92( 1.12%)         1( 0.01%)   ( 1.13%) 
[06/04 11:13:32     17s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 11:13:32     17s] [NR-eGR] ---------------------------------------------------------------
[06/04 11:13:32     17s] [NR-eGR] Total              486( 1.25%)        29( 0.07%)   ( 1.33%) 
[06/04 11:13:32     17s] [NR-eGR] 
[06/04 11:13:32     17s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       total 2D Cap : 193855 = (91712 H, 102143 V)
[06/04 11:13:32     17s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.78% H + 0.23% V
[06/04 11:13:32     17s] [NR-eGR] Overflow after Early Global Route 3.40% H + 0.29% V
[06/04 11:13:32     17s] (I)       ============= track Assignment ============
[06/04 11:13:32     17s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Started Track Assignment ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 11:13:32     17s] (I)       Running track assignment with 1 threads
[06/04 11:13:32     17s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] (I)       Run Multi-thread track assignment
[06/04 11:13:32     17s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] [NR-eGR] Started Export DB wires ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] [NR-eGR] Started Export all nets ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] [NR-eGR] Started Set wire vias ( Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:13:32     17s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6740
[06/04 11:13:32     17s] [NR-eGR]    ME2  (2V) length: 3.227496e+04um, number of vias: 10154
[06/04 11:13:32     17s] [NR-eGR]    ME3  (3H) length: 2.460758e+04um, number of vias: 1048
[06/04 11:13:32     17s] [NR-eGR]    ME4  (4V) length: 5.038350e+03um, number of vias: 811
[06/04 11:13:32     17s] [NR-eGR]    ME5  (5H) length: 1.122488e+04um, number of vias: 10
[06/04 11:13:32     17s] [NR-eGR]    ME6  (6V) length: 3.920000e+00um, number of vias: 0
[06/04 11:13:32     17s] [NR-eGR] Total length: 7.314969e+04um, number of vias: 18763
[06/04 11:13:32     17s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:13:32     17s] [NR-eGR] Total eGR-routed clock nets wire length: 2.615910e+03um 
[06/04 11:13:32     17s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:13:32     17s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1042.91 MB )
[06/04 11:13:32     17s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:13:32     17s] Rebuilding timing graph...
[06/04 11:13:32     17s] Rebuilding timing graph done.
[06/04 11:13:32     17s] Legalization setup...
[06/04 11:13:32     17s] Using cell based legalization.
[06/04 11:13:32     17s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 11:13:32     17s] OPERPROF: Starting DPlace-Init at level 1, MEM:1073.5M
[06/04 11:13:32     17s] #spOpts: N=180 
[06/04 11:13:32     17s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1073.5M
[06/04 11:13:32     17s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1073.5M
[06/04 11:13:32     17s] Core basic site is Core8T
[06/04 11:13:32     17s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 11:13:32     17s] SiteArray: use 208,896 bytes
[06/04 11:13:32     17s] SiteArray: current memory after site array memory allocation 1073.5M
[06/04 11:13:32     17s] SiteArray: FP blocked sites are writable
[06/04 11:13:32     17s] Estimated cell power/ground rail width = 0.560 um
[06/04 11:13:32     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 11:13:32     17s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1073.5M
[06/04 11:13:32     17s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.004, MEM:1073.5M
[06/04 11:13:32     17s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1073.5M
[06/04 11:13:32     17s] OPERPROF:     Starting CMU at level 3, MEM:1073.5M
[06/04 11:13:32     17s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1073.5M
[06/04 11:13:32     17s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1073.5M
[06/04 11:13:32     17s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1073.5MB).
[06/04 11:13:32     17s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1073.5M
[06/04 11:13:32     17s] (I)       Load db... (mem=1073.5M)
[06/04 11:13:32     17s] (I)       Read data from FE... (mem=1073.5M)
[06/04 11:13:32     17s] (I)       Read nodes and places... (mem=1073.5M)
[06/04 11:13:32     17s] (I)       Number of ignored instance 0
[06/04 11:13:32     17s] (I)       Number of inbound cells 0
[06/04 11:13:32     17s] (I)       numMoveCells=2073, numMacros=4  numPads=105  numMultiRowHeightInsts=0
[06/04 11:13:32     17s] (I)       cell height: 4480, count: 2073
[06/04 11:13:32     17s] (I)       Done Read nodes and places (cpu=0.000s, mem=1074.5M)
[06/04 11:13:32     17s] (I)       Read rows... (mem=1074.5M)
[06/04 11:13:32     17s] (I)       rowRegion is not equal to core box, resetting core box
[06/04 11:13:32     17s] (I)       rowRegion : (50220, 50400) - (363260, 350560)
[06/04 11:13:32     17s] (I)       coreBox   : (50220, 50400) - (363320, 350560)
[06/04 11:13:32     17s] (I)       Done Read rows (cpu=0.000s, mem=1074.5M)
[06/04 11:13:32     17s] (I)       Done Read data from FE (cpu=0.000s, mem=1074.5M)
[06/04 11:13:32     17s] (I)       Done Load db (cpu=0.000s, mem=1074.5M)
[06/04 11:13:32     17s] (I)       Constructing placeable region... (mem=1074.5M)
[06/04 11:13:32     17s] (I)       Constructing bin map
[06/04 11:13:32     17s] (I)       Initialize bin information with width=44800 height=44800
[06/04 11:13:32     17s] (I)       Done constructing bin map
[06/04 11:13:32     17s] (I)       Removing 0 blocked bin with high fixed inst density
[06/04 11:13:32     17s] (I)       Compute region effective width... (mem=1074.5M)
[06/04 11:13:32     17s] (I)       Done Compute region effective width (cpu=0.000s, mem=1074.5M)
[06/04 11:13:32     17s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1074.5M)
[06/04 11:13:32     17s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:13:32     17s] Validating CTS configuration...
[06/04 11:13:32     17s] Checking module port directions...
[06/04 11:13:32     17s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:13:32     17s] Non-default CCOpt properties:
[06/04 11:13:32     17s] route_type is set for at least one object
[06/04 11:13:32     17s] source_max_capacitance is set for at least one object
[06/04 11:13:32     17s] target_insertion_delay is set for at least one object
[06/04 11:13:32     17s] target_max_trans_sdc is set for at least one object
[06/04 11:13:32     17s] update_io_latency: 0 (default: true)
[06/04 11:13:32     17s] Route type trimming info:
[06/04 11:13:32     17s]   No route type modifications were made.
[06/04 11:13:32     17s] Accumulated time to calculate placeable region: 0
[06/04 11:13:32     17s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[06/04 11:13:32     17s] Accumulated time to calculate placeable region: 0
[06/04 11:13:32     17s] (I)       Initializing Steiner engine. 
[06/04 11:13:32     17s] LayerId::1 widthSet size::4
[06/04 11:13:32     17s] LayerId::2 widthSet size::4
[06/04 11:13:32     17s] LayerId::3 widthSet size::4
[06/04 11:13:32     17s] LayerId::4 widthSet size::4
[06/04 11:13:32     17s] LayerId::5 widthSet size::4
[06/04 11:13:32     17s] LayerId::6 widthSet size::2
[06/04 11:13:32     17s] Updating RC grid for preRoute extraction ...
[06/04 11:13:32     17s] Initializing multi-corner capacitance tables ... 
[06/04 11:13:32     17s] Initializing multi-corner resistance tables ...
[06/04 11:13:32     17s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:13:32     17s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:13:32     17s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.222382 ; aWlH: 0.000000 ; Pmax: 0.837000 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:13:32     17s] Start AAE Lib Loading. (MEM=1075.54)
[06/04 11:13:32     17s] End AAE Lib Loading. (MEM=1094.61 CPU=0:00:00.0 Real=0:00:00.0)
[06/04 11:13:32     17s] End AAE Lib Interpolated Model. (MEM=1094.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:13:32     17s] Clock tree balancer configuration for clock_tree clk:
[06/04 11:13:32     17s] Non-default CCOpt properties:
[06/04 11:13:32     17s]   route_type (leaf): default_route_type_leaf (default: default)
[06/04 11:13:32     17s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/04 11:13:32     17s]   route_type (top): default_route_type_nonleaf (default: default)
[06/04 11:13:32     17s]   source_max_capacitance: 150 (default: auto)
[06/04 11:13:32     17s] For power domain auto-default:
[06/04 11:13:32     17s]   Buffers:     DEL1 
[06/04 11:13:32     17s]   Inverters:   
[06/04 11:13:32     17s]   Clock gates: ICGD1 
[06/04 11:13:32     17s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 79027.200um^2
[06/04 11:13:32     17s] Top Routing info:
[06/04 11:13:32     17s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:13:32     17s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/04 11:13:32     17s] Trunk Routing info:
[06/04 11:13:32     17s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:13:32     17s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 11:13:32     17s] Leaf Routing info:
[06/04 11:13:32     17s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:13:32     17s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 11:13:32     17s] For timing_corner DC_max:setup, late and power domain auto-default:
[06/04 11:13:32     17s]   Slew time target (leaf):    0.150ns (Too low; min: 1.150ns)
[06/04 11:13:32     17s]   Slew time target (trunk):   0.150ns (Too low; min: 1.150ns)
[06/04 11:13:32     17s]   Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
[06/04 11:13:32     17s]   Buffer unit delay: 0.358ns
[06/04 11:13:32     17s]   Buffer max distance: 8.602um
[06/04 11:13:32     17s] Fastest wire driving cells and distances:
[06/04 11:13:32     17s]   Buffer    : {lib_cell:DEL1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=8.602um, saturatedSlew=0.147ns, speed=39.549um per ns, cellArea=1458.266um^2 per 1000um}
[06/04 11:13:32     17s]   Clock gate: {lib_cell:ICGD1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=39.766um, saturatedSlew=0.142ns, speed=91.945um per ns, cellArea=1451.049um^2 per 1000um}
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] **ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Logic Sizing Table:
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] ----------------------------------------------------------
[06/04 11:13:32     17s] Cell    Instance count    Source    Eligible library cells
[06/04 11:13:32     17s] ----------------------------------------------------------
[06/04 11:13:32     17s]   (empty table)
[06/04 11:13:32     17s] ----------------------------------------------------------
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 11:13:32     17s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:13:32     17s] Clock tree balancer configuration for skew_group clk/CM_ideal:
[06/04 11:13:32     17s]   Sources:                     pin clk
[06/04 11:13:32     17s]   Total number of sinks:       155
[06/04 11:13:32     17s]   Delay constrained sinks:     147
[06/04 11:13:32     17s]   Non-leaf sinks:              0
[06/04 11:13:32     17s]   Ignore pins:                 0
[06/04 11:13:32     17s]  Timing corner DC_max:setup.late:
[06/04 11:13:32     17s]   Skew target:                 0.000ns
[06/04 11:13:32     17s]   Insertion delay target:      1.000ns
[06/04 11:13:32     17s] Clock tree balancer configuration for skew_group clk/CM_ideal_cts:
[06/04 11:13:32     17s]   Sources:                     pin clk
[06/04 11:13:32     17s]   Total number of sinks:       155
[06/04 11:13:32     17s]   Delay constrained sinks:     147
[06/04 11:13:32     17s]   Non-leaf sinks:              0
[06/04 11:13:32     17s]   Ignore pins:                 0
[06/04 11:13:32     17s]  Timing corner DC_max:setup.late:
[06/04 11:13:32     17s]   Skew target:                 0.000ns
[06/04 11:13:32     17s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 11:13:32     17s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 11:13:32     17s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 11:13:32     17s] Primary reporting skew groups are:
[06/04 11:13:32     17s] skew_group clk/CM_ideal with 155 clock sinks
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Clock DAG stats initial state:
[06/04 11:13:32     17s]   cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:13:32     17s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=120.422um^2, l=0.000um^2, total=120.422um^2
[06/04 11:13:32     17s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1186.870um, total=1186.870um
[06/04 11:13:32     17s] Clock DAG library cell distribution initial state {count}:
[06/04 11:13:32     17s]   NICGs: AN2D1: 8 
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Distribution of half-perimeter wire length by ICG depth:
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] -----------------------------------------------------------------------------
[06/04 11:13:32     17s] Min ICG    Max ICG    Count    HPWL
[06/04 11:13:32     17s] Depth      Depth               (um)
[06/04 11:13:32     17s] -----------------------------------------------------------------------------
[06/04 11:13:32     17s]    0          0         8      [min=30, max=483, avg=148, sd=145, total=1187]
[06/04 11:13:32     17s]    0          1         1      [min=362, max=362, avg=362, sd=0, total=362]
[06/04 11:13:32     17s] -----------------------------------------------------------------------------
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:13:32     17s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Layer information for route type default_route_type_leaf:
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] --------------------------------------------------------------------
[06/04 11:13:32     17s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 11:13:32     17s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 11:13:32     17s] --------------------------------------------------------------------
[06/04 11:13:32     17s] ME1      N            H          0.327         0.166         0.054
[06/04 11:13:32     17s] ME2      N            V          0.236         0.183         0.043
[06/04 11:13:32     17s] ME3      Y            H          0.236         0.191         0.045
[06/04 11:13:32     17s] ME4      Y            V          0.236         0.184         0.043
[06/04 11:13:32     17s] ME5      N            H          0.236         0.186         0.044
[06/04 11:13:32     17s] ME6      N            V          0.016         0.207         0.003
[06/04 11:13:32     17s] --------------------------------------------------------------------
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:13:32     17s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Layer information for route type default_route_type_nonleaf:
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] --------------------------------------------------------------------
[06/04 11:13:32     17s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 11:13:32     17s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 11:13:32     17s] --------------------------------------------------------------------
[06/04 11:13:32     17s] ME1      N            H          0.327         0.237         0.078
[06/04 11:13:32     17s] ME2      N            V          0.236         0.260         0.061
[06/04 11:13:32     17s] ME3      Y            H          0.236         0.281         0.066
[06/04 11:13:32     17s] ME4      Y            V          0.236         0.261         0.062
[06/04 11:13:32     17s] ME5      N            H          0.236         0.274         0.065
[06/04 11:13:32     17s] ME6      N            V          0.016         0.264         0.004
[06/04 11:13:32     17s] --------------------------------------------------------------------
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:13:32     17s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Layer information for route type default_route_type_nonleaf:
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] --------------------------------------------------------------------
[06/04 11:13:32     17s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 11:13:32     17s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 11:13:32     17s] --------------------------------------------------------------------
[06/04 11:13:32     17s] ME1      N            H          0.327         0.166         0.054
[06/04 11:13:32     17s] ME2      N            V          0.236         0.183         0.043
[06/04 11:13:32     17s] ME3      Y            H          0.236         0.191         0.045
[06/04 11:13:32     17s] ME4      Y            V          0.236         0.184         0.043
[06/04 11:13:32     17s] ME5      N            H          0.236         0.186         0.044
[06/04 11:13:32     17s] ME6      N            V          0.016         0.207         0.003
[06/04 11:13:32     17s] --------------------------------------------------------------------
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Via selection for estimated routes (rule default):
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] -------------------------------------------------------------------------
[06/04 11:13:32     17s] Layer      Via Cell               Res.     Cap.     RC       Top of Stack
[06/04 11:13:32     17s] Range                             (Ohm)    (fF)     (fs)     Only
[06/04 11:13:32     17s] -------------------------------------------------------------------------
[06/04 11:13:32     17s] ME1-ME2    VIA12_VV               6.500    0.038    0.249    false
[06/04 11:13:32     17s] ME2-ME3    VIA23_VH               6.500    0.032    0.205    false
[06/04 11:13:32     17s] ME2-ME3    VIA23_stack_HAMMER1    6.500    0.050    0.326    true
[06/04 11:13:32     17s] ME3-ME4    VIA34_VH               6.500    0.032    0.205    false
[06/04 11:13:32     17s] ME3-ME4    VIA34_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 11:13:32     17s] ME4-ME5    VIA45_VH               6.500    0.032    0.206    false
[06/04 11:13:32     17s] ME4-ME5    VIA45_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 11:13:32     17s] ME5-ME6    VIA56_HH               6.500    0.066    0.426    false
[06/04 11:13:32     17s] ME5-ME6    VIA56_stack_HAMMER1    6.500    0.081    0.529    true
[06/04 11:13:32     17s] -------------------------------------------------------------------------
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Ideal and dont_touch net fanout counts:
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] -----------------------------------------------------------
[06/04 11:13:32     17s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[06/04 11:13:32     17s] -----------------------------------------------------------
[06/04 11:13:32     17s]       1            10                      0
[06/04 11:13:32     17s]      11           100                      1
[06/04 11:13:32     17s]     101          1000                      0
[06/04 11:13:32     17s]    1001         10000                      0
[06/04 11:13:32     17s]   10001           +                        0
[06/04 11:13:32     17s] -----------------------------------------------------------
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Top ideal and dont_touch nets by fanout:
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] ---------------------
[06/04 11:13:32     17s] Net name    Fanout ()
[06/04 11:13:32     17s] ---------------------
[06/04 11:13:32     17s] clk            27
[06/04 11:13:32     17s] ---------------------
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] No dont_touch hnets found in the clock tree
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Filtering reasons for cell type: buffer
[06/04 11:13:32     17s] =======================================
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 11:13:32     17s] Clock trees    Power domain    Reason                         Library cells
[06/04 11:13:32     17s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 11:13:32     17s] all            auto-default    Unbalanced rise/fall delays    { BUFFD1 BUFFD10 BUFFD12 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[06/04 11:13:32     17s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Filtering reasons for cell type: inverter
[06/04 11:13:32     17s] =========================================
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] -------------------------------------------------------------------------------------------------------------------
[06/04 11:13:32     17s] Clock trees    Power domain    Reason                         Library cells
[06/04 11:13:32     17s] -------------------------------------------------------------------------------------------------------------------
[06/04 11:13:32     17s] all            auto-default    Unbalanced rise/fall delays    { INVD1 INVD10 INVD12 INVD2 INVD3 INVD4 INVD6 INVD8 }
[06/04 11:13:32     17s] -------------------------------------------------------------------------------------------------------------------
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] CCOpt configuration status: cannot run ccopt_design.
[06/04 11:13:32     17s] Check the log for details of problem(s) found:
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] ---------------------------------------------------
[06/04 11:13:32     17s] Design configuration problems
[06/04 11:13:32     17s] ---------------------------------------------------
[06/04 11:13:32     17s] One or more clock trees have configuration problems
[06/04 11:13:32     17s] ---------------------------------------------------
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Clock tree configuration problems:
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] ------------------------------------------------------
[06/04 11:13:32     17s] Clock tree    Problem
[06/04 11:13:32     17s] ------------------------------------------------------
[06/04 11:13:32     17s] clk           The maximum transition target is too low
[06/04 11:13:32     17s] ------------------------------------------------------
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/04 11:13:32     17s] Runtime done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/04 11:13:32     17s] Runtime Report Coverage % = 92.7
[06/04 11:13:32     17s] Runtime Summary
[06/04 11:13:32     17s] ===============
[06/04 11:13:32     17s] Clock Runtime:  (73%) Core CTS           0.21 (Init 0.21, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[06/04 11:13:32     17s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[06/04 11:13:32     17s] Clock Runtime:  (26%) Other CTS          0.07 (Init 0.07, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[06/04 11:13:32     17s] Clock Runtime: (100%) Total              0.28
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] Runtime Summary:
[06/04 11:13:32     17s] ================
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] ------------------------------------------------------------------------------------------------------------
[06/04 11:13:32     17s] wall  % time  children  called  name
[06/04 11:13:32     17s] ------------------------------------------------------------------------------------------------------------
[06/04 11:13:32     17s] 0.30  100.00    0.30      0       
[06/04 11:13:32     17s] 0.30  100.00    0.28      1     Runtime
[06/04 11:13:32     17s] 0.02    7.26    0.02      1     CCOpt::Phase::Initialization
[06/04 11:13:32     17s] 0.02    7.25    0.02      1       Check Prerequisites
[06/04 11:13:32     17s] 0.02    6.28    0.00      1         Leaving CCOpt scope - CheckPlace
[06/04 11:13:32     17s] 0.26   85.40    0.20      1     CCOpt::Phase::PreparingToBalance
[06/04 11:13:32     17s] 0.00    0.06    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/04 11:13:32     17s] 0.06   18.20    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/04 11:13:32     17s] 0.02    8.00    0.00      1       Legalization setup
[06/04 11:13:32     17s] 0.12   39.49    0.01      1       Validating CTS configuration
[06/04 11:13:32     17s] 0.00    0.00    0.00      1         Checking module port directions
[06/04 11:13:32     17s] 0.01    2.58    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 11:13:32     17s] ------------------------------------------------------------------------------------------------------------
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 11:13:32     17s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 11:13:32     17s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[06/04 11:13:32     17s] Set place::cacheFPlanSiteMark to 0
[06/04 11:13:32     17s] All LLGs are deleted
[06/04 11:13:32     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1151.9M
[06/04 11:13:32     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1151.9M
[06/04 11:13:32     17s] 3
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] *** Summary of all messages that are not suppressed in this session:
[06/04 11:13:32     17s] Severity  ID               Count  Summary                                  
[06/04 11:13:32     17s] WARNING   IMPSP-105            4  'setPlaceMode -maxRouteLayer' will becom...
[06/04 11:13:32     17s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[06/04 11:13:32     17s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[06/04 11:13:32     17s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[06/04 11:13:32     17s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[06/04 11:13:32     17s] WARNING   IMPCCOPT-2015        1  %s will not update I/O latencies for the...
[06/04 11:13:32     17s] ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
[06/04 11:13:32     17s] *** Message Summary: 10 warning(s), 2 error(s)
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] =============================================================================================
[06/04 11:13:32     17s]  Final TAT Report for ccopt_design
[06/04 11:13:32     17s] =============================================================================================
[06/04 11:13:32     17s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:13:32     17s] ---------------------------------------------------------------------------------------------
[06/04 11:13:32     17s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:13:32     17s] [ MISC                   ]          0:00:00.3  (  99.9 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 11:13:32     17s] ---------------------------------------------------------------------------------------------
[06/04 11:13:32     17s]  ccopt_design TOTAL                 0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 11:13:32     17s] ---------------------------------------------------------------------------------------------
[06/04 11:13:32     17s] 
[06/04 11:13:32     17s] #% End ccopt_design (date=06/04 11:13:32, total cpu=0:00:00.4, real=0:00:01.0, peak res=890.7M, current mem=890.7M)
[06/04 11:13:32     17s] 
[06/04 11:14:22     21s] <CMD> encMessage warning 0
[06/04 11:14:22     21s] Suppress "**WARN ..." messages.
[06/04 11:14:22     21s] <CMD> encMessage debug 0
[06/04 11:14:22     21s] <CMD> encMessage info 0
[06/04 11:14:22     21s] **WARN: (IMPIMEX-4017):	freeDesign cannot reset some internal state of applications or global settings, so it is not reliable enough to use in a real flow.
[06/04 11:14:22     21s] Reset to color id 0 for clk_gate_col_reg (SNPS_CLOCK_GATE_HIGH_CONV_0) and all their descendants.
[06/04 11:14:22     21s] Reset to color id 0 for clk_gate_iaddr_reg (SNPS_CLOCK_GATE_HIGH_CONV_7) and all their descendants.
[06/04 11:14:22     21s] Reset to color id 0 for clk_gate_ST_CONV_cnt_reg (SNPS_CLOCK_GATE_HIGH_CONV_6) and all their descendants.
[06/04 11:14:22     21s] Reset to color id 0 for clk_gate_idata_r_reg (SNPS_CLOCK_GATE_HIGH_CONV_5) and all their descendants.
[06/04 11:14:22     21s] Reset to color id 0 for clk_gate_conv_mac_reg (SNPS_CLOCK_GATE_HIGH_CONV_4) and all their descendants.
[06/04 11:14:22     21s] Reset to color id 0 for clk_gate_caddr_wr_reg (SNPS_CLOCK_GATE_HIGH_CONV_3) and all their descendants.
[06/04 11:14:22     21s] Reset to color id 0 for clk_gate_caddr_rd_reg (SNPS_CLOCK_GATE_HIGH_CONV_2) and all their descendants.
[06/04 11:14:22     21s] Reset to color id 0 for clk_gate_maxpool_res_reg (SNPS_CLOCK_GATE_HIGH_CONV_1) and all their descendants.
[06/04 11:14:22     21s] Reset to color id 0 for gt_x_40 (CONV_DW_cmp_0) and all their descendants.
[06/04 11:14:22     21s] Reset to color id 0 for add_x_26 (CONV_DW01_inc_0) and all their descendants.
[06/04 11:14:22     21s] Reset to color id 0 for DP_OP_110_122_9292 (CONV_DP_OP_110_122_9292_1) and all their descendants.
[06/04 11:14:22     21s] Free PSO.
[06/04 11:14:22     21s] 
[06/04 11:14:22     21s] 
[06/04 11:14:22     21s] Info (SM2C): Status of key globals:
[06/04 11:14:22     21s] 	 MMMC-by-default flow     : 1
[06/04 11:14:22     21s] 	 Default MMMC objs envvar : 0
[06/04 11:14:22     21s] 	 Data portability         : 0
[06/04 11:14:22     21s] 	 MMMC PV Emulation        : 0
[06/04 11:14:22     21s] 	 MMMC debug               : 0
[06/04 11:14:22     21s] 	 Init_Design flow         : 1
[06/04 11:14:22     21s] 
[06/04 11:14:22     21s] 
[06/04 11:14:22     21s] 	 CTE SM2C global          : false
[06/04 11:14:22     21s] 	 Reporting view filter    : false
[06/04 11:14:23     22s] Loading view definition file from /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/viewDefinition.tcl
[06/04 11:14:23     22s] *** End library_loading (cpu=0.00min, real=0.00min, mem=8.0M, fe_cpu=0.37min, fe_real=1.82min, fe_mem=902.8M) ***
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 11:14:23     22s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/04 11:14:23     22s] To increase the message display limit, refer to the product command reference manual.
[06/04 11:14:23     22s] *** Netlist is unique.
[06/04 11:14:23     22s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:23     22s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:23     22s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:23     22s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:23     22s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:23     22s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:23     22s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:23     22s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:23     22s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:23     22s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:23     22s] Loading preference file /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/gui.pref.tcl ...
[06/04 11:14:23     22s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[06/04 11:14:23     22s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[06/04 11:14:23     22s] **WARN: (IMPOPT-3602):	The specified path group name reg2cgate is not defined.
[06/04 11:14:23     22s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[06/04 11:14:23     22s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[06/04 11:14:23     22s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.**WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 11:14:23     22s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 11:14:23     22s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 11:14:23     22s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 11:14:23     22s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/04 11:14:23     22s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:14:24     22s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:24     22s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:24     22s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:24     22s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:24     22s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:24     22s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:24     22s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:24     22s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:24     22s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:24     22s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:14:24     22s] Loading place ...
[06/04 11:14:24     23s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:14:24     23s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:14:24     23s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[06/04 11:14:24     23s] timing_enable_default_delay_arc
[06/04 11:14:28     23s] <CMD> update_constraint_mode -name CM_ideal_cts -sdc_files ../sdc/CONV_syn_cts.sdc
[06/04 11:14:28     23s] Reading timing constraints file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/.mmmc1xJhho/modes/CM_ideal/CM_ideal.sdc' ...
[06/04 11:14:28     23s] Current (total cpu=0:00:23.6, real=0:01:54, peak res=930.4M, current mem=883.2M)
[06/04 11:14:28     23s] INFO (CTE): Constraints read successfully.
[06/04 11:14:28     23s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=896.9M, current mem=896.9M)
[06/04 11:14:28     23s] Current (total cpu=0:00:23.7, real=0:01:54, peak res=930.4M, current mem=896.9M)
[06/04 11:14:28     23s] Reading timing constraints file '../sdc/CONV_syn_cts.sdc' ...
[06/04 11:14:28     23s] Current (total cpu=0:00:23.7, real=0:01:54, peak res=930.4M, current mem=896.9M)
[06/04 11:14:28     23s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../sdc/CONV_syn_cts.sdc, Line 8).
[06/04 11:14:28     23s] 
[06/04 11:14:28     23s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 203).
[06/04 11:14:28     23s] 
[06/04 11:14:28     23s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 204).
[06/04 11:14:28     23s] 
[06/04 11:14:28     23s] INFO (CTE): Reading of timing constraints file ../sdc/CONV_syn_cts.sdc completed, with 3 WARNING
[06/04 11:14:28     23s] WARNING (CTE-25): Line: 9 of File ../sdc/CONV_syn_cts.sdc : Skipped unsupported command: set_max_area
[06/04 11:14:28     23s] 
[06/04 11:14:28     23s] 
[06/04 11:14:28     23s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=897.2M, current mem=897.2M)
[06/04 11:14:28     23s] Current (total cpu=0:00:23.7, real=0:01:54, peak res=930.4M, current mem=897.2M)
[06/04 11:14:28     23s] Reading latency file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/.mmmc1xJhho/views/AV_func_max/latency.sdc' ...
[06/04 11:14:28     23s] Reading latency file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/.mmmc1xJhho/views/AV_func_min/latency.sdc' ...
[06/04 11:14:28     23s] Current (total cpu=0:00:23.7, real=0:01:54, peak res=930.4M, current mem=897.2M)
[06/04 11:14:28     23s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=898.4M, current mem=898.4M)
[06/04 11:14:28     23s] Current (total cpu=0:00:23.8, real=0:01:54, peak res=930.4M, current mem=898.4M)
[06/04 11:14:28     23s] <CMD> set_ccopt_property update_io_latency false
[06/04 11:14:28     23s] <CMD> create_ccopt_clock_tree_spec -file ../ccopt/ccopt.spec
[06/04 11:14:28     23s] Creating clock tree spec for modes (timing configs): CM_ideal CM_ideal_cts
[06/04 11:14:28     23s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/04 11:14:28     23s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 11:14:28     23s] Summary for sequential cells identification: 
[06/04 11:14:28     23s]   Identified SBFF number: 14
[06/04 11:14:28     23s]   Identified MBFF number: 0
[06/04 11:14:28     23s]   Identified SB Latch number: 0
[06/04 11:14:28     23s]   Identified MB Latch number: 0
[06/04 11:14:28     23s]   Not identified SBFF number: 0
[06/04 11:14:28     23s]   Not identified MBFF number: 0
[06/04 11:14:28     23s]   Not identified SB Latch number: 0
[06/04 11:14:28     23s]   Not identified MB Latch number: 0
[06/04 11:14:28     23s]   Number of sequential cells which are not FFs: 13
[06/04 11:14:28     23s]  Visiting view : AV_func_max
[06/04 11:14:28     23s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:14:28     23s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:14:28     23s]  Visiting view : AV_scan_max
[06/04 11:14:28     23s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:14:28     23s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:14:28     23s]  Visiting view : AV_func_min
[06/04 11:14:28     23s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:14:28     23s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:14:28     23s]  Visiting view : AV_scan_min
[06/04 11:14:28     23s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:14:28     23s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:14:28     23s]  Setting StdDelay to 58.40
[06/04 11:14:28     23s] Creating Cell Server, finished. 
[06/04 11:14:28     23s] 
[06/04 11:14:28     23s] Reset timing graph...
[06/04 11:14:28     23s] Ignoring AAE DB Resetting ...
[06/04 11:14:28     23s] Reset timing graph done.
[06/04 11:14:28     23s] Ignoring AAE DB Resetting ...
[06/04 11:14:28     23s] Analyzing clock structure...
[06/04 11:14:28     23s] Analyzing clock structure done.
[06/04 11:14:28     23s] Reset timing graph...
[06/04 11:14:28     23s] Ignoring AAE DB Resetting ...
[06/04 11:14:28     23s] Reset timing graph done.
[06/04 11:14:28     23s] Wrote: ../ccopt/ccopt.spec
[06/04 11:14:28     23s] ambiguous command name "s": saveBlackBox saveColorPreference saveDesign saveDrc saveExcludeNet saveFPlan saveHInstColor saveIoFile saveModel saveNetlist saveOaBlackboxes savePartition savePtnPin saveRC saveRouteGuide saveSignalStormConstraint saveSpecialRoute saveTestcase saveTimingBudget saveTwf saveWhatIfConstraints saveWhatIfTimingAssertions saveWhatIfTimingModel saveWorkspace save_abstract save_ccopt_config save_global save_path_categories scale scale_flexfiller_route_blockage scale_what_if_capacitance scale_what_if_current scale_what_if_resistance scan scanReorder scanTrace scrollbar seek selectBusGuide selectBusGuideSegment selectBusSinkGroup selectGroup selectIOPin selectInst selectInstByCellName selectInstOnNet selectModule selectNet selectObjByProp selectPGPin selectPin selectPtnPinGuide selectRouteBlk selectSecondaryPGNet select_bump select_highlighted select_obj select_row selection send send_error send_log send_tty send_user set setActiveLogicViewMode setAddRingMode setAddStripeMode setAnalysisMode setAnalyzeProtoMode setAttribute setBottomIoPadOrient setBudgetingMode setBufFootPrint setBumpFixed setBumpPlacementStatus setBusGuideMultiColors setCheckMode setClonePtnOrient setCompressLevel setCycleBudgetRatio setDbGetMode setDefaultWorkspace setDelayCalMode setDelayFootPrint setDensityMapMode setDesignMode setDistributeHost setDontUse setDrawView setEcoMode setEditMode setEndCapMode setExportMode setExtractRCMode setFPlanMode setFPlanRowSpacingAndType setFillerMode setFinishFPlanMode setFixedBlockSize setFixedBudget setFlipChipMode setFlipping setGenerateViaMode setHInstColorId setHierMode setIlmMode setIlmType setImportMode setInstGroupPhyHier setInstancePlacementStatus setIntegRouteConstraint setInvFootPrint setIoFlowFlag setIoRowMargin setIsolatedCutRule setLatencyFile setLayerPreference setLibraryUnit setLicenseCheck setLimitedAccessFeature setMachineLearningMode setMaxCapPerFreq setMaxCapPerFreqTran setMaxTranPerFreq setMessageLimit setMetalFill setMetalFillSpacingTable setModuleView setMsvMode setMultiColorsHier setMultiCpuUsage setNanoRouteMode setNet setOaxMode setObjFPlanBox setObjFPlanBoxList setObjFPlanPolygon setOptMode setOutboundReport setPGPinUseSignalRoute setPathGroupOptions setPinAssignMode setPinConstraint setPinDensityMapMode setPlaceMode setPlanDesignMode setPreference setProbePin setPromotedMacroPin setPtnPinStatus setPtnPinUSE setPtnUserCnsFile setRCPOptMode setRailPrototypeMode setResizeFPlanMode setResizeLine setRouteBlkDefaultLayer setRouteMode setSIMode setScanReorderMode setSchedulingFile setSdpGroupAttribute setSdpMode setSdpObjectStatus setSdpTopGroup setSelHInstColor setSelectedDensityArea setSelectedObstruct setSelectedPtnCut setSelectedPtnFeedthrough setSelectedPtnPinBlk setSelectedPtnPinGuide setSelectedRouteBlk setSelectedStripBoxShape setSelectedStripBoxState setSelectedWireState setShrinkFactor setSignoffOptMode setSnapGrid setSpecialRouteType setSrouteMode setStreamOutMode setTieHiLoMode setTopCell setTrialRouteMode setUsefulSkewMode setViaFill setViaGenMode setWhatIfClockLatency setWhatIfClockPort setWhatIfDriveType setWhatIfLoadType setWhatIfPortParameters setWhatIfPortPriority setWhatIfTimingMode setWindowPreference set_abstract_mode set_active_clocks set_advanced_package_options set_advanced_pg_library_mode set_advanced_rail_options set_analysis_view set_annotated_check set_annotated_delay set_annotated_glitch set_annotated_transition set_aocv_interface_path_offset set_aocv_stage_weight set_aocv_thresholds set_case_analysis set_ccopt_preserved_clock_tree_port set_ccopt_property set_cdb_binding set_cell_binding set_cell_opt_cell_group set_cell_power_domain set_clock_exclusivity set_clock_gating_check set_clock_groups set_clock_latency set_clock_sense set_clock_transition set_clock_tree_uncertainty_offset set_clock_uncertainty set_ctd_win_title set_data_check set_dataflow_mode set_dc_sources set_default_switching_activity set_default_view set_die_model set_disable_clock_gating_check set_disable_timing set_dont_touch set_dont_touch_network set_dont_use set_drive set_driving_cell set_dynamic_power_simulation set_dynamic_rail_simulation set_false_path set_fanout_load set_glitch_derate set_glitch_threshold set_ideal_latency set_ideal_net set_ideal_network set_ideal_transition set_input_delay set_input_transition set_inst_temperature_file set_interactive_constraint_modes set_io_sso_parameters set_io_thresholds set_latch_loop_disable set_load set_logic_one set_logic_zero set_macro_place_constraint set_max_capacitance set_max_delay set_max_fanout set_max_time_borrow set_max_transition set_message set_min_capacitance set_min_delay set_min_fanout set_min_pulse_width set_min_transition set_mode set_model_extraction_mode set_model_priority set_module_model set_multi_die_analysis_mode set_multicycle_path set_mutex_condition set_net_group set_noise_lib_pin set_normalized_driver_waveform_lib set_object_color set_offchip_package_trace set_output_delay set_package set_path_adjust set_path_adjust_group set_pg_library_mode set_pg_nets set_pll_timing set_power set_power_analysis_mode set_power_calc_temperature set_power_data set_power_include_file set_power_output_dir set_power_pads set_power_rail_display set_power_rail_layers_nets set_powerup_analysis set_proc_verbose set_propagated_clock set_property set_proto_design_mode set_proto_mode set_proto_model set_proto_model_physical_constraint set_proto_timing_settings set_ptn_fplan_mode set_pulse_clock_max_transition set_pulse_clock_max_width set_pulse_clock_min_transition set_pulse_clock_min_width set_quiet_attacker set_rail_analysis_domain set_rail_analysis_mode set_reinforce_pg_mode set_resistance set_sense set_signal_em_analysis_mode set_socv_rc_variation_factor set_socv_reporting_nsigma_multiplier set_switching_activity set_table_style set_timing_derate set_trace_obj_connectivity_mode set_twf_attribute set_units set_verify_drc_mode set_via_pillars set_virtual_clock_network_parameters set_visible_nets set_voltage_regulator_module set_well_tap_mode set_wire_load_mode set_wire_load_model set_wire_load_selection_group setenv shiftOrigin showPtnWireX show_ccopt_cell_name_info signoffOptDesign signoffTimeDesign sizeof_collection skewClock sleep snapFPlan snapFPlanIO socket sort_collection source spaceBondPad spaceIoInst spaceObject spawn specifyBlackBox specifyCellEdgeSpacing specifyCellEdgeType specifyCellPad specifyIlm specifyInstPad specifyJtag specifyLockupElement specifyNetWeight specifyPartition specifyScanCell specifyScanChain specifyScanChainPartition specifySelectiveBlkgGate specifySpareGate specify_cell_stack_area specify_cell_stack_group specify_cell_virtual_align specify_lib specify_pg_keepout spefIn spinbox split sroute staggerBondPad start_parallel_edit strace streamOut stretchRows string stty subst summaryReport suppressMessage suspend swapPins swapSignal swap_well_taps switch swproc synthesize_ccopt_flexible_htrees system
[06/04 11:14:30     24s] <CMD> update_constraint_mode -name CM_ideal_cts -sdc_files ../sdc/CONV_syn_cts.sdc
[06/04 11:14:30     24s] Reading timing constraints file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/.mmmc5TC2mn/modes/CM_ideal/CM_ideal.sdc' ...
[06/04 11:14:30     24s] Current (total cpu=0:00:24.1, real=0:01:56, peak res=930.4M, current mem=886.9M)
[06/04 11:14:30     24s] INFO (CTE): Constraints read successfully.
[06/04 11:14:30     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=901.1M, current mem=901.1M)
[06/04 11:14:30     24s] Current (total cpu=0:00:24.2, real=0:01:56, peak res=930.4M, current mem=901.1M)
[06/04 11:14:30     24s] Reading timing constraints file '../sdc/CONV_syn_cts.sdc' ...
[06/04 11:14:30     24s] Current (total cpu=0:00:24.2, real=0:01:56, peak res=930.4M, current mem=901.1M)
[06/04 11:14:30     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../sdc/CONV_syn_cts.sdc, Line 8).
[06/04 11:14:30     24s] 
[06/04 11:14:30     24s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 203).
[06/04 11:14:30     24s] 
[06/04 11:14:30     24s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 204).
[06/04 11:14:30     24s] 
[06/04 11:14:30     24s] INFO (CTE): Reading of timing constraints file ../sdc/CONV_syn_cts.sdc completed, with 3 WARNING
[06/04 11:14:30     24s] WARNING (CTE-25): Line: 9 of File ../sdc/CONV_syn_cts.sdc : Skipped unsupported command: set_max_area
[06/04 11:14:30     24s] 
[06/04 11:14:30     24s] 
[06/04 11:14:30     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=901.4M, current mem=901.4M)
[06/04 11:14:30     24s] Current (total cpu=0:00:24.2, real=0:01:56, peak res=930.4M, current mem=901.4M)
[06/04 11:14:30     24s] Reading latency file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/.mmmc5TC2mn/views/AV_func_max/latency.sdc' ...
[06/04 11:14:30     24s] Reading latency file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/.mmmc5TC2mn/views/AV_func_min/latency.sdc' ...
[06/04 11:14:30     24s] Current (total cpu=0:00:24.2, real=0:01:56, peak res=930.4M, current mem=901.4M)
[06/04 11:14:30     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=902.6M, current mem=902.6M)
[06/04 11:14:30     24s] Current (total cpu=0:00:24.3, real=0:01:56, peak res=930.4M, current mem=902.6M)
[06/04 11:14:30     24s] <CMD> set_ccopt_property update_io_latency false
[06/04 11:14:30     24s] <CMD> create_ccopt_clock_tree_spec -file ../ccopt/ccopt.spec
[06/04 11:14:30     24s] Creating clock tree spec for modes (timing configs): CM_ideal CM_ideal_cts
[06/04 11:14:30     24s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/04 11:14:30     24s] Reset timing graph...
[06/04 11:14:30     24s] Ignoring AAE DB Resetting ...
[06/04 11:14:30     24s] Reset timing graph done.
[06/04 11:14:30     24s] Ignoring AAE DB Resetting ...
[06/04 11:14:30     24s] Analyzing clock structure...
[06/04 11:14:30     24s] Analyzing clock structure done.
[06/04 11:14:30     24s] Reset timing graph...
[06/04 11:14:30     24s] Ignoring AAE DB Resetting ...
[06/04 11:14:30     24s] Reset timing graph done.
[06/04 11:14:30     24s] Wrote: ../ccopt/ccopt.spec
[06/04 11:14:49     25s] <CMD> get_ccopt_clock_trees
[06/04 11:14:49     25s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[06/04 11:14:49     25s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[06/04 11:14:49     25s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[06/04 11:14:49     25s] Extracting original clock gating for clk...
[06/04 11:14:49     25s]   clock_tree clk contains 155 sinks and 8 clock gates.
[06/04 11:14:49     25s]   Extraction for clk complete.
[06/04 11:14:49     25s] Extracting original clock gating for clk done.
[06/04 11:14:49     25s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -early -clock_tree clk 1.150
[06/04 11:14:49     25s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -late -clock_tree clk 1.150
[06/04 11:14:49     25s] <CMD> set_ccopt_property source_max_capacitance -clock_tree clk 0.150
[06/04 11:14:49     25s] <CMD> set_ccopt_property source_latency -clock_tree clk 0.000
[06/04 11:14:49     25s] <CMD> set_ccopt_property clock_period -pin clk 15
[06/04 11:14:49     25s] <CMD> create_ccopt_skew_group -name clk/CM_ideal -sources clk -auto_sinks
[06/04 11:14:49     25s] The skew group clk/CM_ideal was created. It contains 155 sinks and 1 sources.
[06/04 11:14:49     25s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal true
[06/04 11:14:49     25s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/CM_ideal 1.000
[06/04 11:14:49     25s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal clk
[06/04 11:14:49     25s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal CM_ideal
[06/04 11:14:49     25s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal {DC_max DC_min}
[06/04 11:14:49     25s] <CMD> create_ccopt_skew_group -name clk/CM_ideal_cts -sources clk -auto_sinks
[06/04 11:14:49     25s] The skew group clk/CM_ideal_cts was created. It contains 155 sinks and 1 sources.
[06/04 11:14:49     25s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal_cts true
[06/04 11:14:49     25s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal_cts clk
[06/04 11:14:49     25s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal_cts CM_ideal_cts
[06/04 11:14:49     25s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal_cts {DC_max DC_min}
[06/04 11:14:49     25s] <CMD> check_ccopt_clock_tree_convergence
[06/04 11:14:49     25s] Checking clock tree convergence...
[06/04 11:14:49     25s] Checking clock tree convergence done.
[06/04 11:14:49     25s] <CMD> get_ccopt_property auto_design_state_for_ilms
[06/04 11:14:53     25s] <CMD> ccopt_design -cts
[06/04 11:14:53     25s] #% Begin ccopt_design (date=06/04 11:14:53, mem=858.5M)
[06/04 11:14:53     25s] Turning off fast DC mode./nRuntime...
[06/04 11:14:53     25s] **INFO: User's settings:
[06/04 11:14:53     25s] setNanoRouteMode -droutePostRouteSpreadWire         1
[06/04 11:14:53     25s] setNanoRouteMode -extractThirdPartyCompatible       false
[06/04 11:14:53     25s] setNanoRouteMode -grouteExpTdStdDelay               58.4
[06/04 11:14:53     25s] setNanoRouteMode -timingEngine                      {}
[06/04 11:14:53     25s] setDesignMode -process                              180
[06/04 11:14:53     25s] setExtractRCMode -coupling_c_th                     3
[06/04 11:14:53     25s] setExtractRCMode -engine                            preRoute
[06/04 11:14:53     25s] setExtractRCMode -relative_c_th                     0.03
[06/04 11:14:53     25s] setExtractRCMode -total_c_th                        5
[06/04 11:14:53     25s] setDelayCalMode -enable_high_fanout                 true
[06/04 11:14:53     25s] setDelayCalMode -eng_copyNetPropToNewNet            true
[06/04 11:14:53     25s] setDelayCalMode -engine                             aae
[06/04 11:14:53     25s] setDelayCalMode -ignoreNetLoad                      false
[06/04 11:14:53     25s] setPlaceMode -maxRouteLayer                         6
[06/04 11:14:53     25s] setPlaceMode -place_detail_check_route              false
[06/04 11:14:53     25s] setPlaceMode -place_detail_preserve_routing         true
[06/04 11:14:53     25s] setPlaceMode -place_detail_remove_affected_routing  false
[06/04 11:14:53     25s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/04 11:14:53     25s] setPlaceMode -place_global_clock_gate_aware         true
[06/04 11:14:53     25s] setPlaceMode -place_global_cong_effort              auto
[06/04 11:14:53     25s] setPlaceMode -place_global_ignore_scan              true
[06/04 11:14:53     25s] setPlaceMode -place_global_ignore_spare             true
[06/04 11:14:53     25s] setPlaceMode -place_global_module_aware_spare       false
[06/04 11:14:53     25s] setPlaceMode -place_global_place_io_pins            true
[06/04 11:14:53     25s] setPlaceMode -place_global_reorder_scan             false
[06/04 11:14:53     25s] setPlaceMode -powerDriven                           false
[06/04 11:14:53     25s] setPlaceMode -timingDriven                          true
[06/04 11:14:53     25s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/04 11:14:53     25s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/04 11:14:53     25s] 
[06/04 11:14:53     25s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/04 11:14:53     25s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/04 11:14:53     25s] Set place::cacheFPlanSiteMark to 1
[06/04 11:14:53     25s] CCOpt::Phase::Initialization...
[06/04 11:14:53     25s] Check Prerequisites...
[06/04 11:14:53     25s] Leaving CCOpt scope - CheckPlace...
[06/04 11:14:53     25s] OPERPROF: Starting checkPlace at level 1, MEM:1069.9M
[06/04 11:14:53     25s] #spOpts: N=180 
[06/04 11:14:53     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1069.9M
[06/04 11:14:53     25s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1069.9M
[06/04 11:14:53     25s] Core basic site is Core8T
[06/04 11:14:53     25s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 11:14:53     25s] SiteArray: use 208,896 bytes
[06/04 11:14:53     25s] SiteArray: current memory after site array memory allocation 1077.9M
[06/04 11:14:53     25s] SiteArray: FP blocked sites are writable
[06/04 11:14:53     25s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.003, MEM:1077.9M
[06/04 11:14:53     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1077.9M
[06/04 11:14:53     25s] Begin checking placement ... (start mem=1069.9M, init mem=1077.9M)
[06/04 11:14:53     25s] 
[06/04 11:14:53     25s] Running CheckPlace using 1 thread in normal mode...
[06/04 11:14:53     25s] 
[06/04 11:14:53     25s] ...checkPlace normal is done!
[06/04 11:14:53     25s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1077.9M
[06/04 11:14:53     25s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1077.9M
[06/04 11:14:53     25s] *info: Placed = 2073          
[06/04 11:14:53     25s] *info: Unplaced = 0           
[06/04 11:14:53     25s] Placement Density:58.72%(46408/79027)
[06/04 11:14:53     25s] Placement Density (including fixed std cells):58.72%(46408/79027)
[06/04 11:14:53     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1077.9M
[06/04 11:14:53     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1077.9M
[06/04 11:14:53     25s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1077.9M)
[06/04 11:14:53     25s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.017, MEM:1077.9M
[06/04 11:14:53     25s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:14:53     25s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[06/04 11:14:53     25s]  * CCOpt property update_io_latency is false
[06/04 11:14:53     25s] 
[06/04 11:14:53     25s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/04 11:14:53     25s] 
[06/04 11:14:53     25s] 
[06/04 11:14:53     25s] 
[06/04 11:14:53     25s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:14:53     25s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:14:53     25s] Executing ccopt post-processing.
[06/04 11:14:53     25s] Synthesizing clock trees with CCOpt...
[06/04 11:14:53     25s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 11:14:53     25s] CCOpt::Phase::PreparingToBalance...
[06/04 11:14:53     25s] Leaving CCOpt scope - Initializing power interface...
[06/04 11:14:53     25s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:14:53     25s] 
[06/04 11:14:53     25s] Positive (advancing) pin insertion delays
[06/04 11:14:53     25s] =========================================
[06/04 11:14:53     25s] 
[06/04 11:14:53     25s] Found 0 advancing pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 11:14:53     25s] 
[06/04 11:14:53     25s] Negative (delaying) pin insertion delays
[06/04 11:14:53     25s] ========================================
[06/04 11:14:53     25s] 
[06/04 11:14:53     25s] Found 0 delaying pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 11:14:53     25s] Notify start of optimization...
[06/04 11:14:53     25s] Notify start of optimization done.
[06/04 11:14:53     25s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/04 11:14:53     25s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:14:53     25s] All LLGs are deleted
[06/04 11:14:53     25s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1084.9M
[06/04 11:14:53     25s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1084.9M
[06/04 11:14:53     25s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:14:53     25s] ### Creating LA Mngr. totSessionCpu=0:00:25.8 mem=1084.9M
[06/04 11:14:53     25s] ### Creating LA Mngr, finished. totSessionCpu=0:00:25.8 mem=1084.9M
[06/04 11:14:53     25s] (I)       Started Loading and Dumping File ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Reading DB...
[06/04 11:14:53     25s] (I)       Read data from FE... (mem=1084.9M)
[06/04 11:14:53     25s] (I)       Read nodes and places... (mem=1084.9M)
[06/04 11:14:53     25s] (I)       Done Read nodes and places (cpu=0.000s, mem=1084.9M)
[06/04 11:14:53     25s] (I)       Read nets... (mem=1084.9M)
[06/04 11:14:53     25s] (I)       Done Read nets (cpu=0.000s, mem=1084.9M)
[06/04 11:14:53     25s] (I)       Done Read data from FE (cpu=0.000s, mem=1084.9M)
[06/04 11:14:53     25s] (I)       before initializing RouteDB syMemory usage = 1084.9 MB
[06/04 11:14:53     25s] (I)       == Non-default Options ==
[06/04 11:14:53     25s] (I)       Maximum routing layer                              : 6
[06/04 11:14:53     25s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 11:14:53     25s] (I)       Use row-based GCell size
[06/04 11:14:53     25s] (I)       GCell unit size  : 4480
[06/04 11:14:53     25s] (I)       GCell multiplier : 1
[06/04 11:14:53     25s] (I)       build grid graph
[06/04 11:14:53     25s] (I)       build grid graph start
[06/04 11:14:53     25s] [NR-eGR] Track table information for default rule: 
[06/04 11:14:53     25s] [NR-eGR] ME1 has no routable track
[06/04 11:14:53     25s] [NR-eGR] ME2 has single uniform track structure
[06/04 11:14:53     25s] [NR-eGR] ME3 has single uniform track structure
[06/04 11:14:53     25s] [NR-eGR] ME4 has single uniform track structure
[06/04 11:14:53     25s] [NR-eGR] ME5 has single uniform track structure
[06/04 11:14:53     25s] [NR-eGR] ME6 has single uniform track structure
[06/04 11:14:53     25s] (I)       build grid graph end
[06/04 11:14:53     25s] (I)       ===========================================================================
[06/04 11:14:53     25s] (I)       == Report All Rule Vias ==
[06/04 11:14:53     25s] (I)       ===========================================================================
[06/04 11:14:53     25s] (I)        Via Rule : (Default)
[06/04 11:14:53     25s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 11:14:53     25s] (I)       ---------------------------------------------------------------------------
[06/04 11:14:53     25s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 11:14:53     25s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 11:14:53     25s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 11:14:53     25s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 11:14:53     25s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 11:14:53     25s] (I)       ===========================================================================
[06/04 11:14:53     25s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Num PG vias on layer 2 : 0
[06/04 11:14:53     25s] (I)       Num PG vias on layer 3 : 0
[06/04 11:14:53     25s] (I)       Num PG vias on layer 4 : 0
[06/04 11:14:53     25s] (I)       Num PG vias on layer 5 : 0
[06/04 11:14:53     25s] (I)       Num PG vias on layer 6 : 0
[06/04 11:14:53     25s] [NR-eGR] Read 9034 PG shapes
[06/04 11:14:53     25s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] [NR-eGR] #Routing Blockages  : 0
[06/04 11:14:53     25s] [NR-eGR] #Instance Blockages : 0
[06/04 11:14:53     25s] [NR-eGR] #PG Blockages       : 9034
[06/04 11:14:53     25s] [NR-eGR] #Halo Blockages     : 0
[06/04 11:14:53     25s] [NR-eGR] #Boundary Blockages : 0
[06/04 11:14:53     25s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 11:14:53     25s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 11:14:53     25s] (I)       readDataFromPlaceDB
[06/04 11:14:53     25s] (I)       Read net information..
[06/04 11:14:53     25s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=0
[06/04 11:14:53     25s] (I)       Read testcase time = 0.000 seconds
[06/04 11:14:53     25s] 
[06/04 11:14:53     25s] (I)       early_global_route_priority property id does not exist.
[06/04 11:14:53     25s] (I)       Start initializing grid graph
[06/04 11:14:53     25s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 11:14:53     25s] (I)       End initializing grid graph
[06/04 11:14:53     25s] (I)       Model blockages into capacity
[06/04 11:14:53     25s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 11:14:53     25s] (I)       Started Modeling ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 11:14:53     25s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 11:14:53     25s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 11:14:53     25s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 11:14:53     25s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 11:14:53     25s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       -- layer congestion ratio --
[06/04 11:14:53     25s] (I)       Layer 1 : 0.100000
[06/04 11:14:53     25s] (I)       Layer 2 : 0.700000
[06/04 11:14:53     25s] (I)       Layer 3 : 0.700000
[06/04 11:14:53     25s] (I)       Layer 4 : 0.700000
[06/04 11:14:53     25s] (I)       Layer 5 : 0.700000
[06/04 11:14:53     25s] (I)       Layer 6 : 0.700000
[06/04 11:14:53     25s] (I)       ----------------------------
[06/04 11:14:53     25s] (I)       Number of ignored nets = 0
[06/04 11:14:53     25s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 11:14:53     25s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 11:14:53     25s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 11:14:53     25s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 11:14:53     25s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 11:14:53     25s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 11:14:53     25s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 11:14:53     25s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 11:14:53     25s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 11:14:53     25s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 11:14:53     25s] (I)       Before initializing Early Global Route syMemory usage = 1084.9 MB
[06/04 11:14:53     25s] (I)       Ndr track 0 does not exist
[06/04 11:14:53     25s] (I)       ---------------------Grid Graph Info--------------------
[06/04 11:14:53     25s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 11:14:53     25s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 11:14:53     25s] (I)       Site width          :   560  (dbu)
[06/04 11:14:53     25s] (I)       Row height          :  4480  (dbu)
[06/04 11:14:53     25s] (I)       GCell width         :  4480  (dbu)
[06/04 11:14:53     25s] (I)       GCell height        :  4480  (dbu)
[06/04 11:14:53     25s] (I)       Grid                :    93    90     6
[06/04 11:14:53     25s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 11:14:53     25s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 11:14:53     25s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 11:14:53     25s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 11:14:53     25s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 11:14:53     25s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 11:14:53     25s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 11:14:53     25s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 11:14:53     25s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 11:14:53     25s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 11:14:53     25s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 11:14:53     25s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 11:14:53     25s] (I)       --------------------------------------------------------
[06/04 11:14:53     25s] 
[06/04 11:14:53     25s] [NR-eGR] ============ Routing rule table ============
[06/04 11:14:53     25s] [NR-eGR] Rule id: 0  Nets: 2341 
[06/04 11:14:53     25s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 11:14:53     25s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 11:14:53     25s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:14:53     25s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:14:53     25s] [NR-eGR] ========================================
[06/04 11:14:53     25s] [NR-eGR] 
[06/04 11:14:53     25s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 11:14:53     25s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 11:14:53     25s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 11:14:53     25s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 11:14:53     25s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 11:14:53     25s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 11:14:53     25s] (I)       After initializing Early Global Route syMemory usage = 1084.9 MB
[06/04 11:14:53     25s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Reset routing kernel
[06/04 11:14:53     25s] (I)       Started Global Routing ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       ============= Initialization =============
[06/04 11:14:53     25s] (I)       totalPins=6845  totalGlobalPin=6644 (97.06%)
[06/04 11:14:53     25s] (I)       Started Net group 1 ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Started Build MST ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Generate topology with single threads
[06/04 11:14:53     25s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 11:14:53     25s] [NR-eGR] Layer group 1: route 2341 net(s) in layer range [2, 6]
[06/04 11:14:53     25s] (I)       
[06/04 11:14:53     25s] (I)       ============  Phase 1a Route ============
[06/04 11:14:53     25s] (I)       Started Phase 1a ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Started Pattern routing ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[06/04 11:14:53     25s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Usage: 15082 = (7401 H, 7681 V) = (8.24% H, 7.67% V) = (3.316e+04um H, 3.441e+04um V)
[06/04 11:14:53     25s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       
[06/04 11:14:53     25s] (I)       ============  Phase 1b Route ============
[06/04 11:14:53     25s] (I)       Started Phase 1b ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Started Monotonic routing ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Usage: 15096 = (7407 H, 7689 V) = (8.25% H, 7.68% V) = (3.318e+04um H, 3.445e+04um V)
[06/04 11:14:53     25s] (I)       Overflow of layer group 1: 7.22% H + 1.51% V. EstWL: 6.763008e+04um
[06/04 11:14:53     25s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       
[06/04 11:14:53     25s] (I)       ============  Phase 1c Route ============
[06/04 11:14:53     25s] (I)       Started Phase 1c ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Started Two level routing ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Level2 Grid: 19 x 18
[06/04 11:14:53     25s] (I)       Started Two Level Routing ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 11:14:53     25s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       
[06/04 11:14:53     25s] (I)       ============  Phase 1d Route ============
[06/04 11:14:53     25s] (I)       Started Phase 1d ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Started Detoured routing ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 11:14:53     25s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       
[06/04 11:14:53     25s] (I)       ============  Phase 1e Route ============
[06/04 11:14:53     25s] (I)       Started Phase 1e ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Started Route legalization ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Usage: 15194 = (7408 H, 7786 V) = (8.25% H, 7.77% V) = (3.319e+04um H, 3.488e+04um V)
[06/04 11:14:53     25s] [NR-eGR] Early Global Route overflow of layer group 1: 7.22% H + 1.48% V. EstWL: 6.806912e+04um
[06/04 11:14:53     25s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Started Layer assignment ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Running layer assignment with 1 threads
[06/04 11:14:53     25s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       
[06/04 11:14:53     25s] (I)       ============  Phase 1l Route ============
[06/04 11:14:53     25s] (I)       Started Phase 1l ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       
[06/04 11:14:53     25s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 11:14:53     25s] [NR-eGR]                        OverCon           OverCon            
[06/04 11:14:53     25s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/04 11:14:53     25s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[06/04 11:14:53     25s] [NR-eGR] ---------------------------------------------------------------
[06/04 11:14:53     25s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 11:14:53     25s] [NR-eGR]     ME2  (2)        49( 0.59%)         3( 0.04%)   ( 0.63%) 
[06/04 11:14:53     25s] [NR-eGR]     ME3  (3)       325( 3.95%)        25( 0.30%)   ( 4.26%) 
[06/04 11:14:53     25s] [NR-eGR]     ME4  (4)        20( 0.24%)         0( 0.00%)   ( 0.24%) 
[06/04 11:14:53     25s] [NR-eGR]     ME5  (5)        92( 1.12%)         1( 0.01%)   ( 1.13%) 
[06/04 11:14:53     25s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 11:14:53     25s] [NR-eGR] ---------------------------------------------------------------
[06/04 11:14:53     25s] [NR-eGR] Total              486( 1.25%)        29( 0.07%)   ( 1.33%) 
[06/04 11:14:53     25s] [NR-eGR] 
[06/04 11:14:53     25s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       total 2D Cap : 193855 = (91712 H, 102143 V)
[06/04 11:14:53     25s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.78% H + 0.23% V
[06/04 11:14:53     25s] [NR-eGR] Overflow after Early Global Route 3.40% H + 0.29% V
[06/04 11:14:53     25s] (I)       ============= track Assignment ============
[06/04 11:14:53     25s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Started Track Assignment ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 11:14:53     25s] (I)       Running track assignment with 1 threads
[06/04 11:14:53     25s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] (I)       Run Multi-thread track assignment
[06/04 11:14:53     25s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] [NR-eGR] Started Export DB wires ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] [NR-eGR] Started Export all nets ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] [NR-eGR] Started Set wire vias ( Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:14:53     25s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6740
[06/04 11:14:53     25s] [NR-eGR]    ME2  (2V) length: 3.227496e+04um, number of vias: 10154
[06/04 11:14:53     25s] [NR-eGR]    ME3  (3H) length: 2.460758e+04um, number of vias: 1048
[06/04 11:14:53     25s] [NR-eGR]    ME4  (4V) length: 5.038350e+03um, number of vias: 811
[06/04 11:14:53     25s] [NR-eGR]    ME5  (5H) length: 1.122488e+04um, number of vias: 10
[06/04 11:14:53     25s] [NR-eGR]    ME6  (6V) length: 3.920000e+00um, number of vias: 0
[06/04 11:14:53     25s] [NR-eGR] Total length: 7.314969e+04um, number of vias: 18763
[06/04 11:14:53     25s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:14:53     25s] [NR-eGR] Total eGR-routed clock nets wire length: 2.615910e+03um 
[06/04 11:14:53     25s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:14:53     25s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1084.92 MB )
[06/04 11:14:53     25s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:14:53     25s] Rebuilding timing graph...
[06/04 11:14:53     25s] Rebuilding timing graph done.
[06/04 11:14:53     25s] Legalization setup...
[06/04 11:14:53     25s] Using cell based legalization.
[06/04 11:14:53     25s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 11:14:53     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1115.5M
[06/04 11:14:53     25s] #spOpts: N=180 
[06/04 11:14:53     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1115.5M
[06/04 11:14:53     25s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1115.5M
[06/04 11:14:53     25s] Core basic site is Core8T
[06/04 11:14:53     25s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 11:14:53     25s] SiteArray: use 208,896 bytes
[06/04 11:14:53     25s] SiteArray: current memory after site array memory allocation 1115.5M
[06/04 11:14:53     25s] SiteArray: FP blocked sites are writable
[06/04 11:14:53     25s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 11:14:53     25s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1115.5M
[06/04 11:14:53     25s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1115.5M
[06/04 11:14:53     25s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1115.5M
[06/04 11:14:53     25s] OPERPROF:     Starting CMU at level 3, MEM:1115.5M
[06/04 11:14:53     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1115.5M
[06/04 11:14:53     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1115.5M
[06/04 11:14:53     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1115.5MB).
[06/04 11:14:53     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1115.5M
[06/04 11:14:53     25s] (I)       Load db... (mem=1115.5M)
[06/04 11:14:53     25s] (I)       Read data from FE... (mem=1115.5M)
[06/04 11:14:53     25s] (I)       Read nodes and places... (mem=1115.5M)
[06/04 11:14:53     25s] (I)       Number of ignored instance 0
[06/04 11:14:53     25s] (I)       Number of inbound cells 0
[06/04 11:14:53     25s] (I)       numMoveCells=2073, numMacros=4  numPads=105  numMultiRowHeightInsts=0
[06/04 11:14:53     25s] (I)       cell height: 4480, count: 2073
[06/04 11:14:53     25s] (I)       Done Read nodes and places (cpu=0.000s, mem=1115.5M)
[06/04 11:14:53     25s] (I)       Read rows... (mem=1115.5M)
[06/04 11:14:53     25s] (I)       rowRegion is not equal to core box, resetting core box
[06/04 11:14:53     25s] (I)       rowRegion : (50220, 50400) - (363260, 350560)
[06/04 11:14:53     25s] (I)       coreBox   : (50220, 50400) - (363320, 350560)
[06/04 11:14:53     25s] (I)       Done Read rows (cpu=0.000s, mem=1115.5M)
[06/04 11:14:53     25s] (I)       Done Read data from FE (cpu=0.000s, mem=1115.5M)
[06/04 11:14:53     25s] (I)       Done Load db (cpu=0.000s, mem=1115.5M)
[06/04 11:14:53     25s] (I)       Constructing placeable region... (mem=1115.5M)
[06/04 11:14:53     25s] (I)       Constructing bin map
[06/04 11:14:53     25s] (I)       Initialize bin information with width=44800 height=44800
[06/04 11:14:53     25s] (I)       Done constructing bin map
[06/04 11:14:53     25s] (I)       Removing 0 blocked bin with high fixed inst density
[06/04 11:14:53     25s] (I)       Compute region effective width... (mem=1115.5M)
[06/04 11:14:53     25s] (I)       Done Compute region effective width (cpu=0.000s, mem=1115.5M)
[06/04 11:14:53     25s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1115.5M)
[06/04 11:14:53     25s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:14:53     25s] Validating CTS configuration...
[06/04 11:14:53     25s] Checking module port directions...
[06/04 11:14:53     25s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:14:53     25s] Non-default CCOpt properties:
[06/04 11:14:53     25s] route_type is set for at least one object
[06/04 11:14:53     25s] source_max_capacitance is set for at least one object
[06/04 11:14:53     25s] target_insertion_delay is set for at least one object
[06/04 11:14:53     25s] target_max_trans_sdc is set for at least one object
[06/04 11:14:53     25s] update_io_latency: 0 (default: true)
[06/04 11:14:53     25s] Route type trimming info:
[06/04 11:14:53     25s]   No route type modifications were made.
[06/04 11:14:53     25s] Accumulated time to calculate placeable region: 0
[06/04 11:14:53     25s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[06/04 11:14:53     25s] Accumulated time to calculate placeable region: 0
[06/04 11:14:53     25s] (I)       Initializing Steiner engine. 
[06/04 11:14:53     25s] LayerId::1 widthSet size::4
[06/04 11:14:53     25s] LayerId::2 widthSet size::4
[06/04 11:14:53     25s] LayerId::3 widthSet size::4
[06/04 11:14:53     25s] LayerId::4 widthSet size::4
[06/04 11:14:53     25s] LayerId::5 widthSet size::4
[06/04 11:14:53     25s] LayerId::6 widthSet size::2
[06/04 11:14:53     25s] Updating RC grid for preRoute extraction ...
[06/04 11:14:53     25s] Initializing multi-corner capacitance tables ... 
[06/04 11:14:53     25s] Initializing multi-corner resistance tables ...
[06/04 11:14:53     25s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:14:53     25s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:14:53     25s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.222382 ; aWlH: 0.000000 ; Pmax: 0.837000 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:14:53     25s] Start AAE Lib Loading. (MEM=1115.54)
[06/04 11:14:53     25s] End AAE Lib Loading. (MEM=1125.08 CPU=0:00:00.0 Real=0:00:00.0)
[06/04 11:14:53     25s] End AAE Lib Interpolated Model. (MEM=1125.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:14:53     26s] Clock tree balancer configuration for clock_tree clk:
[06/04 11:14:53     26s] Non-default CCOpt properties:
[06/04 11:14:53     26s]   route_type (leaf): default_route_type_leaf (default: default)
[06/04 11:14:53     26s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/04 11:14:53     26s]   route_type (top): default_route_type_nonleaf (default: default)
[06/04 11:14:53     26s]   source_max_capacitance: 150 (default: auto)
[06/04 11:14:53     26s] For power domain auto-default:
[06/04 11:14:53     26s]   Buffers:     DEL1 
[06/04 11:14:53     26s]   Inverters:   
[06/04 11:14:53     26s]   Clock gates: ICGD1 
[06/04 11:14:53     26s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 79027.200um^2
[06/04 11:14:53     26s] Top Routing info:
[06/04 11:14:53     26s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:14:53     26s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/04 11:14:53     26s] Trunk Routing info:
[06/04 11:14:53     26s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:14:53     26s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 11:14:53     26s] Leaf Routing info:
[06/04 11:14:53     26s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:14:53     26s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 11:14:53     26s] For timing_corner DC_max:setup, late and power domain auto-default:
[06/04 11:14:53     26s]   Slew time target (leaf):    1.150ns (Too low; min: 1.150ns)
[06/04 11:14:53     26s]   Slew time target (trunk):   1.150ns (Too low; min: 1.150ns)
[06/04 11:14:53     26s]   Slew time target (top):     1.150ns (Note: no nets are considered top nets in this clock tree)
[06/04 11:14:53     26s]   Buffer unit delay: 0.479ns
[06/04 11:14:53     26s]   Buffer max distance: 491.290um
[06/04 11:14:53     26s] Fastest wire driving cells and distances:
[06/04 11:14:53     26s]   Buffer    : {lib_cell:DEL1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=491.290um, saturatedSlew=1.004ns, speed=638.620um per ns, cellArea=25.533um^2 per 1000um}
[06/04 11:14:53     26s]   Clock gate: {lib_cell:ICGD1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=722.988um, saturatedSlew=0.998ns, speed=765.796um per ns, cellArea=79.811um^2 per 1000um}
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] **ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Logic Sizing Table:
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] ----------------------------------------------------------
[06/04 11:14:53     26s] Cell    Instance count    Source    Eligible library cells
[06/04 11:14:53     26s] ----------------------------------------------------------
[06/04 11:14:53     26s]   (empty table)
[06/04 11:14:53     26s] ----------------------------------------------------------
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 11:14:53     26s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:14:53     26s] Clock tree balancer configuration for skew_group clk/CM_ideal:
[06/04 11:14:53     26s]   Sources:                     pin clk
[06/04 11:14:53     26s]   Total number of sinks:       155
[06/04 11:14:53     26s]   Delay constrained sinks:     147
[06/04 11:14:53     26s]   Non-leaf sinks:              0
[06/04 11:14:53     26s]   Ignore pins:                 0
[06/04 11:14:53     26s]  Timing corner DC_max:setup.late:
[06/04 11:14:53     26s]   Skew target:                 0.000ns
[06/04 11:14:53     26s]   Insertion delay target:      1.000ns
[06/04 11:14:53     26s] Clock tree balancer configuration for skew_group clk/CM_ideal_cts:
[06/04 11:14:53     26s]   Sources:                     pin clk
[06/04 11:14:53     26s]   Total number of sinks:       155
[06/04 11:14:53     26s]   Delay constrained sinks:     147
[06/04 11:14:53     26s]   Non-leaf sinks:              0
[06/04 11:14:53     26s]   Ignore pins:                 0
[06/04 11:14:53     26s]  Timing corner DC_max:setup.late:
[06/04 11:14:53     26s]   Skew target:                 0.000ns
[06/04 11:14:53     26s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 11:14:53     26s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 11:14:53     26s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 11:14:53     26s] Primary reporting skew groups are:
[06/04 11:14:53     26s] skew_group clk/CM_ideal with 155 clock sinks
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Clock DAG stats initial state:
[06/04 11:14:53     26s]   cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:14:53     26s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=120.422um^2, l=0.000um^2, total=120.422um^2
[06/04 11:14:53     26s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1186.870um, total=1186.870um
[06/04 11:14:53     26s] Clock DAG library cell distribution initial state {count}:
[06/04 11:14:53     26s]   NICGs: AN2D1: 8 
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Distribution of half-perimeter wire length by ICG depth:
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] -----------------------------------------------------------------------------
[06/04 11:14:53     26s] Min ICG    Max ICG    Count    HPWL
[06/04 11:14:53     26s] Depth      Depth               (um)
[06/04 11:14:53     26s] -----------------------------------------------------------------------------
[06/04 11:14:53     26s]    0          0         8      [min=30, max=483, avg=148, sd=145, total=1187]
[06/04 11:14:53     26s]    0          1         1      [min=362, max=362, avg=362, sd=0, total=362]
[06/04 11:14:53     26s] -----------------------------------------------------------------------------
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:14:53     26s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Layer information for route type default_route_type_leaf:
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] --------------------------------------------------------------------
[06/04 11:14:53     26s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 11:14:53     26s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 11:14:53     26s] --------------------------------------------------------------------
[06/04 11:14:53     26s] ME1      N            H          0.327         0.166         0.054
[06/04 11:14:53     26s] ME2      N            V          0.236         0.183         0.043
[06/04 11:14:53     26s] ME3      Y            H          0.236         0.191         0.045
[06/04 11:14:53     26s] ME4      Y            V          0.236         0.184         0.043
[06/04 11:14:53     26s] ME5      N            H          0.236         0.186         0.044
[06/04 11:14:53     26s] ME6      N            V          0.016         0.207         0.003
[06/04 11:14:53     26s] --------------------------------------------------------------------
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:14:53     26s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Layer information for route type default_route_type_nonleaf:
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] --------------------------------------------------------------------
[06/04 11:14:53     26s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 11:14:53     26s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 11:14:53     26s] --------------------------------------------------------------------
[06/04 11:14:53     26s] ME1      N            H          0.327         0.237         0.078
[06/04 11:14:53     26s] ME2      N            V          0.236         0.260         0.061
[06/04 11:14:53     26s] ME3      Y            H          0.236         0.281         0.066
[06/04 11:14:53     26s] ME4      Y            V          0.236         0.261         0.062
[06/04 11:14:53     26s] ME5      N            H          0.236         0.274         0.065
[06/04 11:14:53     26s] ME6      N            V          0.016         0.264         0.004
[06/04 11:14:53     26s] --------------------------------------------------------------------
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:14:53     26s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Layer information for route type default_route_type_nonleaf:
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] --------------------------------------------------------------------
[06/04 11:14:53     26s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 11:14:53     26s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 11:14:53     26s] --------------------------------------------------------------------
[06/04 11:14:53     26s] ME1      N            H          0.327         0.166         0.054
[06/04 11:14:53     26s] ME2      N            V          0.236         0.183         0.043
[06/04 11:14:53     26s] ME3      Y            H          0.236         0.191         0.045
[06/04 11:14:53     26s] ME4      Y            V          0.236         0.184         0.043
[06/04 11:14:53     26s] ME5      N            H          0.236         0.186         0.044
[06/04 11:14:53     26s] ME6      N            V          0.016         0.207         0.003
[06/04 11:14:53     26s] --------------------------------------------------------------------
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Via selection for estimated routes (rule default):
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] -------------------------------------------------------------------------
[06/04 11:14:53     26s] Layer      Via Cell               Res.     Cap.     RC       Top of Stack
[06/04 11:14:53     26s] Range                             (Ohm)    (fF)     (fs)     Only
[06/04 11:14:53     26s] -------------------------------------------------------------------------
[06/04 11:14:53     26s] ME1-ME2    VIA12_VV               6.500    0.038    0.249    false
[06/04 11:14:53     26s] ME2-ME3    VIA23_VH               6.500    0.032    0.205    false
[06/04 11:14:53     26s] ME2-ME3    VIA23_stack_HAMMER1    6.500    0.050    0.326    true
[06/04 11:14:53     26s] ME3-ME4    VIA34_VH               6.500    0.032    0.205    false
[06/04 11:14:53     26s] ME3-ME4    VIA34_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 11:14:53     26s] ME4-ME5    VIA45_VH               6.500    0.032    0.206    false
[06/04 11:14:53     26s] ME4-ME5    VIA45_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 11:14:53     26s] ME5-ME6    VIA56_HH               6.500    0.066    0.426    false
[06/04 11:14:53     26s] ME5-ME6    VIA56_stack_HAMMER1    6.500    0.081    0.529    true
[06/04 11:14:53     26s] -------------------------------------------------------------------------
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Ideal and dont_touch net fanout counts:
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] -----------------------------------------------------------
[06/04 11:14:53     26s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[06/04 11:14:53     26s] -----------------------------------------------------------
[06/04 11:14:53     26s]       1            10                      0
[06/04 11:14:53     26s]      11           100                      1
[06/04 11:14:53     26s]     101          1000                      0
[06/04 11:14:53     26s]    1001         10000                      0
[06/04 11:14:53     26s]   10001           +                        0
[06/04 11:14:53     26s] -----------------------------------------------------------
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Top ideal and dont_touch nets by fanout:
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] ---------------------
[06/04 11:14:53     26s] Net name    Fanout ()
[06/04 11:14:53     26s] ---------------------
[06/04 11:14:53     26s] clk            27
[06/04 11:14:53     26s] ---------------------
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] No dont_touch hnets found in the clock tree
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Filtering reasons for cell type: buffer
[06/04 11:14:53     26s] =======================================
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 11:14:53     26s] Clock trees    Power domain    Reason                         Library cells
[06/04 11:14:53     26s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 11:14:53     26s] all            auto-default    Unbalanced rise/fall delays    { BUFFD1 BUFFD10 BUFFD12 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[06/04 11:14:53     26s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Filtering reasons for cell type: inverter
[06/04 11:14:53     26s] =========================================
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] -------------------------------------------------------------------------------------------------------------------
[06/04 11:14:53     26s] Clock trees    Power domain    Reason                         Library cells
[06/04 11:14:53     26s] -------------------------------------------------------------------------------------------------------------------
[06/04 11:14:53     26s] all            auto-default    Unbalanced rise/fall delays    { INVD1 INVD10 INVD12 INVD2 INVD3 INVD4 INVD6 INVD8 }
[06/04 11:14:53     26s] -------------------------------------------------------------------------------------------------------------------
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] CCOpt configuration status: cannot run ccopt_design.
[06/04 11:14:53     26s] Check the log for details of problem(s) found:
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] ---------------------------------------------------
[06/04 11:14:53     26s] Design configuration problems
[06/04 11:14:53     26s] ---------------------------------------------------
[06/04 11:14:53     26s] One or more clock trees have configuration problems
[06/04 11:14:53     26s] ---------------------------------------------------
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Clock tree configuration problems:
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] ------------------------------------------------------
[06/04 11:14:53     26s] Clock tree    Problem
[06/04 11:14:53     26s] ------------------------------------------------------
[06/04 11:14:53     26s] clk           The maximum transition target is too low
[06/04 11:14:53     26s] ------------------------------------------------------
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 11:14:53     26s] Runtime done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/04 11:14:53     26s] Runtime Report Coverage % = 95.9
[06/04 11:14:53     26s] Runtime Summary
[06/04 11:14:53     26s] ===============
[06/04 11:14:53     26s] Clock Runtime:  (71%) Core CTS           0.18 (Init 0.18, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[06/04 11:14:53     26s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[06/04 11:14:53     26s] Clock Runtime:  (28%) Other CTS          0.07 (Init 0.07, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[06/04 11:14:53     26s] Clock Runtime: (100%) Total              0.25
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] Runtime Summary:
[06/04 11:14:53     26s] ================
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] ------------------------------------------------------------------------------------------------------------
[06/04 11:14:53     26s] wall  % time  children  called  name
[06/04 11:14:53     26s] ------------------------------------------------------------------------------------------------------------
[06/04 11:14:53     26s] 0.26  100.00    0.26      0       
[06/04 11:14:53     26s] 0.26  100.00    0.25      1     Runtime
[06/04 11:14:53     26s] 0.02    8.03    0.02      1     CCOpt::Phase::Initialization
[06/04 11:14:53     26s] 0.02    8.01    0.02      1       Check Prerequisites
[06/04 11:14:53     26s] 0.02    6.78    0.00      1         Leaving CCOpt scope - CheckPlace
[06/04 11:14:53     26s] 0.23   87.91    0.16      1     CCOpt::Phase::PreparingToBalance
[06/04 11:14:53     26s] 0.00    0.07    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/04 11:14:53     26s] 0.05   20.40    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/04 11:14:53     26s] 0.02    6.55    0.00      1       Legalization setup
[06/04 11:14:53     26s] 0.10   37.17    0.00      1       Validating CTS configuration
[06/04 11:14:53     26s] 0.00    0.02    0.00      1         Checking module port directions
[06/04 11:14:53     26s] 0.00    1.63    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 11:14:53     26s] ------------------------------------------------------------------------------------------------------------
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 11:14:53     26s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 11:14:53     26s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[06/04 11:14:53     26s] Set place::cacheFPlanSiteMark to 0
[06/04 11:14:53     26s] All LLGs are deleted
[06/04 11:14:53     26s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1172.8M
[06/04 11:14:53     26s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1172.8M
[06/04 11:14:53     26s] 3
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] *** Summary of all messages that are not suppressed in this session:
[06/04 11:14:53     26s] Severity  ID               Count  Summary                                  
[06/04 11:14:53     26s] WARNING   IMPSP-105            4  'setPlaceMode -maxRouteLayer' will becom...
[06/04 11:14:53     26s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[06/04 11:14:53     26s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[06/04 11:14:53     26s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[06/04 11:14:53     26s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[06/04 11:14:53     26s] WARNING   IMPCCOPT-2015        1  %s will not update I/O latencies for the...
[06/04 11:14:53     26s] ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
[06/04 11:14:53     26s] *** Message Summary: 10 warning(s), 2 error(s)
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] =============================================================================================
[06/04 11:14:53     26s]  Final TAT Report for ccopt_design
[06/04 11:14:53     26s] =============================================================================================
[06/04 11:14:53     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:14:53     26s] ---------------------------------------------------------------------------------------------
[06/04 11:14:53     26s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:14:53     26s] [ MISC                   ]          0:00:00.3  (  99.9 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 11:14:53     26s] ---------------------------------------------------------------------------------------------
[06/04 11:14:53     26s]  ccopt_design TOTAL                 0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 11:14:53     26s] ---------------------------------------------------------------------------------------------
[06/04 11:14:53     26s] 
[06/04 11:14:53     26s] #% End ccopt_design (date=06/04 11:14:53, total cpu=0:00:00.3, real=0:00:00.0, peak res=901.3M, current mem=901.3M)
[06/04 11:14:53     26s] 
[06/04 11:15:11     27s] <CMD> encMessage warning 0
[06/04 11:15:11     27s] Suppress "**WARN ..." messages.
[06/04 11:15:11     27s] <CMD> encMessage debug 0
[06/04 11:15:11     27s] <CMD> encMessage info 0
[06/04 11:15:11     27s] **WARN: (IMPIMEX-4017):	freeDesign cannot reset some internal state of applications or global settings, so it is not reliable enough to use in a real flow.
[06/04 11:15:11     27s] Reset to color id 0 for clk_gate_col_reg (SNPS_CLOCK_GATE_HIGH_CONV_0) and all their descendants.
[06/04 11:15:11     27s] Reset to color id 0 for clk_gate_iaddr_reg (SNPS_CLOCK_GATE_HIGH_CONV_7) and all their descendants.
[06/04 11:15:11     27s] Reset to color id 0 for clk_gate_ST_CONV_cnt_reg (SNPS_CLOCK_GATE_HIGH_CONV_6) and all their descendants.
[06/04 11:15:11     27s] Reset to color id 0 for clk_gate_idata_r_reg (SNPS_CLOCK_GATE_HIGH_CONV_5) and all their descendants.
[06/04 11:15:11     27s] Reset to color id 0 for clk_gate_conv_mac_reg (SNPS_CLOCK_GATE_HIGH_CONV_4) and all their descendants.
[06/04 11:15:11     27s] Reset to color id 0 for clk_gate_caddr_wr_reg (SNPS_CLOCK_GATE_HIGH_CONV_3) and all their descendants.
[06/04 11:15:11     27s] Reset to color id 0 for clk_gate_caddr_rd_reg (SNPS_CLOCK_GATE_HIGH_CONV_2) and all their descendants.
[06/04 11:15:11     27s] Reset to color id 0 for clk_gate_maxpool_res_reg (SNPS_CLOCK_GATE_HIGH_CONV_1) and all their descendants.
[06/04 11:15:11     27s] Reset to color id 0 for gt_x_40 (CONV_DW_cmp_0) and all their descendants.
[06/04 11:15:11     27s] Reset to color id 0 for add_x_26 (CONV_DW01_inc_0) and all their descendants.
[06/04 11:15:11     27s] Reset to color id 0 for DP_OP_110_122_9292 (CONV_DP_OP_110_122_9292_1) and all their descendants.
[06/04 11:15:11     27s] Free PSO.
[06/04 11:15:11     27s] 
[06/04 11:15:11     27s] 
[06/04 11:15:11     27s] Info (SM2C): Status of key globals:
[06/04 11:15:11     27s] 	 MMMC-by-default flow     : 1
[06/04 11:15:11     27s] 	 Default MMMC objs envvar : 0
[06/04 11:15:11     27s] 	 Data portability         : 0
[06/04 11:15:11     27s] 	 MMMC PV Emulation        : 0
[06/04 11:15:11     27s] 	 MMMC debug               : 0
[06/04 11:15:11     27s] 	 Init_Design flow         : 1
[06/04 11:15:11     27s] 
[06/04 11:15:11     27s] 
[06/04 11:15:11     27s] 	 CTE SM2C global          : false
[06/04 11:15:11     27s] 	 Reporting view filter    : false
[06/04 11:15:11     28s] Loading view definition file from /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/viewDefinition.tcl
[06/04 11:15:11     28s] *** End library_loading (cpu=0.00min, real=0.00min, mem=8.0M, fe_cpu=0.47min, fe_real=2.62min, fe_mem=919.7M) ***
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 11:15:11     28s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/04 11:15:11     28s] To increase the message display limit, refer to the product command reference manual.
[06/04 11:15:11     28s] *** Netlist is unique.
[06/04 11:15:11     28s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:11     28s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:11     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:11     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:11     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:11     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:11     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:11     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:11     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:11     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:11     28s] Loading preference file /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/gui.pref.tcl ...
[06/04 11:15:11     28s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[06/04 11:15:11     28s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[06/04 11:15:11     28s] **WARN: (IMPOPT-3602):	The specified path group name reg2cgate is not defined.
[06/04 11:15:11     28s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[06/04 11:15:11     28s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[06/04 11:15:11     28s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.**WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 11:15:11     28s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 11:15:11     28s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 11:15:11     28s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 11:15:11     28s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 11:15:11     28s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 11:15:11     28s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 11:15:11     28s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 11:15:11     28s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/04 11:15:11     28s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:15:12     28s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:12     28s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:12     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:12     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:12     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:12     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:12     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:12     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:12     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:12     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 11:15:12     28s] Loading place ...
[06/04 11:15:12     28s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:15:12     28s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:15:12     29s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[06/04 11:15:12     29s] timing_enable_default_delay_arc
[06/04 11:15:28     30s] <CMD> update_constraint_mode -name CM_ideal_cts -sdc_files ../sdc/CONV_syn_cts.sdc
[06/04 11:15:28     30s] Reading timing constraints file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/.mmmc9llsNp/modes/CM_ideal/CM_ideal.sdc' ...
[06/04 11:15:28     30s] Current (total cpu=0:00:30.5, real=0:02:54, peak res=938.7M, current mem=894.3M)
[06/04 11:15:28     30s] INFO (CTE): Constraints read successfully.
[06/04 11:15:28     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=908.1M, current mem=908.1M)
[06/04 11:15:28     30s] Current (total cpu=0:00:30.5, real=0:02:54, peak res=938.7M, current mem=908.1M)
[06/04 11:15:28     30s] Reading timing constraints file '../sdc/CONV_syn_cts.sdc' ...
[06/04 11:15:28     30s] Current (total cpu=0:00:30.5, real=0:02:54, peak res=938.7M, current mem=908.1M)
[06/04 11:15:28     30s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../sdc/CONV_syn_cts.sdc, Line 8).
[06/04 11:15:28     30s] 
[06/04 11:15:28     30s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 203).
[06/04 11:15:28     30s] 
[06/04 11:15:28     30s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 204).
[06/04 11:15:28     30s] 
[06/04 11:15:28     30s] INFO (CTE): Reading of timing constraints file ../sdc/CONV_syn_cts.sdc completed, with 3 WARNING
[06/04 11:15:28     30s] WARNING (CTE-25): Line: 9 of File ../sdc/CONV_syn_cts.sdc : Skipped unsupported command: set_max_area
[06/04 11:15:28     30s] 
[06/04 11:15:28     30s] 
[06/04 11:15:28     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=908.4M, current mem=908.4M)
[06/04 11:15:28     30s] Current (total cpu=0:00:30.6, real=0:02:54, peak res=938.7M, current mem=908.4M)
[06/04 11:15:28     30s] Reading latency file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/.mmmc9llsNp/views/AV_func_max/latency.sdc' ...
[06/04 11:15:28     30s] Reading latency file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/.mmmc9llsNp/views/AV_func_min/latency.sdc' ...
[06/04 11:15:28     30s] Current (total cpu=0:00:30.6, real=0:02:54, peak res=938.7M, current mem=908.4M)
[06/04 11:15:28     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=909.5M, current mem=909.5M)
[06/04 11:15:28     30s] Current (total cpu=0:00:30.6, real=0:02:54, peak res=938.7M, current mem=909.5M)
[06/04 11:15:28     30s] <CMD> set_ccopt_property update_io_latency false
[06/04 11:15:28     30s] <CMD> create_ccopt_clock_tree_spec -file ../ccopt/ccopt.spec
[06/04 11:15:28     30s] Creating clock tree spec for modes (timing configs): CM_ideal CM_ideal_cts
[06/04 11:15:28     30s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/04 11:15:28     30s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 11:15:28     30s] Summary for sequential cells identification: 
[06/04 11:15:28     30s]   Identified SBFF number: 14
[06/04 11:15:28     30s]   Identified MBFF number: 0
[06/04 11:15:28     30s]   Identified SB Latch number: 0
[06/04 11:15:28     30s]   Identified MB Latch number: 0
[06/04 11:15:28     30s]   Not identified SBFF number: 0
[06/04 11:15:28     30s]   Not identified MBFF number: 0
[06/04 11:15:28     30s]   Not identified SB Latch number: 0
[06/04 11:15:28     30s]   Not identified MB Latch number: 0
[06/04 11:15:28     30s]   Number of sequential cells which are not FFs: 13
[06/04 11:15:28     30s]  Visiting view : AV_func_max
[06/04 11:15:28     30s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:15:28     30s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:15:28     30s]  Visiting view : AV_scan_max
[06/04 11:15:28     30s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:15:28     30s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:15:28     30s]  Visiting view : AV_func_min
[06/04 11:15:28     30s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:15:28     30s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:15:28     30s]  Visiting view : AV_scan_min
[06/04 11:15:28     30s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:15:28     30s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:15:28     30s]  Setting StdDelay to 58.40
[06/04 11:15:28     30s] Creating Cell Server, finished. 
[06/04 11:15:28     30s] 
[06/04 11:15:28     30s] Reset timing graph...
[06/04 11:15:28     30s] Ignoring AAE DB Resetting ...
[06/04 11:15:28     30s] Reset timing graph done.
[06/04 11:15:28     30s] Ignoring AAE DB Resetting ...
[06/04 11:15:28     30s] Analyzing clock structure...
[06/04 11:15:28     30s] Analyzing clock structure done.
[06/04 11:15:28     30s] Reset timing graph...
[06/04 11:15:28     30s] Ignoring AAE DB Resetting ...
[06/04 11:15:28     30s] Reset timing graph done.
[06/04 11:15:28     30s] Wrote: ../ccopt/ccopt.spec
[06/04 11:16:00     33s] <CMD> get_ccopt_clock_trees
[06/04 11:16:00     33s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[06/04 11:16:00     33s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[06/04 11:16:00     33s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[06/04 11:16:00     33s] Extracting original clock gating for clk...
[06/04 11:16:00     33s]   clock_tree clk contains 155 sinks and 8 clock gates.
[06/04 11:16:00     33s]   Extraction for clk complete.
[06/04 11:16:00     33s] Extracting original clock gating for clk done.
[06/04 11:16:00     33s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -early -clock_tree clk 1.200
[06/04 11:16:00     33s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -late -clock_tree clk 1.200
[06/04 11:16:00     33s] <CMD> set_ccopt_property source_max_capacitance -clock_tree clk 0.150
[06/04 11:16:00     33s] <CMD> set_ccopt_property source_latency -clock_tree clk 0.000
[06/04 11:16:00     33s] <CMD> set_ccopt_property clock_period -pin clk 15
[06/04 11:16:00     33s] <CMD> create_ccopt_skew_group -name clk/CM_ideal -sources clk -auto_sinks
[06/04 11:16:00     33s] The skew group clk/CM_ideal was created. It contains 155 sinks and 1 sources.
[06/04 11:16:00     33s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal true
[06/04 11:16:00     33s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/CM_ideal 1.000
[06/04 11:16:00     33s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal clk
[06/04 11:16:00     33s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal CM_ideal
[06/04 11:16:00     33s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal {DC_max DC_min}
[06/04 11:16:00     33s] <CMD> create_ccopt_skew_group -name clk/CM_ideal_cts -sources clk -auto_sinks
[06/04 11:16:00     33s] The skew group clk/CM_ideal_cts was created. It contains 155 sinks and 1 sources.
[06/04 11:16:00     33s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal_cts true
[06/04 11:16:00     33s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal_cts clk
[06/04 11:16:00     33s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal_cts CM_ideal_cts
[06/04 11:16:00     33s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal_cts {DC_max DC_min}
[06/04 11:16:00     33s] <CMD> check_ccopt_clock_tree_convergence
[06/04 11:16:00     33s] Checking clock tree convergence...
[06/04 11:16:00     33s] Checking clock tree convergence done.
[06/04 11:16:00     33s] <CMD> get_ccopt_property auto_design_state_for_ilms
[06/04 11:16:04     33s] <CMD> ccopt_design -cts
[06/04 11:16:04     33s] #% Begin ccopt_design (date=06/04 11:16:04, mem=868.7M)
[06/04 11:16:04     33s] Turning off fast DC mode./nRuntime...
[06/04 11:16:04     33s] **INFO: User's settings:
[06/04 11:16:04     33s] setNanoRouteMode -droutePostRouteSpreadWire         1
[06/04 11:16:04     33s] setNanoRouteMode -extractThirdPartyCompatible       false
[06/04 11:16:04     33s] setNanoRouteMode -grouteExpTdStdDelay               58.4
[06/04 11:16:04     33s] setNanoRouteMode -timingEngine                      {}
[06/04 11:16:04     33s] setDesignMode -process                              180
[06/04 11:16:04     33s] setExtractRCMode -coupling_c_th                     3
[06/04 11:16:04     33s] setExtractRCMode -engine                            preRoute
[06/04 11:16:04     33s] setExtractRCMode -relative_c_th                     0.03
[06/04 11:16:04     33s] setExtractRCMode -total_c_th                        5
[06/04 11:16:04     33s] setDelayCalMode -enable_high_fanout                 true
[06/04 11:16:04     33s] setDelayCalMode -eng_copyNetPropToNewNet            true
[06/04 11:16:04     33s] setDelayCalMode -engine                             aae
[06/04 11:16:04     33s] setDelayCalMode -ignoreNetLoad                      false
[06/04 11:16:04     33s] setPlaceMode -maxRouteLayer                         6
[06/04 11:16:04     33s] setPlaceMode -place_detail_check_route              false
[06/04 11:16:04     33s] setPlaceMode -place_detail_preserve_routing         true
[06/04 11:16:04     33s] setPlaceMode -place_detail_remove_affected_routing  false
[06/04 11:16:04     33s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/04 11:16:04     33s] setPlaceMode -place_global_clock_gate_aware         true
[06/04 11:16:04     33s] setPlaceMode -place_global_cong_effort              auto
[06/04 11:16:04     33s] setPlaceMode -place_global_ignore_scan              true
[06/04 11:16:04     33s] setPlaceMode -place_global_ignore_spare             true
[06/04 11:16:04     33s] setPlaceMode -place_global_module_aware_spare       false
[06/04 11:16:04     33s] setPlaceMode -place_global_place_io_pins            true
[06/04 11:16:04     33s] setPlaceMode -place_global_reorder_scan             false
[06/04 11:16:04     33s] setPlaceMode -powerDriven                           false
[06/04 11:16:04     33s] setPlaceMode -timingDriven                          true
[06/04 11:16:04     33s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/04 11:16:04     33s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/04 11:16:04     33s] 
[06/04 11:16:04     33s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/04 11:16:04     33s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/04 11:16:04     33s] Set place::cacheFPlanSiteMark to 1
[06/04 11:16:04     33s] CCOpt::Phase::Initialization...
[06/04 11:16:04     33s] Check Prerequisites...
[06/04 11:16:04     33s] Leaving CCOpt scope - CheckPlace...
[06/04 11:16:04     33s] OPERPROF: Starting checkPlace at level 1, MEM:1090.9M
[06/04 11:16:04     33s] #spOpts: N=180 
[06/04 11:16:04     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1090.9M
[06/04 11:16:04     33s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1090.9M
[06/04 11:16:04     33s] Core basic site is Core8T
[06/04 11:16:04     33s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 11:16:04     33s] SiteArray: use 208,896 bytes
[06/04 11:16:04     33s] SiteArray: current memory after site array memory allocation 1098.9M
[06/04 11:16:04     33s] SiteArray: FP blocked sites are writable
[06/04 11:16:04     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1098.9M
[06/04 11:16:04     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1098.9M
[06/04 11:16:04     33s] Begin checking placement ... (start mem=1090.9M, init mem=1098.9M)
[06/04 11:16:04     33s] 
[06/04 11:16:04     33s] Running CheckPlace using 1 thread in normal mode...
[06/04 11:16:04     33s] 
[06/04 11:16:04     33s] ...checkPlace normal is done!
[06/04 11:16:04     33s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1098.9M
[06/04 11:16:04     33s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1098.9M
[06/04 11:16:04     33s] *info: Placed = 2073          
[06/04 11:16:04     33s] *info: Unplaced = 0           
[06/04 11:16:04     33s] Placement Density:58.72%(46408/79027)
[06/04 11:16:04     33s] Placement Density (including fixed std cells):58.72%(46408/79027)
[06/04 11:16:04     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1098.9M
[06/04 11:16:04     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1098.9M
[06/04 11:16:04     33s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1098.9M)
[06/04 11:16:04     33s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.017, MEM:1098.9M
[06/04 11:16:04     33s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:04     33s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[06/04 11:16:04     33s]  * CCOpt property update_io_latency is false
[06/04 11:16:04     33s] 
[06/04 11:16:04     33s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/04 11:16:04     33s] 
[06/04 11:16:04     33s] 
[06/04 11:16:04     33s] 
[06/04 11:16:04     33s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:04     33s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:04     33s] Executing ccopt post-processing.
[06/04 11:16:04     33s] Synthesizing clock trees with CCOpt...
[06/04 11:16:04     33s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 11:16:04     33s] CCOpt::Phase::PreparingToBalance...
[06/04 11:16:04     33s] Leaving CCOpt scope - Initializing power interface...
[06/04 11:16:04     33s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:04     33s] 
[06/04 11:16:04     33s] Positive (advancing) pin insertion delays
[06/04 11:16:04     33s] =========================================
[06/04 11:16:04     33s] 
[06/04 11:16:04     33s] Found 0 advancing pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 11:16:04     33s] 
[06/04 11:16:04     33s] Negative (delaying) pin insertion delays
[06/04 11:16:04     33s] ========================================
[06/04 11:16:04     33s] 
[06/04 11:16:04     33s] Found 0 delaying pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 11:16:04     33s] Notify start of optimization...
[06/04 11:16:04     33s] Notify start of optimization done.
[06/04 11:16:04     33s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/04 11:16:04     33s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:16:04     33s] All LLGs are deleted
[06/04 11:16:04     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1103.7M
[06/04 11:16:04     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1103.7M
[06/04 11:16:04     33s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:16:04     33s] ### Creating LA Mngr. totSessionCpu=0:00:33.7 mem=1103.7M
[06/04 11:16:04     33s] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.7 mem=1103.7M
[06/04 11:16:04     33s] (I)       Started Loading and Dumping File ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Reading DB...
[06/04 11:16:04     33s] (I)       Read data from FE... (mem=1103.7M)
[06/04 11:16:04     33s] (I)       Read nodes and places... (mem=1103.7M)
[06/04 11:16:04     33s] (I)       Done Read nodes and places (cpu=0.000s, mem=1103.7M)
[06/04 11:16:04     33s] (I)       Read nets... (mem=1103.7M)
[06/04 11:16:04     33s] (I)       Done Read nets (cpu=0.010s, mem=1103.7M)
[06/04 11:16:04     33s] (I)       Done Read data from FE (cpu=0.010s, mem=1103.7M)
[06/04 11:16:04     33s] (I)       before initializing RouteDB syMemory usage = 1103.7 MB
[06/04 11:16:04     33s] (I)       == Non-default Options ==
[06/04 11:16:04     33s] (I)       Maximum routing layer                              : 6
[06/04 11:16:04     33s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 11:16:04     33s] (I)       Use row-based GCell size
[06/04 11:16:04     33s] (I)       GCell unit size  : 4480
[06/04 11:16:04     33s] (I)       GCell multiplier : 1
[06/04 11:16:04     33s] (I)       build grid graph
[06/04 11:16:04     33s] (I)       build grid graph start
[06/04 11:16:04     33s] [NR-eGR] Track table information for default rule: 
[06/04 11:16:04     33s] [NR-eGR] ME1 has no routable track
[06/04 11:16:04     33s] [NR-eGR] ME2 has single uniform track structure
[06/04 11:16:04     33s] [NR-eGR] ME3 has single uniform track structure
[06/04 11:16:04     33s] [NR-eGR] ME4 has single uniform track structure
[06/04 11:16:04     33s] [NR-eGR] ME5 has single uniform track structure
[06/04 11:16:04     33s] [NR-eGR] ME6 has single uniform track structure
[06/04 11:16:04     33s] (I)       build grid graph end
[06/04 11:16:04     33s] (I)       ===========================================================================
[06/04 11:16:04     33s] (I)       == Report All Rule Vias ==
[06/04 11:16:04     33s] (I)       ===========================================================================
[06/04 11:16:04     33s] (I)        Via Rule : (Default)
[06/04 11:16:04     33s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 11:16:04     33s] (I)       ---------------------------------------------------------------------------
[06/04 11:16:04     33s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 11:16:04     33s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 11:16:04     33s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 11:16:04     33s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 11:16:04     33s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 11:16:04     33s] (I)       ===========================================================================
[06/04 11:16:04     33s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Num PG vias on layer 2 : 0
[06/04 11:16:04     33s] (I)       Num PG vias on layer 3 : 0
[06/04 11:16:04     33s] (I)       Num PG vias on layer 4 : 0
[06/04 11:16:04     33s] (I)       Num PG vias on layer 5 : 0
[06/04 11:16:04     33s] (I)       Num PG vias on layer 6 : 0
[06/04 11:16:04     33s] [NR-eGR] Read 9034 PG shapes
[06/04 11:16:04     33s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] [NR-eGR] #Routing Blockages  : 0
[06/04 11:16:04     33s] [NR-eGR] #Instance Blockages : 0
[06/04 11:16:04     33s] [NR-eGR] #PG Blockages       : 9034
[06/04 11:16:04     33s] [NR-eGR] #Halo Blockages     : 0
[06/04 11:16:04     33s] [NR-eGR] #Boundary Blockages : 0
[06/04 11:16:04     33s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 11:16:04     33s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 11:16:04     33s] (I)       readDataFromPlaceDB
[06/04 11:16:04     33s] (I)       Read net information..
[06/04 11:16:04     33s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=0
[06/04 11:16:04     33s] (I)       Read testcase time = 0.000 seconds
[06/04 11:16:04     33s] 
[06/04 11:16:04     33s] (I)       early_global_route_priority property id does not exist.
[06/04 11:16:04     33s] (I)       Start initializing grid graph
[06/04 11:16:04     33s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 11:16:04     33s] (I)       End initializing grid graph
[06/04 11:16:04     33s] (I)       Model blockages into capacity
[06/04 11:16:04     33s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 11:16:04     33s] (I)       Started Modeling ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 11:16:04     33s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 11:16:04     33s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 11:16:04     33s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 11:16:04     33s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 11:16:04     33s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       -- layer congestion ratio --
[06/04 11:16:04     33s] (I)       Layer 1 : 0.100000
[06/04 11:16:04     33s] (I)       Layer 2 : 0.700000
[06/04 11:16:04     33s] (I)       Layer 3 : 0.700000
[06/04 11:16:04     33s] (I)       Layer 4 : 0.700000
[06/04 11:16:04     33s] (I)       Layer 5 : 0.700000
[06/04 11:16:04     33s] (I)       Layer 6 : 0.700000
[06/04 11:16:04     33s] (I)       ----------------------------
[06/04 11:16:04     33s] (I)       Number of ignored nets = 0
[06/04 11:16:04     33s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 11:16:04     33s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 11:16:04     33s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 11:16:04     33s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 11:16:04     33s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 11:16:04     33s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 11:16:04     33s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 11:16:04     33s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 11:16:04     33s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 11:16:04     33s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 11:16:04     33s] (I)       Before initializing Early Global Route syMemory usage = 1103.7 MB
[06/04 11:16:04     33s] (I)       Ndr track 0 does not exist
[06/04 11:16:04     33s] (I)       ---------------------Grid Graph Info--------------------
[06/04 11:16:04     33s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 11:16:04     33s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 11:16:04     33s] (I)       Site width          :   560  (dbu)
[06/04 11:16:04     33s] (I)       Row height          :  4480  (dbu)
[06/04 11:16:04     33s] (I)       GCell width         :  4480  (dbu)
[06/04 11:16:04     33s] (I)       GCell height        :  4480  (dbu)
[06/04 11:16:04     33s] (I)       Grid                :    93    90     6
[06/04 11:16:04     33s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 11:16:04     33s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 11:16:04     33s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 11:16:04     33s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 11:16:04     33s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 11:16:04     33s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 11:16:04     33s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 11:16:04     33s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 11:16:04     33s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 11:16:04     33s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 11:16:04     33s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 11:16:04     33s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 11:16:04     33s] (I)       --------------------------------------------------------
[06/04 11:16:04     33s] 
[06/04 11:16:04     33s] [NR-eGR] ============ Routing rule table ============
[06/04 11:16:04     33s] [NR-eGR] Rule id: 0  Nets: 2341 
[06/04 11:16:04     33s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 11:16:04     33s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 11:16:04     33s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:16:04     33s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:16:04     33s] [NR-eGR] ========================================
[06/04 11:16:04     33s] [NR-eGR] 
[06/04 11:16:04     33s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 11:16:04     33s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 11:16:04     33s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 11:16:04     33s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 11:16:04     33s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 11:16:04     33s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 11:16:04     33s] (I)       After initializing Early Global Route syMemory usage = 1103.7 MB
[06/04 11:16:04     33s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Reset routing kernel
[06/04 11:16:04     33s] (I)       Started Global Routing ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       ============= Initialization =============
[06/04 11:16:04     33s] (I)       totalPins=6845  totalGlobalPin=6644 (97.06%)
[06/04 11:16:04     33s] (I)       Started Net group 1 ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Started Build MST ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Generate topology with single threads
[06/04 11:16:04     33s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 11:16:04     33s] [NR-eGR] Layer group 1: route 2341 net(s) in layer range [2, 6]
[06/04 11:16:04     33s] (I)       
[06/04 11:16:04     33s] (I)       ============  Phase 1a Route ============
[06/04 11:16:04     33s] (I)       Started Phase 1a ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Started Pattern routing ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[06/04 11:16:04     33s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Usage: 15082 = (7401 H, 7681 V) = (8.24% H, 7.67% V) = (3.316e+04um H, 3.441e+04um V)
[06/04 11:16:04     33s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       
[06/04 11:16:04     33s] (I)       ============  Phase 1b Route ============
[06/04 11:16:04     33s] (I)       Started Phase 1b ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Started Monotonic routing ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Usage: 15096 = (7407 H, 7689 V) = (8.25% H, 7.68% V) = (3.318e+04um H, 3.445e+04um V)
[06/04 11:16:04     33s] (I)       Overflow of layer group 1: 7.22% H + 1.51% V. EstWL: 6.763008e+04um
[06/04 11:16:04     33s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       
[06/04 11:16:04     33s] (I)       ============  Phase 1c Route ============
[06/04 11:16:04     33s] (I)       Started Phase 1c ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Started Two level routing ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Level2 Grid: 19 x 18
[06/04 11:16:04     33s] (I)       Started Two Level Routing ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 11:16:04     33s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       
[06/04 11:16:04     33s] (I)       ============  Phase 1d Route ============
[06/04 11:16:04     33s] (I)       Started Phase 1d ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Started Detoured routing ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Usage: 15095 = (7407 H, 7688 V) = (8.25% H, 7.67% V) = (3.318e+04um H, 3.444e+04um V)
[06/04 11:16:04     33s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       
[06/04 11:16:04     33s] (I)       ============  Phase 1e Route ============
[06/04 11:16:04     33s] (I)       Started Phase 1e ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Started Route legalization ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Usage: 15194 = (7408 H, 7786 V) = (8.25% H, 7.77% V) = (3.319e+04um H, 3.488e+04um V)
[06/04 11:16:04     33s] [NR-eGR] Early Global Route overflow of layer group 1: 7.22% H + 1.48% V. EstWL: 6.806912e+04um
[06/04 11:16:04     33s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Started Layer assignment ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Running layer assignment with 1 threads
[06/04 11:16:04     33s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       
[06/04 11:16:04     33s] (I)       ============  Phase 1l Route ============
[06/04 11:16:04     33s] (I)       Started Phase 1l ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       
[06/04 11:16:04     33s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 11:16:04     33s] [NR-eGR]                        OverCon           OverCon            
[06/04 11:16:04     33s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/04 11:16:04     33s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[06/04 11:16:04     33s] [NR-eGR] ---------------------------------------------------------------
[06/04 11:16:04     33s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 11:16:04     33s] [NR-eGR]     ME2  (2)        49( 0.59%)         3( 0.04%)   ( 0.63%) 
[06/04 11:16:04     33s] [NR-eGR]     ME3  (3)       325( 3.95%)        25( 0.30%)   ( 4.26%) 
[06/04 11:16:04     33s] [NR-eGR]     ME4  (4)        20( 0.24%)         0( 0.00%)   ( 0.24%) 
[06/04 11:16:04     33s] [NR-eGR]     ME5  (5)        92( 1.12%)         1( 0.01%)   ( 1.13%) 
[06/04 11:16:04     33s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 11:16:04     33s] [NR-eGR] ---------------------------------------------------------------
[06/04 11:16:04     33s] [NR-eGR] Total              486( 1.25%)        29( 0.07%)   ( 1.33%) 
[06/04 11:16:04     33s] [NR-eGR] 
[06/04 11:16:04     33s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       total 2D Cap : 193855 = (91712 H, 102143 V)
[06/04 11:16:04     33s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.78% H + 0.23% V
[06/04 11:16:04     33s] [NR-eGR] Overflow after Early Global Route 3.40% H + 0.29% V
[06/04 11:16:04     33s] (I)       ============= track Assignment ============
[06/04 11:16:04     33s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Started Track Assignment ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 11:16:04     33s] (I)       Running track assignment with 1 threads
[06/04 11:16:04     33s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] (I)       Run Multi-thread track assignment
[06/04 11:16:04     33s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] [NR-eGR] Started Export DB wires ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] [NR-eGR] Started Export all nets ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] [NR-eGR] Started Set wire vias ( Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:04     33s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6740
[06/04 11:16:04     33s] [NR-eGR]    ME2  (2V) length: 3.227496e+04um, number of vias: 10154
[06/04 11:16:04     33s] [NR-eGR]    ME3  (3H) length: 2.460758e+04um, number of vias: 1048
[06/04 11:16:04     33s] [NR-eGR]    ME4  (4V) length: 5.038350e+03um, number of vias: 811
[06/04 11:16:04     33s] [NR-eGR]    ME5  (5H) length: 1.122488e+04um, number of vias: 10
[06/04 11:16:04     33s] [NR-eGR]    ME6  (6V) length: 3.920000e+00um, number of vias: 0
[06/04 11:16:04     33s] [NR-eGR] Total length: 7.314969e+04um, number of vias: 18763
[06/04 11:16:04     33s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:04     33s] [NR-eGR] Total eGR-routed clock nets wire length: 2.615910e+03um 
[06/04 11:16:04     33s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:04     33s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1103.71 MB )
[06/04 11:16:04     33s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:04     33s] Rebuilding timing graph...
[06/04 11:16:05     33s] Rebuilding timing graph done.
[06/04 11:16:05     33s] Legalization setup...
[06/04 11:16:05     33s] Using cell based legalization.
[06/04 11:16:05     33s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 11:16:05     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:1134.3M
[06/04 11:16:05     33s] #spOpts: N=180 
[06/04 11:16:05     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1134.3M
[06/04 11:16:05     33s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1134.3M
[06/04 11:16:05     33s] Core basic site is Core8T
[06/04 11:16:05     33s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 11:16:05     33s] SiteArray: use 208,896 bytes
[06/04 11:16:05     33s] SiteArray: current memory after site array memory allocation 1134.3M
[06/04 11:16:05     33s] SiteArray: FP blocked sites are writable
[06/04 11:16:05     33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 11:16:05     33s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1134.3M
[06/04 11:16:05     33s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1134.3M
[06/04 11:16:05     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1134.3M
[06/04 11:16:05     33s] OPERPROF:     Starting CMU at level 3, MEM:1134.3M
[06/04 11:16:05     33s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1134.3M
[06/04 11:16:05     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1134.3M
[06/04 11:16:05     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1134.3MB).
[06/04 11:16:05     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1134.3M
[06/04 11:16:05     33s] (I)       Load db... (mem=1134.3M)
[06/04 11:16:05     33s] (I)       Read data from FE... (mem=1134.3M)
[06/04 11:16:05     33s] (I)       Read nodes and places... (mem=1134.3M)
[06/04 11:16:05     33s] (I)       Number of ignored instance 0
[06/04 11:16:05     33s] (I)       Number of inbound cells 0
[06/04 11:16:05     33s] (I)       numMoveCells=2073, numMacros=4  numPads=105  numMultiRowHeightInsts=0
[06/04 11:16:05     33s] (I)       cell height: 4480, count: 2073
[06/04 11:16:05     33s] (I)       Done Read nodes and places (cpu=0.010s, mem=1134.3M)
[06/04 11:16:05     33s] (I)       Read rows... (mem=1134.3M)
[06/04 11:16:05     33s] (I)       rowRegion is not equal to core box, resetting core box
[06/04 11:16:05     33s] (I)       rowRegion : (50220, 50400) - (363260, 350560)
[06/04 11:16:05     33s] (I)       coreBox   : (50220, 50400) - (363320, 350560)
[06/04 11:16:05     33s] (I)       Done Read rows (cpu=0.000s, mem=1134.3M)
[06/04 11:16:05     33s] (I)       Done Read data from FE (cpu=0.010s, mem=1134.3M)
[06/04 11:16:05     33s] (I)       Done Load db (cpu=0.010s, mem=1134.3M)
[06/04 11:16:05     33s] (I)       Constructing placeable region... (mem=1134.3M)
[06/04 11:16:05     33s] (I)       Constructing bin map
[06/04 11:16:05     33s] (I)       Initialize bin information with width=44800 height=44800
[06/04 11:16:05     33s] (I)       Done constructing bin map
[06/04 11:16:05     33s] (I)       Removing 0 blocked bin with high fixed inst density
[06/04 11:16:05     33s] (I)       Compute region effective width... (mem=1134.3M)
[06/04 11:16:05     33s] (I)       Done Compute region effective width (cpu=0.000s, mem=1134.3M)
[06/04 11:16:05     33s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1134.3M)
[06/04 11:16:05     33s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     33s] Validating CTS configuration...
[06/04 11:16:05     33s] Checking module port directions...
[06/04 11:16:05     33s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     33s] Non-default CCOpt properties:
[06/04 11:16:05     33s] route_type is set for at least one object
[06/04 11:16:05     33s] source_max_capacitance is set for at least one object
[06/04 11:16:05     33s] target_insertion_delay is set for at least one object
[06/04 11:16:05     33s] target_max_trans_sdc is set for at least one object
[06/04 11:16:05     33s] update_io_latency: 0 (default: true)
[06/04 11:16:05     33s] Route type trimming info:
[06/04 11:16:05     33s]   No route type modifications were made.
[06/04 11:16:05     33s] Accumulated time to calculate placeable region: 0
[06/04 11:16:05     33s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[06/04 11:16:05     33s] Accumulated time to calculate placeable region: 0
[06/04 11:16:05     33s] (I)       Initializing Steiner engine. 
[06/04 11:16:05     33s] LayerId::1 widthSet size::4
[06/04 11:16:05     33s] LayerId::2 widthSet size::4
[06/04 11:16:05     33s] LayerId::3 widthSet size::4
[06/04 11:16:05     33s] LayerId::4 widthSet size::4
[06/04 11:16:05     33s] LayerId::5 widthSet size::4
[06/04 11:16:05     33s] LayerId::6 widthSet size::2
[06/04 11:16:05     33s] Updating RC grid for preRoute extraction ...
[06/04 11:16:05     33s] Initializing multi-corner capacitance tables ... 
[06/04 11:16:05     33s] Initializing multi-corner resistance tables ...
[06/04 11:16:05     33s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:16:05     33s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:16:05     33s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.222382 ; aWlH: 0.000000 ; Pmax: 0.837000 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:16:05     33s] Start AAE Lib Loading. (MEM=1134.34)
[06/04 11:16:05     33s] End AAE Lib Loading. (MEM=1143.88 CPU=0:00:00.0 Real=0:00:00.0)
[06/04 11:16:05     33s] End AAE Lib Interpolated Model. (MEM=1143.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:16:05     33s] Clock tree balancer configuration for clock_tree clk:
[06/04 11:16:05     33s] Non-default CCOpt properties:
[06/04 11:16:05     33s]   route_type (leaf): default_route_type_leaf (default: default)
[06/04 11:16:05     33s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/04 11:16:05     33s]   route_type (top): default_route_type_nonleaf (default: default)
[06/04 11:16:05     33s]   source_max_capacitance: 150 (default: auto)
[06/04 11:16:05     33s] For power domain auto-default:
[06/04 11:16:05     33s]   Buffers:     DEL1 
[06/04 11:16:05     33s]   Inverters:   
[06/04 11:16:05     33s]   Clock gates: ICGD1 
[06/04 11:16:05     33s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 79027.200um^2
[06/04 11:16:05     33s] Top Routing info:
[06/04 11:16:05     33s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:16:05     33s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/04 11:16:05     33s] Trunk Routing info:
[06/04 11:16:05     33s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:16:05     33s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 11:16:05     33s] Leaf Routing info:
[06/04 11:16:05     33s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:16:05     33s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 11:16:05     33s] For timing_corner DC_max:setup, late and power domain auto-default:
[06/04 11:16:05     33s]   Slew time target (leaf):    1.200ns
[06/04 11:16:05     33s]   Slew time target (trunk):   1.200ns
[06/04 11:16:05     33s]   Slew time target (top):     1.200ns (Note: no nets are considered top nets in this clock tree)
[06/04 11:16:05     33s]   Buffer unit delay: 0.483ns
[06/04 11:16:05     33s]   Buffer max distance: 514.856um
[06/04 11:16:05     33s] Fastest wire driving cells and distances:
[06/04 11:16:05     33s]   Buffer    : {lib_cell:DEL1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=514.856um, saturatedSlew=1.047ns, speed=648.270um per ns, cellArea=24.364um^2 per 1000um}
[06/04 11:16:05     33s]   Clock gate: {lib_cell:ICGD1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=755.072um, saturatedSlew=1.038ns, speed=781.567um per ns, cellArea=76.420um^2 per 1000um}
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] Logic Sizing Table:
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] ----------------------------------------------------------
[06/04 11:16:05     33s] Cell    Instance count    Source    Eligible library cells
[06/04 11:16:05     33s] ----------------------------------------------------------
[06/04 11:16:05     33s]   (empty table)
[06/04 11:16:05     33s] ----------------------------------------------------------
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 11:16:05     33s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     33s] Clock tree balancer configuration for skew_group clk/CM_ideal:
[06/04 11:16:05     33s]   Sources:                     pin clk
[06/04 11:16:05     33s]   Total number of sinks:       155
[06/04 11:16:05     33s]   Delay constrained sinks:     147
[06/04 11:16:05     33s]   Non-leaf sinks:              0
[06/04 11:16:05     33s]   Ignore pins:                 0
[06/04 11:16:05     33s]  Timing corner DC_max:setup.late:
[06/04 11:16:05     33s]   Skew target:                 0.483ns
[06/04 11:16:05     33s]   Insertion delay target:      1.000ns
[06/04 11:16:05     33s] Clock tree balancer configuration for skew_group clk/CM_ideal_cts:
[06/04 11:16:05     33s]   Sources:                     pin clk
[06/04 11:16:05     33s]   Total number of sinks:       155
[06/04 11:16:05     33s]   Delay constrained sinks:     147
[06/04 11:16:05     33s]   Non-leaf sinks:              0
[06/04 11:16:05     33s]   Ignore pins:                 0
[06/04 11:16:05     33s]  Timing corner DC_max:setup.late:
[06/04 11:16:05     33s]   Skew target:                 0.483ns
[06/04 11:16:05     33s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 11:16:05     33s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 11:16:05     33s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 11:16:05     33s] Primary reporting skew groups are:
[06/04 11:16:05     33s] skew_group clk/CM_ideal with 155 clock sinks
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] Clock DAG stats initial state:
[06/04 11:16:05     33s]   cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     33s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=120.422um^2, l=0.000um^2, total=120.422um^2
[06/04 11:16:05     33s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1186.870um, total=1186.870um
[06/04 11:16:05     33s] Clock DAG library cell distribution initial state {count}:
[06/04 11:16:05     33s]   NICGs: AN2D1: 8 
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] Distribution of half-perimeter wire length by ICG depth:
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] -----------------------------------------------------------------------------
[06/04 11:16:05     33s] Min ICG    Max ICG    Count    HPWL
[06/04 11:16:05     33s] Depth      Depth               (um)
[06/04 11:16:05     33s] -----------------------------------------------------------------------------
[06/04 11:16:05     33s]    0          0         8      [min=30, max=483, avg=148, sd=145, total=1187]
[06/04 11:16:05     33s]    0          1         1      [min=362, max=362, avg=362, sd=0, total=362]
[06/04 11:16:05     33s] -----------------------------------------------------------------------------
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:16:05     33s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] Layer information for route type default_route_type_leaf:
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] --------------------------------------------------------------------
[06/04 11:16:05     33s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 11:16:05     33s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 11:16:05     33s] --------------------------------------------------------------------
[06/04 11:16:05     33s] ME1      N            H          0.327         0.166         0.054
[06/04 11:16:05     33s] ME2      N            V          0.236         0.183         0.043
[06/04 11:16:05     33s] ME3      Y            H          0.236         0.191         0.045
[06/04 11:16:05     33s] ME4      Y            V          0.236         0.184         0.043
[06/04 11:16:05     33s] ME5      N            H          0.236         0.186         0.044
[06/04 11:16:05     33s] ME6      N            V          0.016         0.207         0.003
[06/04 11:16:05     33s] --------------------------------------------------------------------
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:16:05     33s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] Layer information for route type default_route_type_nonleaf:
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] --------------------------------------------------------------------
[06/04 11:16:05     33s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 11:16:05     33s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 11:16:05     33s] --------------------------------------------------------------------
[06/04 11:16:05     33s] ME1      N            H          0.327         0.237         0.078
[06/04 11:16:05     33s] ME2      N            V          0.236         0.260         0.061
[06/04 11:16:05     33s] ME3      Y            H          0.236         0.281         0.066
[06/04 11:16:05     33s] ME4      Y            V          0.236         0.261         0.062
[06/04 11:16:05     33s] ME5      N            H          0.236         0.274         0.065
[06/04 11:16:05     33s] ME6      N            V          0.016         0.264         0.004
[06/04 11:16:05     33s] --------------------------------------------------------------------
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:16:05     33s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] Layer information for route type default_route_type_nonleaf:
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] --------------------------------------------------------------------
[06/04 11:16:05     33s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 11:16:05     33s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 11:16:05     33s] --------------------------------------------------------------------
[06/04 11:16:05     33s] ME1      N            H          0.327         0.166         0.054
[06/04 11:16:05     33s] ME2      N            V          0.236         0.183         0.043
[06/04 11:16:05     33s] ME3      Y            H          0.236         0.191         0.045
[06/04 11:16:05     33s] ME4      Y            V          0.236         0.184         0.043
[06/04 11:16:05     33s] ME5      N            H          0.236         0.186         0.044
[06/04 11:16:05     33s] ME6      N            V          0.016         0.207         0.003
[06/04 11:16:05     33s] --------------------------------------------------------------------
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] Via selection for estimated routes (rule default):
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] -------------------------------------------------------------------------
[06/04 11:16:05     33s] Layer      Via Cell               Res.     Cap.     RC       Top of Stack
[06/04 11:16:05     33s] Range                             (Ohm)    (fF)     (fs)     Only
[06/04 11:16:05     33s] -------------------------------------------------------------------------
[06/04 11:16:05     33s] ME1-ME2    VIA12_VV               6.500    0.038    0.249    false
[06/04 11:16:05     33s] ME2-ME3    VIA23_VH               6.500    0.032    0.205    false
[06/04 11:16:05     33s] ME2-ME3    VIA23_stack_HAMMER1    6.500    0.050    0.326    true
[06/04 11:16:05     33s] ME3-ME4    VIA34_VH               6.500    0.032    0.205    false
[06/04 11:16:05     33s] ME3-ME4    VIA34_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 11:16:05     33s] ME4-ME5    VIA45_VH               6.500    0.032    0.206    false
[06/04 11:16:05     33s] ME4-ME5    VIA45_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 11:16:05     33s] ME5-ME6    VIA56_HH               6.500    0.066    0.426    false
[06/04 11:16:05     33s] ME5-ME6    VIA56_stack_HAMMER1    6.500    0.081    0.529    true
[06/04 11:16:05     33s] -------------------------------------------------------------------------
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] Ideal and dont_touch net fanout counts:
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] -----------------------------------------------------------
[06/04 11:16:05     33s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[06/04 11:16:05     33s] -----------------------------------------------------------
[06/04 11:16:05     33s]       1            10                      0
[06/04 11:16:05     33s]      11           100                      1
[06/04 11:16:05     33s]     101          1000                      0
[06/04 11:16:05     33s]    1001         10000                      0
[06/04 11:16:05     33s]   10001           +                        0
[06/04 11:16:05     33s] -----------------------------------------------------------
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] Top ideal and dont_touch nets by fanout:
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] ---------------------
[06/04 11:16:05     33s] Net name    Fanout ()
[06/04 11:16:05     33s] ---------------------
[06/04 11:16:05     33s] clk            27
[06/04 11:16:05     33s] ---------------------
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] No dont_touch hnets found in the clock tree
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] Filtering reasons for cell type: buffer
[06/04 11:16:05     33s] =======================================
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 11:16:05     33s] Clock trees    Power domain    Reason                         Library cells
[06/04 11:16:05     33s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 11:16:05     33s] all            auto-default    Unbalanced rise/fall delays    { BUFFD1 BUFFD10 BUFFD12 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[06/04 11:16:05     33s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] Filtering reasons for cell type: inverter
[06/04 11:16:05     33s] =========================================
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] -------------------------------------------------------------------------------------------------------------------
[06/04 11:16:05     33s] Clock trees    Power domain    Reason                         Library cells
[06/04 11:16:05     33s] -------------------------------------------------------------------------------------------------------------------
[06/04 11:16:05     33s] all            auto-default    Unbalanced rise/fall delays    { INVD1 INVD10 INVD12 INVD2 INVD3 INVD4 INVD6 INVD8 }
[06/04 11:16:05     33s] -------------------------------------------------------------------------------------------------------------------
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] 
[06/04 11:16:05     33s] Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:05     33s] CCOpt configuration status: all checks passed.
[06/04 11:16:05     33s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[06/04 11:16:05     33s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[06/04 11:16:05     33s]   No exclusion drivers are needed.
[06/04 11:16:05     33s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[06/04 11:16:05     33s] Antenna diode management...
[06/04 11:16:05     33s]   Found 0 antenna diodes in the clock trees.
[06/04 11:16:05     33s]   
[06/04 11:16:05     33s] Antenna diode management done.
[06/04 11:16:05     33s] Adding driver cells for primary IOs...
[06/04 11:16:05     33s]   
[06/04 11:16:05     33s]   ----------------------------------------------------------------------------------------------
[06/04 11:16:05     33s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[06/04 11:16:05     33s]   ----------------------------------------------------------------------------------------------
[06/04 11:16:05     33s]     (empty table)
[06/04 11:16:05     33s]   ----------------------------------------------------------------------------------------------
[06/04 11:16:05     33s]   
[06/04 11:16:05     33s]   
[06/04 11:16:05     33s] Adding driver cells for primary IOs done.
[06/04 11:16:05     33s] Adding driver cell for primary IO roots...
[06/04 11:16:05     33s] Adding driver cell for primary IO roots done.
[06/04 11:16:05     33s] Maximizing clock DAG abstraction...
[06/04 11:16:05     33s] Maximizing clock DAG abstraction done.
[06/04 11:16:05     33s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 11:16:05     33s] Synthesizing clock trees...
[06/04 11:16:05     33s]   Preparing To Balance...
[06/04 11:16:05     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:1201.1M
[06/04 11:16:05     33s] #spOpts: N=180 mergeVia=F 
[06/04 11:16:05     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1201.1M
[06/04 11:16:05     33s] OPERPROF:     Starting CMU at level 3, MEM:1201.1M
[06/04 11:16:05     33s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1201.1M
[06/04 11:16:05     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1201.1M
[06/04 11:16:05     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1201.1MB).
[06/04 11:16:05     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1201.1M
[06/04 11:16:05     33s]   Merging duplicate siblings in DAG...
[06/04 11:16:05     33s]     Clock DAG stats before merging:
[06/04 11:16:05     33s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     33s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=120.422um^2, l=0.000um^2, total=120.422um^2
[06/04 11:16:05     33s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1186.870um, total=1186.870um
[06/04 11:16:05     33s]     Clock DAG library cell distribution before merging {count}:
[06/04 11:16:05     33s]       NICGs: AN2D1: 8 
[06/04 11:16:05     33s]     Resynthesising clock tree into netlist...
[06/04 11:16:05     33s]       Reset timing graph...
[06/04 11:16:05     33s] Ignoring AAE DB Resetting ...
[06/04 11:16:05     33s]       Reset timing graph done.
[06/04 11:16:05     33s]     Resynthesising clock tree into netlist done.
[06/04 11:16:05     33s]     
[06/04 11:16:05     33s]     Clock gate merging summary:
[06/04 11:16:05     33s]     
[06/04 11:16:05     33s]     ----------------------------------------------------------
[06/04 11:16:05     33s]     Description                          Number of occurrences
[06/04 11:16:05     33s]     ----------------------------------------------------------
[06/04 11:16:05     33s]     Total clock gates                              8
[06/04 11:16:05     33s]     Globally unique enables                        8
[06/04 11:16:05     33s]     Potentially mergeable clock gates              0
[06/04 11:16:05     33s]     Actually merged clock gates                    0
[06/04 11:16:05     33s]     ----------------------------------------------------------
[06/04 11:16:05     33s]     
[06/04 11:16:05     33s]     --------------------------------------------
[06/04 11:16:05     33s]     Cannot merge reason    Number of occurrences
[06/04 11:16:05     33s]     --------------------------------------------
[06/04 11:16:05     33s]     GloballyUnique                   8
[06/04 11:16:05     33s]     --------------------------------------------
[06/04 11:16:05     33s]     
[06/04 11:16:05     33s]     Disconnecting clock tree from netlist...
[06/04 11:16:05     33s]     Disconnecting clock tree from netlist done.
[06/04 11:16:05     33s]   Merging duplicate siblings in DAG done.
[06/04 11:16:05     33s] Accumulated time to calculate placeable region: 0
[06/04 11:16:05     33s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     33s]   CCOpt::Phase::Construction...
[06/04 11:16:05     33s]   Stage::Clustering...
[06/04 11:16:05     33s]   Clustering...
[06/04 11:16:05     33s]     Initialize for clustering...
[06/04 11:16:05     33s]     Clock DAG stats before clustering:
[06/04 11:16:05     33s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     33s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=200.704um^2, l=0.000um^2, total=200.704um^2
[06/04 11:16:05     33s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1186.870um, total=1186.870um
[06/04 11:16:05     33s]     Clock DAG library cell distribution before clustering {count}:
[06/04 11:16:05     33s]       NICGs: AN2D4: 8 
[06/04 11:16:05     33s]     Computing max distances from locked parents...
[06/04 11:16:05     33s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[06/04 11:16:05     33s]     Computing max distances from locked parents done.
[06/04 11:16:05     33s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     33s]     Bottom-up phase...
[06/04 11:16:05     33s]     Clustering clock_tree clk...
[06/04 11:16:05     33s] End AAE Lib Interpolated Model. (MEM=1177.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:16:05     33s] Accumulated time to calculate placeable region: 0
[06/04 11:16:05     33s]     Clustering clock_tree clk done.
[06/04 11:16:05     33s]     Clock DAG stats after bottom-up phase:
[06/04 11:16:05     33s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     33s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=200.704um^2, l=0.000um^2, total=200.704um^2
[06/04 11:16:05     33s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1185.940um, total=1185.940um
[06/04 11:16:05     33s]     Clock DAG library cell distribution after bottom-up phase {count}:
[06/04 11:16:05     33s]       NICGs: AN2D4: 8 
[06/04 11:16:05     33s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     33s]     Legalizing clock trees...
[06/04 11:16:05     33s]     Resynthesising clock tree into netlist...
[06/04 11:16:05     33s]       Reset timing graph...
[06/04 11:16:05     33s] Ignoring AAE DB Resetting ...
[06/04 11:16:05     33s]       Reset timing graph done.
[06/04 11:16:05     33s]     Resynthesising clock tree into netlist done.
[06/04 11:16:05     33s]     Commiting net attributes....
[06/04 11:16:05     33s]     Commiting net attributes. done.
[06/04 11:16:05     33s]     Leaving CCOpt scope - ClockRefiner...
[06/04 11:16:05     34s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 11:16:05     34s] Assigned high priority to 163 instances.
[06/04 11:16:05     34s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[06/04 11:16:05     34s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[06/04 11:16:05     34s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1177.3M
[06/04 11:16:05     34s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1177.3M
[06/04 11:16:05     34s] #spOpts: N=180 mergeVia=F 
[06/04 11:16:05     34s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1177.3M
[06/04 11:16:05     34s] OPERPROF:       Starting CMU at level 4, MEM:1177.3M
[06/04 11:16:05     34s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1177.3M
[06/04 11:16:05     34s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1177.3M
[06/04 11:16:05     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1177.3MB).
[06/04 11:16:05     34s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.004, MEM:1177.3M
[06/04 11:16:05     34s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.005, MEM:1177.3M
[06/04 11:16:05     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.53946.1
[06/04 11:16:05     34s] OPERPROF: Starting RefinePlace at level 1, MEM:1177.3M
[06/04 11:16:05     34s] *** Starting refinePlace (0:00:34.0 mem=1177.3M) ***
[06/04 11:16:05     34s] Total net bbox length = 5.988e+04 (2.946e+04 3.042e+04) (ext = 9.421e+03)
[06/04 11:16:05     34s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:16:05     34s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1177.3M
[06/04 11:16:05     34s] Starting refinePlace ...
[06/04 11:16:05     34s]   Spread Effort: high, standalone mode, useDDP on.
[06/04 11:16:05     34s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1177.3MB) @(0:00:34.0 - 0:00:34.0).
[06/04 11:16:05     34s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:16:05     34s] wireLenOptFixPriorityInst 147 inst fixed
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[06/04 11:16:05     34s] Move report: legalization moves 48 insts, mean move: 3.38 um, max move: 10.64 um
[06/04 11:16:05     34s] 	Max move on inst (caddr_rd_reg_4_): (81.02, 122.08) --> (87.18, 126.56)
[06/04 11:16:05     34s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1177.3MB) @(0:00:34.0 - 0:00:34.0).
[06/04 11:16:05     34s] Move report: Detail placement moves 48 insts, mean move: 3.38 um, max move: 10.64 um
[06/04 11:16:05     34s] 	Max move on inst (caddr_rd_reg_4_): (81.02, 122.08) --> (87.18, 126.56)
[06/04 11:16:05     34s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1177.3MB
[06/04 11:16:05     34s] Statistics of distance of Instance movement in refine placement:
[06/04 11:16:05     34s]   maximum (X+Y) =        10.64 um
[06/04 11:16:05     34s]   inst (caddr_rd_reg_4_) with max move: (81.02, 122.08) -> (87.18, 126.56)
[06/04 11:16:05     34s]   mean    (X+Y) =         3.38 um
[06/04 11:16:05     34s] Summary Report:
[06/04 11:16:05     34s] Instances move: 48 (out of 2073 movable)
[06/04 11:16:05     34s] Instances flipped: 0
[06/04 11:16:05     34s] Mean displacement: 3.38 um
[06/04 11:16:05     34s] Max displacement: 10.64 um (Instance: caddr_rd_reg_4_) (81.02, 122.08) -> (87.18, 126.56)
[06/04 11:16:05     34s] 	Length: 22 sites, height: 1 rows, site name: Core8T, cell type: DFD1
[06/04 11:16:05     34s] Total instances moved : 48
[06/04 11:16:05     34s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.043, MEM:1177.3M
[06/04 11:16:05     34s] Total net bbox length = 6.002e+04 (2.953e+04 3.049e+04) (ext = 9.436e+03)
[06/04 11:16:05     34s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1177.3MB
[06/04 11:16:05     34s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1177.3MB) @(0:00:34.0 - 0:00:34.0).
[06/04 11:16:05     34s] *** Finished refinePlace (0:00:34.0 mem=1177.3M) ***
[06/04 11:16:05     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.53946.1
[06/04 11:16:05     34s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.046, MEM:1177.3M
[06/04 11:16:05     34s]     ClockRefiner summary
[06/04 11:16:05     34s]     All clock instances: Moved 12, flipped 4 and cell swapped 0 (out of a total of 163).
[06/04 11:16:05     34s]     The largest move was 10.6 um for caddr_rd_reg_4_.
[06/04 11:16:05     34s] Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 8).
[06/04 11:16:05     34s] Clock sinks: Moved 12, flipped 4 and cell swapped 0 (out of a total of 155).
[06/04 11:16:05     34s] The largest move was 10.6 um for caddr_rd_reg_4_.
[06/04 11:16:05     34s] Revert refine place priority changes on 0 instances.
[06/04 11:16:05     34s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 11:16:05     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:1177.3M
[06/04 11:16:05     34s] #spOpts: N=180 mergeVia=F 
[06/04 11:16:05     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1177.3M
[06/04 11:16:05     34s] OPERPROF:     Starting CMU at level 3, MEM:1177.3M
[06/04 11:16:05     34s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1177.3M
[06/04 11:16:05     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1177.3M
[06/04 11:16:05     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1177.3MB).
[06/04 11:16:05     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.005, MEM:1177.3M
[06/04 11:16:05     34s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:05     34s]     Disconnecting clock tree from netlist...
[06/04 11:16:05     34s]     Disconnecting clock tree from netlist done.
[06/04 11:16:05     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:1177.3M
[06/04 11:16:05     34s] #spOpts: N=180 mergeVia=F 
[06/04 11:16:05     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1177.3M
[06/04 11:16:05     34s] OPERPROF:     Starting CMU at level 3, MEM:1177.3M
[06/04 11:16:05     34s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1177.3M
[06/04 11:16:05     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1177.3M
[06/04 11:16:05     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1177.3MB).
[06/04 11:16:05     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1177.3M
[06/04 11:16:05     34s]     Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 11:16:05     34s] End AAE Lib Interpolated Model. (MEM=1177.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:16:05     34s]     Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]     
[06/04 11:16:05     34s]     Clock tree legalization - Histogram:
[06/04 11:16:05     34s]     ====================================
[06/04 11:16:05     34s]     
[06/04 11:16:05     34s]     --------------------------------
[06/04 11:16:05     34s]     Movement (um)    Number of cells
[06/04 11:16:05     34s]     --------------------------------
[06/04 11:16:05     34s]       (empty table)
[06/04 11:16:05     34s]     --------------------------------
[06/04 11:16:05     34s]     
[06/04 11:16:05     34s]     
[06/04 11:16:05     34s]     Clock tree legalization - There are no Movements:
[06/04 11:16:05     34s]     =================================================
[06/04 11:16:05     34s]     
[06/04 11:16:05     34s]     ---------------------------------------------
[06/04 11:16:05     34s]     Movement (um)    Desired     Achieved    Node
[06/04 11:16:05     34s]                      location    location    
[06/04 11:16:05     34s]     ---------------------------------------------
[06/04 11:16:05     34s]       (empty table)
[06/04 11:16:05     34s]     ---------------------------------------------
[06/04 11:16:05     34s]     
[06/04 11:16:05     34s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:05     34s]     Clock DAG stats after 'Clustering':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=200.704um^2, l=0.000um^2, total=200.704um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.310pF, total=0.310pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2202.551um, total=2202.551um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Clustering': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.288ns sd=0.164ns min=0.071ns max=0.669ns {9 <= 0.720ns, 0 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Clustering' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 8 
[06/04 11:16:05     34s]     Primary reporting skew groups after 'Clustering':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.590, avg=0.404, sd=0.148], skew [0.590 vs 0.483*], 92.5% {0.299, 0.590} (wid=0.038 ws=0.038) (gid=0.552 gs=0.552)
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_13_/CP
[06/04 11:16:05     34s]     Skew group summary after 'Clustering':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.590, avg=0.404, sd=0.148], skew [0.590 vs 0.483*], 92.5% {0.299, 0.590} (wid=0.038 ws=0.038) (gid=0.552 gs=0.552)
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.590, avg=0.404, sd=0.148], skew [0.590 vs 0.483*], 92.5% {0.299, 0.590} (wid=0.038 ws=0.038) (gid=0.552 gs=0.552)
[06/04 11:16:05     34s]     Legalizer API calls during this step: 128 succeeded with high effort: 128 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s] Post-Clustering Statistics Report
[06/04 11:16:05     34s] =================================
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s] Fanout Statistics:
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s] ----------------------------------------------------------------------------------------------------
[06/04 11:16:05     34s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[06/04 11:16:05     34s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[06/04 11:16:05     34s] ----------------------------------------------------------------------------------------------------
[06/04 11:16:05     34s] Trunk         1       1.000      1          1        0.000      {1 <= 2}
[06/04 11:16:05     34s] Leaf          9      18.111      4         40       10.493      {1 <= 11, 4 <= 19, 3 <= 27, 1 <= 43}
[06/04 11:16:05     34s] ----------------------------------------------------------------------------------------------------
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s] Clustering Failure Statistics:
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s] --------------------------------
[06/04 11:16:05     34s] Net Type    Clusters    Clusters
[06/04 11:16:05     34s]             Tried       Failed
[06/04 11:16:05     34s] --------------------------------
[06/04 11:16:05     34s]   (empty table)
[06/04 11:16:05     34s] --------------------------------
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s] Clustering Partition Statistics:
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s] ----------------------------------------------------------------------------------
[06/04 11:16:05     34s] Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[06/04 11:16:05     34s]             Fraction    Fraction    Count        Size    Size    Size    Size
[06/04 11:16:05     34s] ----------------------------------------------------------------------------------
[06/04 11:16:05     34s]   (empty table)
[06/04 11:16:05     34s] ----------------------------------------------------------------------------------
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s]   Looking for fanout violations...
[06/04 11:16:05     34s]   Looking for fanout violations done.
[06/04 11:16:05     34s]   CongRepair After Initial Clustering...
[06/04 11:16:05     34s]   Reset timing graph...
[06/04 11:16:05     34s] Ignoring AAE DB Resetting ...
[06/04 11:16:05     34s]   Reset timing graph done.
[06/04 11:16:05     34s]   Leaving CCOpt scope - Early Global Route...
[06/04 11:16:05     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1177.3M
[06/04 11:16:05     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1177.3M
[06/04 11:16:05     34s] All LLGs are deleted
[06/04 11:16:05     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1177.3M
[06/04 11:16:05     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1177.3M
[06/04 11:16:05     34s]   Clock implementation routing...
[06/04 11:16:05     34s] Net route status summary:
[06/04 11:16:05     34s]   Clock:         9 (unrouted=9, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:16:05     34s]   Non-clock:  2334 (unrouted=18, trialRouted=2316, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:16:05     34s]     Routing using eGR only...
[06/04 11:16:05     34s]       Early Global Route - eGR only step...
[06/04 11:16:05     34s] (ccopt eGR): There are 9 nets for routing of which 8 have one or more fixed wires.
[06/04 11:16:05     34s] (ccopt eGR): Start to route 9 all nets
[06/04 11:16:05     34s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Loading and Dumping File ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Reading DB...
[06/04 11:16:05     34s] (I)       Read data from FE... (mem=1177.3M)
[06/04 11:16:05     34s] (I)       Read nodes and places... (mem=1177.3M)
[06/04 11:16:05     34s] (I)       Done Read nodes and places (cpu=0.000s, mem=1177.3M)
[06/04 11:16:05     34s] (I)       Read nets... (mem=1177.3M)
[06/04 11:16:05     34s] (I)       Done Read nets (cpu=0.000s, mem=1177.3M)
[06/04 11:16:05     34s] (I)       Done Read data from FE (cpu=0.000s, mem=1177.3M)
[06/04 11:16:05     34s] (I)       before initializing RouteDB syMemory usage = 1177.3 MB
[06/04 11:16:05     34s] (I)       == Non-default Options ==
[06/04 11:16:05     34s] (I)       Clean congestion better                            : true
[06/04 11:16:05     34s] (I)       Estimate vias on DPT layer                         : true
[06/04 11:16:05     34s] (I)       Clean congestion layer assignment rounds           : 3
[06/04 11:16:05     34s] (I)       Layer constraints as soft constraints              : true
[06/04 11:16:05     34s] (I)       Soft top layer                                     : true
[06/04 11:16:05     34s] (I)       Skip prospective layer relax nets                  : true
[06/04 11:16:05     34s] (I)       Better NDR handling                                : true
[06/04 11:16:05     34s] (I)       Improved NDR modeling in LA                        : true
[06/04 11:16:05     34s] (I)       Routing cost fix for NDR handling                  : true
[06/04 11:16:05     34s] (I)       Update initial WL after Phase 1a                   : true
[06/04 11:16:05     34s] (I)       Block tracks for preroutes                         : true
[06/04 11:16:05     34s] (I)       Assign IRoute by net group key                     : true
[06/04 11:16:05     34s] (I)       Block unroutable channels                          : true
[06/04 11:16:05     34s] (I)       Block unroutable channel fix                       : true
[06/04 11:16:05     34s] (I)       Block unroutable channels 3D                       : true
[06/04 11:16:05     34s] (I)       Bound layer relaxed segment wl                     : true
[06/04 11:16:05     34s] (I)       Bound layer relaxed segment wl fix                 : true
[06/04 11:16:05     34s] (I)       Blocked pin reach length threshold                 : 2
[06/04 11:16:05     34s] (I)       Check blockage within NDR space in TA              : true
[06/04 11:16:05     34s] (I)       Handle EOL spacing                                 : true
[06/04 11:16:05     34s] (I)       Merge PG vias by gap                               : true
[06/04 11:16:05     34s] (I)       Maximum routing layer                              : 6
[06/04 11:16:05     34s] (I)       Route selected nets only                           : true
[06/04 11:16:05     34s] (I)       Refine MST                                         : true
[06/04 11:16:05     34s] (I)       Honor PRL                                          : true
[06/04 11:16:05     34s] (I)       Strong congestion aware                            : true
[06/04 11:16:05     34s] (I)       Improved initial location for IRoutes              : true
[06/04 11:16:05     34s] (I)       Multi panel TA                                     : true
[06/04 11:16:05     34s] (I)       Penalize wire overlap                              : true
[06/04 11:16:05     34s] (I)       Expand small instance blockage                     : true
[06/04 11:16:05     34s] (I)       Reduce via in TA                                   : true
[06/04 11:16:05     34s] (I)       SS-aware routing                                   : true
[06/04 11:16:05     34s] (I)       Improve tree edge sharing                          : true
[06/04 11:16:05     34s] (I)       Improve 2D via estimation                          : true
[06/04 11:16:05     34s] (I)       Refine Steiner tree                                : true
[06/04 11:16:05     34s] (I)       Build spine tree                                   : true
[06/04 11:16:05     34s] (I)       Model pass through capacity                        : true
[06/04 11:16:05     34s] (I)       Extend blockages by a half GCell                   : true
[06/04 11:16:05     34s] (I)       Consider pin shapes                                : true
[06/04 11:16:05     34s] (I)       Consider pin shapes for all nodes                  : true
[06/04 11:16:05     34s] (I)       Consider NR APA                                    : true
[06/04 11:16:05     34s] (I)       Consider IO pin shape                              : true
[06/04 11:16:05     34s] (I)       Fix pin connection bug                             : true
[06/04 11:16:05     34s] (I)       Consider layer RC for local wires                  : true
[06/04 11:16:05     34s] (I)       LA-aware pin escape length                         : 2
[06/04 11:16:05     34s] (I)       Split for must join                                : true
[06/04 11:16:05     34s] (I)       Routing effort level                               : 10000
[06/04 11:16:05     34s] (I)       Special modeling for N7                            : 0
[06/04 11:16:05     34s] (I)       Special modeling for N6                            : 0
[06/04 11:16:05     34s] (I)       Special modeling for N3                            : 0
[06/04 11:16:05     34s] (I)       Special modeling for N5 v6                         : 0
[06/04 11:16:05     34s] (I)       Special settings for S3                            : 0
[06/04 11:16:05     34s] (I)       Special settings for S4                            : 0
[06/04 11:16:05     34s] (I)       Special settings for S5 v2                         : 0
[06/04 11:16:05     34s] (I)       Special settings for S7                            : 0
[06/04 11:16:05     34s] (I)       Special settings for S8                            : 0
[06/04 11:16:05     34s] (I)       Prefer layer length threshold                      : 8
[06/04 11:16:05     34s] (I)       Overflow penalty cost                              : 10
[06/04 11:16:05     34s] (I)       A-star cost                                        : 0.300000
[06/04 11:16:05     34s] (I)       Misalignment cost                                  : 10.000000
[06/04 11:16:05     34s] (I)       Threshold for short IRoute                         : 6
[06/04 11:16:05     34s] (I)       Via cost during post routing                       : 1.000000
[06/04 11:16:05     34s] (I)       Layer congestion ratios                            : { { 1.0 } }
[06/04 11:16:05     34s] (I)       Source-to-sink ratio                               : 0.300000
[06/04 11:16:05     34s] (I)       Scenic ratio bound                                 : 3.000000
[06/04 11:16:05     34s] (I)       Segment layer relax scenic ratio                   : 1.250000
[06/04 11:16:05     34s] (I)       Source-sink aware LA ratio                         : 0.500000
[06/04 11:16:05     34s] (I)       PG-aware similar topology routing                  : true
[06/04 11:16:05     34s] (I)       Maze routing via cost fix                          : true
[06/04 11:16:05     34s] (I)       Apply PRL on PG terms                              : true
[06/04 11:16:05     34s] (I)       Apply PRL on obs objects                           : true
[06/04 11:16:05     34s] (I)       Handle range-type spacing rules                    : true
[06/04 11:16:05     34s] (I)       PG gap threshold multiplier                        : 10.000000
[06/04 11:16:05     34s] (I)       Parallel spacing query fix                         : true
[06/04 11:16:05     34s] (I)       Force source to root IR                            : true
[06/04 11:16:05     34s] (I)       Layer Weights                                      : L2:4 L3:2.5
[06/04 11:16:05     34s] (I)       Do not relax to DPT layer                          : true
[06/04 11:16:05     34s] (I)       No DPT in post routing                             : true
[06/04 11:16:05     34s] (I)       Modeling PG via merging fix                        : true
[06/04 11:16:05     34s] (I)       Shield aware TA                                    : true
[06/04 11:16:05     34s] (I)       Strong shield aware TA                             : true
[06/04 11:16:05     34s] (I)       Overflow calculation fix in LA                     : true
[06/04 11:16:05     34s] (I)       Post routing fix                                   : true
[06/04 11:16:05     34s] (I)       Strong post routing                                : true
[06/04 11:16:05     34s] (I)       NDR via pillar fix                                 : true
[06/04 11:16:05     34s] (I)       Violation on path threshold                        : 1
[06/04 11:16:05     34s] (I)       Pass through capacity modeling                     : true
[06/04 11:16:05     34s] (I)       Select the non-relaxed segments in post routing stage : true
[06/04 11:16:05     34s] (I)       Avoid high resistance layers                       : true
[06/04 11:16:05     34s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 11:16:05     34s] (I)       Use row-based GCell size
[06/04 11:16:05     34s] (I)       GCell unit size  : 4480
[06/04 11:16:05     34s] (I)       GCell multiplier : 1
[06/04 11:16:05     34s] (I)       build grid graph
[06/04 11:16:05     34s] (I)       build grid graph start
[06/04 11:16:05     34s] [NR-eGR] Track table information for default rule: 
[06/04 11:16:05     34s] [NR-eGR] ME1 has no routable track
[06/04 11:16:05     34s] [NR-eGR] ME2 has single uniform track structure
[06/04 11:16:05     34s] [NR-eGR] ME3 has single uniform track structure
[06/04 11:16:05     34s] [NR-eGR] ME4 has single uniform track structure
[06/04 11:16:05     34s] [NR-eGR] ME5 has single uniform track structure
[06/04 11:16:05     34s] [NR-eGR] ME6 has single uniform track structure
[06/04 11:16:05     34s] (I)       build grid graph end
[06/04 11:16:05     34s] (I)       ===========================================================================
[06/04 11:16:05     34s] (I)       == Report All Rule Vias ==
[06/04 11:16:05     34s] (I)       ===========================================================================
[06/04 11:16:05     34s] (I)        Via Rule : (Default)
[06/04 11:16:05     34s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 11:16:05     34s] (I)       ---------------------------------------------------------------------------
[06/04 11:16:05     34s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 11:16:05     34s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 11:16:05     34s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 11:16:05     34s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 11:16:05     34s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 11:16:05     34s] (I)       ===========================================================================
[06/04 11:16:05     34s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Num PG vias on layer 2 : 2040
[06/04 11:16:05     34s] (I)       Num PG vias on layer 3 : 2168
[06/04 11:16:05     34s] (I)       Num PG vias on layer 4 : 2326
[06/04 11:16:05     34s] (I)       Num PG vias on layer 5 : 1726
[06/04 11:16:05     34s] (I)       Num PG vias on layer 6 : 548
[06/04 11:16:05     34s] [NR-eGR] Read 9034 PG shapes
[06/04 11:16:05     34s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] [NR-eGR] #Routing Blockages  : 0
[06/04 11:16:05     34s] [NR-eGR] #Instance Blockages : 0
[06/04 11:16:05     34s] [NR-eGR] #PG Blockages       : 9034
[06/04 11:16:05     34s] [NR-eGR] #Halo Blockages     : 0
[06/04 11:16:05     34s] [NR-eGR] #Boundary Blockages : 0
[06/04 11:16:05     34s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 11:16:05     34s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 11:16:05     34s] (I)       readDataFromPlaceDB
[06/04 11:16:05     34s] (I)       Read net information..
[06/04 11:16:05     34s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=2332
[06/04 11:16:05     34s] (I)       Read testcase time = 0.000 seconds
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s] [NR-eGR] Connected 0 must-join pins/ports
[06/04 11:16:05     34s] (I)       early_global_route_priority property id does not exist.
[06/04 11:16:05     34s] (I)       Start initializing grid graph
[06/04 11:16:05     34s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 11:16:05     34s] (I)       End initializing grid graph
[06/04 11:16:05     34s] (I)       Model blockages into capacity
[06/04 11:16:05     34s] (I)       Read Num Blocks=4730  Num Prerouted Wires=0  Num CS=0
[06/04 11:16:05     34s] (I)       Started Modeling ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Layer 1 (V) : #blockages 1020 : #preroutes 0
[06/04 11:16:05     34s] (I)       Layer 2 (H) : #blockages 1572 : #preroutes 0
[06/04 11:16:05     34s] (I)       Layer 3 (V) : #blockages 717 : #preroutes 0
[06/04 11:16:05     34s] (I)       Layer 4 (H) : #blockages 1317 : #preroutes 0
[06/04 11:16:05     34s] (I)       Layer 5 (V) : #blockages 104 : #preroutes 0
[06/04 11:16:05     34s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       -- layer congestion ratio --
[06/04 11:16:05     34s] (I)       Layer 1 : 0.100000
[06/04 11:16:05     34s] (I)       Layer 2 : 0.700000
[06/04 11:16:05     34s] (I)       Layer 3 : 0.700000
[06/04 11:16:05     34s] (I)       Layer 4 : 1.000000
[06/04 11:16:05     34s] (I)       Layer 5 : 1.000000
[06/04 11:16:05     34s] (I)       Layer 6 : 1.000000
[06/04 11:16:05     34s] (I)       ----------------------------
[06/04 11:16:05     34s] (I)       Moved 0 terms for better access 
[06/04 11:16:05     34s] (I)       Number of ignored nets = 0
[06/04 11:16:05     34s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 11:16:05     34s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 11:16:05     34s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 11:16:05     34s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 11:16:05     34s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 11:16:05     34s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 11:16:05     34s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 11:16:05     34s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 11:16:05     34s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 11:16:05     34s] [NR-eGR] There are 9 clock nets ( 8 with NDR ).
[06/04 11:16:05     34s] (I)       Before initializing Early Global Route syMemory usage = 1177.3 MB
[06/04 11:16:05     34s] (I)       Ndr track 0 does not exist
[06/04 11:16:05     34s] (I)       Ndr track 0 does not exist
[06/04 11:16:05     34s] (I)       ---------------------Grid Graph Info--------------------
[06/04 11:16:05     34s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 11:16:05     34s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 11:16:05     34s] (I)       Site width          :   560  (dbu)
[06/04 11:16:05     34s] (I)       Row height          :  4480  (dbu)
[06/04 11:16:05     34s] (I)       GCell width         :  4480  (dbu)
[06/04 11:16:05     34s] (I)       GCell height        :  4480  (dbu)
[06/04 11:16:05     34s] (I)       Grid                :    93    90     6
[06/04 11:16:05     34s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 11:16:05     34s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 11:16:05     34s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 11:16:05     34s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 11:16:05     34s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 11:16:05     34s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 11:16:05     34s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 11:16:05     34s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 11:16:05     34s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 11:16:05     34s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 11:16:05     34s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 11:16:05     34s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 11:16:05     34s] (I)       --------------------------------------------------------
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s] [NR-eGR] ============ Routing rule table ============
[06/04 11:16:05     34s] [NR-eGR] Rule id: 0  Nets: 1 
[06/04 11:16:05     34s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 11:16:05     34s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 11:16:05     34s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:16:05     34s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:16:05     34s] [NR-eGR] Rule id: 1  Nets: 8 
[06/04 11:16:05     34s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/04 11:16:05     34s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[06/04 11:16:05     34s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[06/04 11:16:05     34s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:16:05     34s] [NR-eGR] ========================================
[06/04 11:16:05     34s] [NR-eGR] 
[06/04 11:16:05     34s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 11:16:05     34s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 11:16:05     34s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 11:16:05     34s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 11:16:05     34s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 11:16:05     34s] (I)       blocked tracks on layer6 : = 9605 / 14940 (64.29%)
[06/04 11:16:05     34s] (I)       After initializing Early Global Route syMemory usage = 1177.3 MB
[06/04 11:16:05     34s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Reset routing kernel
[06/04 11:16:05     34s] (I)       Started Global Routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       ============= Initialization =============
[06/04 11:16:05     34s] (I)       totalPins=172  totalGlobalPin=171 (99.42%)
[06/04 11:16:05     34s] (I)       Started Net group 1 ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Build MST ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Generate topology with single threads
[06/04 11:16:05     34s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       total 2D Cap : 71896 = (40231 H, 31665 V)
[06/04 11:16:05     34s] [NR-eGR] Layer group 1: route 8 net(s) in layer range [3, 4]
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1a Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1a ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Pattern routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 70
[06/04 11:16:05     34s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 485 = (254 H, 231 V) = (0.63% H, 0.73% V) = (1.138e+03um H, 1.035e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1b Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1b ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Monotonic routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 485 = (254 H, 231 V) = (0.63% H, 0.73% V) = (1.138e+03um H, 1.035e+03um V)
[06/04 11:16:05     34s] (I)       Overflow of layer group 1: 0.80% H + 0.88% V. EstWL: 2.172800e+03um
[06/04 11:16:05     34s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1c Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1c ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Two level routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Level2 Grid: 19 x 18
[06/04 11:16:05     34s] (I)       Started Two Level Routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 463 = (232 H, 231 V) = (0.58% H, 0.73% V) = (1.039e+03um H, 1.035e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1d Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1d ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Detoured routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 496 = (253 H, 243 V) = (0.63% H, 0.77% V) = (1.133e+03um H, 1.089e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1e Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1e ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Route legalization ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 493 = (250 H, 243 V) = (0.62% H, 0.77% V) = (1.120e+03um H, 1.089e+03um V)
[06/04 11:16:05     34s] [NR-eGR] Early Global Route overflow of layer group 1: 0.82% H + 0.87% V. EstWL: 2.208640e+03um
[06/04 11:16:05     34s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1f Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1f ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Congestion clean ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 570 = (295 H, 275 V) = (0.73% H, 0.87% V) = (1.322e+03um H, 1.232e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1g Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1g ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Post Routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 8 = (3 H, 5 V) = (0.01% H, 0.02% V) = (1.344e+01um H, 2.240e+01um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       numNets=8  numFullyRipUpNets=7  numPartialRipUpNets=7 routedWL=8
[06/04 11:16:05     34s] [NR-eGR] Create a new net group with 7 nets and layer range [3, 6]
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1h Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1h ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Post Routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 8 = (3 H, 5 V) = (0.01% H, 0.02% V) = (1.344e+01um H, 2.240e+01um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Layer assignment ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Running layer assignment with 1 threads
[06/04 11:16:05     34s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Net group 2 ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Build MST ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Generate topology with single threads
[06/04 11:16:05     34s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       total 2D Cap : 117949 = (80482 H, 37467 V)
[06/04 11:16:05     34s] [NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 6]
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1a Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1a ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Pattern routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 68
[06/04 11:16:05     34s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 494 = (258 H, 236 V) = (0.32% H, 0.63% V) = (1.156e+03um H, 1.057e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1b Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1b ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Monotonic routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 496 = (258 H, 238 V) = (0.32% H, 0.64% V) = (1.156e+03um H, 1.066e+03um V)
[06/04 11:16:05     34s] (I)       Overflow of layer group 2: 0.49% H + 0.92% V. EstWL: 2.222080e+03um
[06/04 11:16:05     34s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1c Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1c ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Two level routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Level2 Grid: 19 x 18
[06/04 11:16:05     34s] (I)       Started Two Level Routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 470 = (233 H, 237 V) = (0.29% H, 0.63% V) = (1.044e+03um H, 1.062e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1d Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1d ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Detoured routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 479 = (232 H, 247 V) = (0.29% H, 0.66% V) = (1.039e+03um H, 1.107e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1e Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1e ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Route legalization ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 478 = (231 H, 247 V) = (0.29% H, 0.66% V) = (1.035e+03um H, 1.107e+03um V)
[06/04 11:16:05     34s] [NR-eGR] Early Global Route overflow of layer group 2: 0.46% H + 0.96% V. EstWL: 2.141440e+03um
[06/04 11:16:05     34s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1f Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1f ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Congestion clean ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Congestion clean ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 561 = (300 H, 261 V) = (0.37% H, 0.70% V) = (1.344e+03um H, 1.169e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1f ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1g Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1g ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Post Routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 35 = (15 H, 20 V) = (0.02% H, 0.05% V) = (6.720e+01um H, 8.960e+01um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       numNets=7  numFullyRipUpNets=0  numPartialRipUpNets=7 routedWL=0
[06/04 11:16:05     34s] [NR-eGR] Create a new net group with 7 nets and layer range [2, 6]
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1h Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1h ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Post Routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 8 = (3 H, 5 V) = (0.00% H, 0.01% V) = (1.344e+01um H, 2.240e+01um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Net group 2 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Net group 3 ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Build MST ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Generate topology with single threads
[06/04 11:16:05     34s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       total 2D Cap : 177691 = (80482 H, 97209 V)
[06/04 11:16:05     34s] [NR-eGR] Layer group 3: route 7 net(s) in layer range [2, 6]
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1a Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1a ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Pattern routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 45
[06/04 11:16:05     34s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 753 = (326 H, 427 V) = (0.41% H, 0.44% V) = (1.460e+03um H, 1.913e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1b Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1b ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Monotonic routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 753 = (326 H, 427 V) = (0.41% H, 0.44% V) = (1.460e+03um H, 1.913e+03um V)
[06/04 11:16:05     34s] (I)       Overflow of layer group 3: 0.88% H + 0.00% V. EstWL: 3.373440e+03um
[06/04 11:16:05     34s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1c Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1c ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Two level routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Level2 Grid: 19 x 18
[06/04 11:16:05     34s] (I)       Started Two Level Routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 753 = (326 H, 427 V) = (0.41% H, 0.44% V) = (1.460e+03um H, 1.913e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1d Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1d ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Detoured routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 1009 = (326 H, 683 V) = (0.41% H, 0.70% V) = (1.460e+03um H, 3.060e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1e Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1e ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Route legalization ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 1020 = (326 H, 694 V) = (0.41% H, 0.71% V) = (1.460e+03um H, 3.109e+03um V)
[06/04 11:16:05     34s] [NR-eGR] Early Global Route overflow of layer group 3: 0.76% H + 0.00% V. EstWL: 4.569600e+03um
[06/04 11:16:05     34s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1f Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1f ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Congestion clean ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 1102 = (334 H, 768 V) = (0.41% H, 0.79% V) = (1.496e+03um H, 3.441e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1g Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1g ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Post Routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 982 = (328 H, 654 V) = (0.41% H, 0.67% V) = (1.469e+03um H, 2.930e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1h Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1h ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Post Routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 981 = (327 H, 654 V) = (0.41% H, 0.67% V) = (1.465e+03um H, 2.930e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Layer assignment ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Running layer assignment with 1 threads
[06/04 11:16:05     34s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Net group 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Net group 4 ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Build MST ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Generate topology with single threads
[06/04 11:16:05     34s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       total 2D Cap : 177691 = (80482 H, 97209 V)
[06/04 11:16:05     34s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 6]
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1a Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1a ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Pattern routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 7
[06/04 11:16:05     34s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 1298 = (430 H, 868 V) = (0.53% H, 0.89% V) = (1.926e+03um H, 3.889e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1b Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1b ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Monotonic routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 1293 = (428 H, 865 V) = (0.53% H, 0.89% V) = (1.917e+03um H, 3.875e+03um V)
[06/04 11:16:05     34s] (I)       Overflow of layer group 4: 0.34% H + 0.00% V. EstWL: 5.792640e+03um
[06/04 11:16:05     34s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1c Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1c ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Two level routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Level2 Grid: 19 x 18
[06/04 11:16:05     34s] (I)       Started Two Level Routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 1293 = (428 H, 865 V) = (0.53% H, 0.89% V) = (1.917e+03um H, 3.875e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1d Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1d ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Detoured routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 1266 = (404 H, 862 V) = (0.50% H, 0.89% V) = (1.810e+03um H, 3.862e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1e Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1e ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Route legalization ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 1288 = (404 H, 884 V) = (0.50% H, 0.91% V) = (1.810e+03um H, 3.960e+03um V)
[06/04 11:16:05     34s] [NR-eGR] Early Global Route overflow of layer group 4: 0.25% H + 0.00% V. EstWL: 5.770240e+03um
[06/04 11:16:05     34s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1f Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1f ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Congestion clean ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 1288 = (404 H, 884 V) = (0.50% H, 0.91% V) = (1.810e+03um H, 3.960e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1g Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1g ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Post Routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 1240 = (402 H, 838 V) = (0.50% H, 0.86% V) = (1.801e+03um H, 3.754e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1h Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1h ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Post Routing ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 1240 = (402 H, 838 V) = (0.50% H, 0.86% V) = (1.801e+03um H, 3.754e+03um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Layer assignment ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Running layer assignment with 1 threads
[06/04 11:16:05     34s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Net group 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 11:16:05     34s] [NR-eGR]                        OverCon            
[06/04 11:16:05     34s] [NR-eGR]                         #Gcell     %Gcell
[06/04 11:16:05     34s] [NR-eGR]       Layer                (2)    OverCon 
[06/04 11:16:05     34s] [NR-eGR] ----------------------------------------------
[06/04 11:16:05     34s] [NR-eGR]     ME1  (1)         0( 0.00%)   ( 0.00%) 
[06/04 11:16:05     34s] [NR-eGR]     ME2  (2)         0( 0.00%)   ( 0.00%) 
[06/04 11:16:05     34s] [NR-eGR]     ME3  (3)        22( 0.27%)   ( 0.27%) 
[06/04 11:16:05     34s] [NR-eGR]     ME4  (4)        16( 0.19%)   ( 0.19%) 
[06/04 11:16:05     34s] [NR-eGR]     ME5  (5)        11( 0.13%)   ( 0.13%) 
[06/04 11:16:05     34s] [NR-eGR]     ME6  (6)         0( 0.00%)   ( 0.00%) 
[06/04 11:16:05     34s] [NR-eGR] ----------------------------------------------
[06/04 11:16:05     34s] [NR-eGR] Total               49( 0.13%)   ( 0.13%) 
[06/04 11:16:05     34s] [NR-eGR] 
[06/04 11:16:05     34s] (I)       Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       total 2D Cap : 191478 = (92083 H, 99395 V)
[06/04 11:16:05     34s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.11% H + 0.00% V
[06/04 11:16:05     34s] [NR-eGR] Overflow after Early Global Route 0.11% H + 0.00% V
[06/04 11:16:05     34s] (I)       ============= track Assignment ============
[06/04 11:16:05     34s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Started Track Assignment ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 11:16:05     34s] (I)       Running track assignment with 1 threads
[06/04 11:16:05     34s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] (I)       Run single-thread track assignment
[06/04 11:16:05     34s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] [NR-eGR] Started Export DB wires ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] [NR-eGR] Started Export all nets ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] [NR-eGR] Started Set wire vias ( Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.27 MB )
[06/04 11:16:05     34s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:05     34s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6701
[06/04 11:16:05     34s] [NR-eGR]    ME2  (2V) length: 3.337290e+04um, number of vias: 10118
[06/04 11:16:05     34s] [NR-eGR]    ME3  (3H) length: 2.437533e+04um, number of vias: 1070
[06/04 11:16:05     34s] [NR-eGR]    ME4  (4V) length: 5.606210e+03um, number of vias: 806
[06/04 11:16:05     34s] [NR-eGR]    ME5  (5H) length: 1.129014e+04um, number of vias: 8
[06/04 11:16:05     34s] [NR-eGR]    ME6  (6V) length: 3.360000e+00um, number of vias: 0
[06/04 11:16:05     34s] [NR-eGR] Total length: 7.464794e+04um, number of vias: 18703
[06/04 11:16:05     34s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:05     34s] [NR-eGR] Total eGR-routed clock nets wire length: 4.756250e+03um 
[06/04 11:16:05     34s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:05     34s] [NR-eGR] Report for selected net(s) only.
[06/04 11:16:05     34s] [NR-eGR]    ME1  (1H) length: 0.000000e+00um, number of vias: 171
[06/04 11:16:05     34s] [NR-eGR]    ME2  (2V) length: 2.391960e+03um, number of vias: 346
[06/04 11:16:05     34s] [NR-eGR]    ME3  (3H) length: 8.435100e+02um, number of vias: 95
[06/04 11:16:05     34s] [NR-eGR]    ME4  (4V) length: 9.438800e+02um, number of vias: 46
[06/04 11:16:05     34s] [NR-eGR]    ME5  (5H) length: 5.769000e+02um, number of vias: 0
[06/04 11:16:05     34s] [NR-eGR]    ME6  (6V) length: 0.000000e+00um, number of vias: 0
[06/04 11:16:05     34s] [NR-eGR] Total length: 4.756250e+03um, number of vias: 658
[06/04 11:16:05     34s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:05     34s] [NR-eGR] Total routed clock nets wire length: 4.756250e+03um, number of vias: 658
[06/04 11:16:05     34s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:05     34s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:05     34s]     Routing using eGR only done.
[06/04 11:16:05     34s] Net route status summary:
[06/04 11:16:05     34s]   Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=9, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:16:05     34s]   Non-clock:  2334 (unrouted=18, trialRouted=2316, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s] CCOPT: Done with clock implementation routing.
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s]   Clock implementation routing done.
[06/04 11:16:05     34s] Fixed 9 wires.
[06/04 11:16:05     34s]   CCOpt: Starting congestion repair using flow wrapper...
[06/04 11:16:05     34s]     Congestion Repair...
[06/04 11:16:05     34s] Info: Disable timing driven in postCTS congRepair.
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s] Starting congRepair ...
[06/04 11:16:05     34s] User Input Parameters:
[06/04 11:16:05     34s] - Congestion Driven    : On
[06/04 11:16:05     34s] - Timing Driven        : Off
[06/04 11:16:05     34s] - Area-Violation Based : On
[06/04 11:16:05     34s] - Start Rollback Level : -5
[06/04 11:16:05     34s] - Legalized            : On
[06/04 11:16:05     34s] - Window Based         : Off
[06/04 11:16:05     34s] - eDen incr mode       : Off
[06/04 11:16:05     34s] - Small incr mode      : Off
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s] Collecting buffer chain nets ...
[06/04 11:16:05     34s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1126.3M
[06/04 11:16:05     34s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1126.3M
[06/04 11:16:05     34s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1126.3M
[06/04 11:16:05     34s] Starting Early Global Route congestion estimation: mem = 1126.3M
[06/04 11:16:05     34s] (I)       Started Loading and Dumping File ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Reading DB...
[06/04 11:16:05     34s] (I)       Read data from FE... (mem=1126.3M)
[06/04 11:16:05     34s] (I)       Read nodes and places... (mem=1126.3M)
[06/04 11:16:05     34s] (I)       Done Read nodes and places (cpu=0.000s, mem=1126.3M)
[06/04 11:16:05     34s] (I)       Read nets... (mem=1126.3M)
[06/04 11:16:05     34s] (I)       Done Read nets (cpu=0.000s, mem=1126.3M)
[06/04 11:16:05     34s] (I)       Done Read data from FE (cpu=0.000s, mem=1126.3M)
[06/04 11:16:05     34s] (I)       before initializing RouteDB syMemory usage = 1126.3 MB
[06/04 11:16:05     34s] (I)       == Non-default Options ==
[06/04 11:16:05     34s] (I)       Maximum routing layer                              : 6
[06/04 11:16:05     34s] (I)       Use non-blocking free Dbs wires                    : false
[06/04 11:16:05     34s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 11:16:05     34s] (I)       Use row-based GCell size
[06/04 11:16:05     34s] (I)       GCell unit size  : 4480
[06/04 11:16:05     34s] (I)       GCell multiplier : 1
[06/04 11:16:05     34s] (I)       build grid graph
[06/04 11:16:05     34s] (I)       build grid graph start
[06/04 11:16:05     34s] [NR-eGR] Track table information for default rule: 
[06/04 11:16:05     34s] [NR-eGR] ME1 has no routable track
[06/04 11:16:05     34s] [NR-eGR] ME2 has single uniform track structure
[06/04 11:16:05     34s] [NR-eGR] ME3 has single uniform track structure
[06/04 11:16:05     34s] [NR-eGR] ME4 has single uniform track structure
[06/04 11:16:05     34s] [NR-eGR] ME5 has single uniform track structure
[06/04 11:16:05     34s] [NR-eGR] ME6 has single uniform track structure
[06/04 11:16:05     34s] (I)       build grid graph end
[06/04 11:16:05     34s] (I)       ===========================================================================
[06/04 11:16:05     34s] (I)       == Report All Rule Vias ==
[06/04 11:16:05     34s] (I)       ===========================================================================
[06/04 11:16:05     34s] (I)        Via Rule : (Default)
[06/04 11:16:05     34s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 11:16:05     34s] (I)       ---------------------------------------------------------------------------
[06/04 11:16:05     34s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 11:16:05     34s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 11:16:05     34s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 11:16:05     34s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 11:16:05     34s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 11:16:05     34s] (I)       ===========================================================================
[06/04 11:16:05     34s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Num PG vias on layer 2 : 0
[06/04 11:16:05     34s] (I)       Num PG vias on layer 3 : 0
[06/04 11:16:05     34s] (I)       Num PG vias on layer 4 : 0
[06/04 11:16:05     34s] (I)       Num PG vias on layer 5 : 0
[06/04 11:16:05     34s] (I)       Num PG vias on layer 6 : 0
[06/04 11:16:05     34s] [NR-eGR] Read 9034 PG shapes
[06/04 11:16:05     34s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] [NR-eGR] #Routing Blockages  : 0
[06/04 11:16:05     34s] [NR-eGR] #Instance Blockages : 0
[06/04 11:16:05     34s] [NR-eGR] #PG Blockages       : 9034
[06/04 11:16:05     34s] [NR-eGR] #Halo Blockages     : 0
[06/04 11:16:05     34s] [NR-eGR] #Boundary Blockages : 0
[06/04 11:16:05     34s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 11:16:05     34s] [NR-eGR] Num Prerouted Nets = 9  Num Prerouted Wires = 789
[06/04 11:16:05     34s] (I)       readDataFromPlaceDB
[06/04 11:16:05     34s] (I)       Read net information..
[06/04 11:16:05     34s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=9
[06/04 11:16:05     34s] (I)       Read testcase time = 0.000 seconds
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s] (I)       early_global_route_priority property id does not exist.
[06/04 11:16:05     34s] (I)       Start initializing grid graph
[06/04 11:16:05     34s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 11:16:05     34s] (I)       End initializing grid graph
[06/04 11:16:05     34s] (I)       Model blockages into capacity
[06/04 11:16:05     34s] (I)       Read Num Blocks=9034  Num Prerouted Wires=789  Num CS=0
[06/04 11:16:05     34s] (I)       Started Modeling ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 451
[06/04 11:16:05     34s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 222
[06/04 11:16:05     34s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 97
[06/04 11:16:05     34s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 19
[06/04 11:16:05     34s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 11:16:05     34s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       -- layer congestion ratio --
[06/04 11:16:05     34s] (I)       Layer 1 : 0.100000
[06/04 11:16:05     34s] (I)       Layer 2 : 0.700000
[06/04 11:16:05     34s] (I)       Layer 3 : 0.700000
[06/04 11:16:05     34s] (I)       Layer 4 : 0.700000
[06/04 11:16:05     34s] (I)       Layer 5 : 0.700000
[06/04 11:16:05     34s] (I)       Layer 6 : 0.700000
[06/04 11:16:05     34s] (I)       ----------------------------
[06/04 11:16:05     34s] (I)       Number of ignored nets = 9
[06/04 11:16:05     34s] (I)       Number of fixed nets = 9.  Ignored: Yes
[06/04 11:16:05     34s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 11:16:05     34s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 11:16:05     34s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 11:16:05     34s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 11:16:05     34s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 11:16:05     34s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 11:16:05     34s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 11:16:05     34s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 11:16:05     34s] (I)       Before initializing Early Global Route syMemory usage = 1126.3 MB
[06/04 11:16:05     34s] (I)       Ndr track 0 does not exist
[06/04 11:16:05     34s] (I)       Ndr track 0 does not exist
[06/04 11:16:05     34s] (I)       ---------------------Grid Graph Info--------------------
[06/04 11:16:05     34s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 11:16:05     34s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 11:16:05     34s] (I)       Site width          :   560  (dbu)
[06/04 11:16:05     34s] (I)       Row height          :  4480  (dbu)
[06/04 11:16:05     34s] (I)       GCell width         :  4480  (dbu)
[06/04 11:16:05     34s] (I)       GCell height        :  4480  (dbu)
[06/04 11:16:05     34s] (I)       Grid                :    93    90     6
[06/04 11:16:05     34s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 11:16:05     34s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 11:16:05     34s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 11:16:05     34s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 11:16:05     34s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 11:16:05     34s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 11:16:05     34s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 11:16:05     34s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 11:16:05     34s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 11:16:05     34s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 11:16:05     34s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 11:16:05     34s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 11:16:05     34s] (I)       --------------------------------------------------------
[06/04 11:16:05     34s] 
[06/04 11:16:05     34s] [NR-eGR] ============ Routing rule table ============
[06/04 11:16:05     34s] [NR-eGR] Rule id: 0  Nets: 2332 
[06/04 11:16:05     34s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 11:16:05     34s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 11:16:05     34s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:16:05     34s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:16:05     34s] [NR-eGR] Rule id: 1  Nets: 0 
[06/04 11:16:05     34s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/04 11:16:05     34s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[06/04 11:16:05     34s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[06/04 11:16:05     34s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:16:05     34s] [NR-eGR] ========================================
[06/04 11:16:05     34s] [NR-eGR] 
[06/04 11:16:05     34s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 11:16:05     34s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 11:16:05     34s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 11:16:05     34s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 11:16:05     34s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 11:16:05     34s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 11:16:05     34s] (I)       After initializing Early Global Route syMemory usage = 1126.3 MB
[06/04 11:16:05     34s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Reset routing kernel
[06/04 11:16:05     34s] (I)       Started Global Routing ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       ============= Initialization =============
[06/04 11:16:05     34s] (I)       totalPins=6673  totalGlobalPin=6467 (96.91%)
[06/04 11:16:05     34s] (I)       Started Net group 1 ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Started Build MST ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Generate topology with single threads
[06/04 11:16:05     34s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 11:16:05     34s] [NR-eGR] Layer group 1: route 2332 net(s) in layer range [2, 6]
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1a Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1a ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Started Pattern routing ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 90
[06/04 11:16:05     34s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 14590 = (7137 H, 7453 V) = (7.95% H, 7.44% V) = (3.197e+04um H, 3.339e+04um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1b Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1b ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Started Monotonic routing ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 14612 = (7144 H, 7468 V) = (7.95% H, 7.45% V) = (3.201e+04um H, 3.346e+04um V)
[06/04 11:16:05     34s] (I)       Overflow of layer group 1: 7.22% H + 1.80% V. EstWL: 6.546176e+04um
[06/04 11:16:05     34s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1c Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1c ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Started Two level routing ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Level2 Grid: 19 x 18
[06/04 11:16:05     34s] (I)       Started Two Level Routing ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 14614 = (7144 H, 7470 V) = (7.95% H, 7.46% V) = (3.201e+04um H, 3.347e+04um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1d Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1d ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Started Detoured routing ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 14614 = (7144 H, 7470 V) = (7.95% H, 7.46% V) = (3.201e+04um H, 3.347e+04um V)
[06/04 11:16:05     34s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1e Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1e ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Started Route legalization ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Usage: 14717 = (7145 H, 7572 V) = (7.96% H, 7.56% V) = (3.201e+04um H, 3.392e+04um V)
[06/04 11:16:05     34s] [NR-eGR] Early Global Route overflow of layer group 1: 7.19% H + 1.79% V. EstWL: 6.593216e+04um
[06/04 11:16:05     34s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Started Layer assignment ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Running layer assignment with 1 threads
[06/04 11:16:05     34s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] (I)       ============  Phase 1l Route ============
[06/04 11:16:05     34s] (I)       Started Phase 1l ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       
[06/04 11:16:05     34s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 11:16:05     34s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/04 11:16:05     34s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/04 11:16:05     34s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[06/04 11:16:05     34s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 11:16:05     34s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 11:16:05     34s] [NR-eGR]     ME2  (2)        86( 1.04%)         6( 0.07%)         0( 0.00%)   ( 1.11%) 
[06/04 11:16:05     34s] [NR-eGR]     ME3  (3)       333( 4.05%)        24( 0.29%)         2( 0.02%)   ( 4.36%) 
[06/04 11:16:05     34s] [NR-eGR]     ME4  (4)        21( 0.25%)         0( 0.00%)         0( 0.00%)   ( 0.25%) 
[06/04 11:16:05     34s] [NR-eGR]     ME5  (5)       121( 1.47%)         1( 0.01%)         0( 0.00%)   ( 1.48%) 
[06/04 11:16:05     34s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 11:16:05     34s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 11:16:05     34s] [NR-eGR] Total              561( 1.44%)        31( 0.08%)         2( 0.01%)   ( 1.53%) 
[06/04 11:16:05     34s] [NR-eGR] 
[06/04 11:16:05     34s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       total 2D Cap : 193855 = (91712 H, 102143 V)
[06/04 11:16:05     34s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.90% H + 0.31% V
[06/04 11:16:05     34s] [NR-eGR] Overflow after Early Global Route 3.55% H + 0.38% V
[06/04 11:16:05     34s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1126.3M
[06/04 11:16:05     34s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.022, MEM:1126.3M
[06/04 11:16:05     34s] OPERPROF: Starting HotSpotCal at level 1, MEM:1126.3M
[06/04 11:16:05     34s] [hotspot] +------------+---------------+---------------+
[06/04 11:16:05     34s] [hotspot] |            |   max hotspot | total hotspot |
[06/04 11:16:05     34s] [hotspot] +------------+---------------+---------------+
[06/04 11:16:05     34s] [hotspot] | normalized |          7.00 |         11.00 |
[06/04 11:16:05     34s] [hotspot] +------------+---------------+---------------+
[06/04 11:16:05     34s] Local HotSpot Analysis: normalized max congestion hotspot area = 7.00, normalized total congestion hotspot area = 11.00 (area is in unit of 4 std-cell row bins)
[06/04 11:16:05     34s] [hotspot] max/total 7.00/11.00, big hotspot (>10) total 0.00
[06/04 11:16:05     34s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[06/04 11:16:05     34s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:16:05     34s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/04 11:16:05     34s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:16:05     34s] [hotspot] |  1  |   233.90   198.24   269.74   287.84 |        7.00   |
[06/04 11:16:05     34s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:16:05     34s] [hotspot] |  2  |   198.06   180.32   215.98   198.24 |        1.00   |
[06/04 11:16:05     34s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:16:05     34s] [hotspot] |  3  |   251.82   180.32   269.74   198.24 |        1.00   |
[06/04 11:16:05     34s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:16:05     34s] [hotspot] |  4  |    90.54   198.24   108.46   216.16 |        1.00   |
[06/04 11:16:05     34s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:16:05     34s] [hotspot] |  5  |   144.30   287.84   162.22   305.76 |        1.00   |
[06/04 11:16:05     34s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:16:05     34s] Top 5 hotspots total area: 11.00
[06/04 11:16:05     34s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1126.3M
[06/04 11:16:05     34s] Skipped repairing congestion.
[06/04 11:16:05     34s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1126.3M
[06/04 11:16:05     34s] Starting Early Global Route wiring: mem = 1126.3M
[06/04 11:16:05     34s] (I)       ============= track Assignment ============
[06/04 11:16:05     34s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Started Track Assignment ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 11:16:05     34s] (I)       Running track assignment with 1 threads
[06/04 11:16:05     34s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] (I)       Run Multi-thread track assignment
[06/04 11:16:05     34s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] [NR-eGR] Started Export DB wires ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] [NR-eGR] Started Export all nets ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] [NR-eGR] Started Set wire vias ( Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1126.27 MB )
[06/04 11:16:05     34s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:05     34s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6740
[06/04 11:16:05     34s] [NR-eGR]    ME2  (2V) length: 3.290357e+04um, number of vias: 10157
[06/04 11:16:05     34s] [NR-eGR]    ME3  (3H) length: 2.448651e+04um, number of vias: 1224
[06/04 11:16:05     34s] [NR-eGR]    ME4  (4V) length: 6.701660e+03um, number of vias: 868
[06/04 11:16:05     34s] [NR-eGR]    ME5  (5H) length: 1.153682e+04um, number of vias: 8
[06/04 11:16:05     34s] [NR-eGR]    ME6  (6V) length: 3.360000e+00um, number of vias: 0
[06/04 11:16:05     34s] [NR-eGR] Total length: 7.563192e+04um, number of vias: 18997
[06/04 11:16:05     34s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:05     34s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/04 11:16:05     34s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:05     34s] Early Global Route wiring runtime: 0.03 seconds, mem = 1126.3M
[06/04 11:16:05     34s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.030, REAL:0.023, MEM:1126.3M
[06/04 11:16:05     34s] Tdgp not successfully inited but do clear! skip clearing
[06/04 11:16:05     34s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[06/04 11:16:05     34s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:05     34s]   CCOpt: Starting congestion repair using flow wrapper done.
[06/04 11:16:05     34s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 11:16:05     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:1126.3M
[06/04 11:16:05     34s] #spOpts: N=180 
[06/04 11:16:05     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1126.3M
[06/04 11:16:05     34s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1126.3M
[06/04 11:16:05     34s] Core basic site is Core8T
[06/04 11:16:05     34s] Fast DP-INIT is on for default
[06/04 11:16:05     34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 11:16:05     34s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.004, MEM:1126.3M
[06/04 11:16:05     34s] OPERPROF:     Starting CMU at level 3, MEM:1126.3M
[06/04 11:16:05     34s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1126.3M
[06/04 11:16:05     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.005, MEM:1126.3M
[06/04 11:16:05     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1126.3MB).
[06/04 11:16:05     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.007, MEM:1126.3M
[06/04 11:16:05     34s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 11:16:05     34s]   Leaving CCOpt scope - extractRC...
[06/04 11:16:05     34s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/04 11:16:05     34s] Extraction called for design 'CONV' of instances=2073 and nets=2343 using extraction engine 'preRoute' .
[06/04 11:16:05     34s] PreRoute RC Extraction called for design CONV.
[06/04 11:16:05     34s] RC Extraction called in multi-corner(2) mode.
[06/04 11:16:05     34s] RCMode: PreRoute
[06/04 11:16:05     34s]       RC Corner Indexes            0       1   
[06/04 11:16:05     34s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 11:16:05     34s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 11:16:05     34s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 11:16:05     34s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 11:16:05     34s] Shrink Factor                : 1.00000
[06/04 11:16:05     34s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/04 11:16:05     34s] Using capacitance table file ...
[06/04 11:16:05     34s] LayerId::1 widthSet size::4
[06/04 11:16:05     34s] LayerId::2 widthSet size::4
[06/04 11:16:05     34s] LayerId::3 widthSet size::4
[06/04 11:16:05     34s] LayerId::4 widthSet size::4
[06/04 11:16:05     34s] LayerId::5 widthSet size::4
[06/04 11:16:05     34s] LayerId::6 widthSet size::2
[06/04 11:16:05     34s] Updating RC grid for preRoute extraction ...
[06/04 11:16:05     34s] Initializing multi-corner capacitance tables ... 
[06/04 11:16:05     34s] Initializing multi-corner resistance tables ...
[06/04 11:16:05     34s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:16:05     34s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:16:05     34s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.235921 ; aWlH: 0.000000 ; Pmax: 0.839700 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:16:05     34s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1126.273M)
[06/04 11:16:05     34s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/04 11:16:05     34s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s] Not writing Steiner routes to the DB after clustering cong repair call.
[06/04 11:16:05     34s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 11:16:05     34s] End AAE Lib Interpolated Model. (MEM=1126.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:16:05     34s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Clock DAG stats after clustering cong repair call:
[06/04 11:16:05     34s]     cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=200.704um^2, l=0.000um^2, total=200.704um^2
[06/04 11:16:05     34s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]     sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.312pF, total=0.312pF
[06/04 11:16:05     34s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=2202.551um, total=2202.551um
[06/04 11:16:05     34s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]   Clock DAG net violations after clustering cong repair call: none
[06/04 11:16:05     34s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[06/04 11:16:05     34s]     Leaf : target=1.200ns count=9 avg=0.288ns sd=0.164ns min=0.071ns max=0.671ns {9 <= 0.720ns, 0 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[06/04 11:16:05     34s]     NICGs: AN2D4: 8 
[06/04 11:16:05     34s]   Primary reporting skew groups after clustering cong repair call:
[06/04 11:16:05     34s]     skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.591, avg=0.404, sd=0.148], skew [0.591 vs 0.483*], 92.5% {0.299, 0.591} (wid=0.038 ws=0.038) (gid=0.553 gs=0.553)
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_14_/CP
[06/04 11:16:05     34s]   Skew group summary after clustering cong repair call:
[06/04 11:16:05     34s]     skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.591, avg=0.404, sd=0.148], skew [0.591 vs 0.483*], 92.5% {0.299, 0.591} (wid=0.038 ws=0.038) (gid=0.553 gs=0.553)
[06/04 11:16:05     34s]     skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.591, avg=0.404, sd=0.148], skew [0.591 vs 0.483*], 92.5% {0.299, 0.591} (wid=0.038 ws=0.038) (gid=0.553 gs=0.553)
[06/04 11:16:05     34s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 11:16:05     34s]   Stage::Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/04 11:16:05     34s]   Stage::DRV Fixing...
[06/04 11:16:05     34s]   Fixing clock tree slew time and max cap violations...
[06/04 11:16:05     34s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/04 11:16:05     34s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=200.704um^2, l=0.000um^2, total=200.704um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.312pF, total=0.312pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2202.551um, total=2202.551um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.288ns sd=0.164ns min=0.071ns max=0.671ns {9 <= 0.720ns, 0 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 8 
[06/04 11:16:05     34s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.591], skew [0.591 vs 0.483*]
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_14_/CP
[06/04 11:16:05     34s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.591], skew [0.591 vs 0.483*]
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.591], skew [0.591 vs 0.483*]
[06/04 11:16:05     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Fixing clock tree slew time and max cap violations - detailed pass...
[06/04 11:16:05     34s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/04 11:16:05     34s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=200.704um^2, l=0.000um^2, total=200.704um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.312pF, total=0.312pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2202.551um, total=2202.551um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.288ns sd=0.164ns min=0.071ns max=0.671ns {9 <= 0.720ns, 0 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 8 
[06/04 11:16:05     34s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.591, avg=0.404, sd=0.148], skew [0.591 vs 0.483*], 92.5% {0.299, 0.591} (wid=0.038 ws=0.038) (gid=0.553 gs=0.553)
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_14_/CP
[06/04 11:16:05     34s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.591, avg=0.404, sd=0.148], skew [0.591 vs 0.483*], 92.5% {0.299, 0.591} (wid=0.038 ws=0.038) (gid=0.553 gs=0.553)
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.591, avg=0.404, sd=0.148], skew [0.591 vs 0.483*], 92.5% {0.299, 0.591} (wid=0.038 ws=0.038) (gid=0.553 gs=0.553)
[06/04 11:16:05     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Stage::Insertion Delay Reduction...
[06/04 11:16:05     34s]   Removing unnecessary root buffering...
[06/04 11:16:05     34s]     Clock DAG stats after 'Removing unnecessary root buffering':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=200.704um^2, l=0.000um^2, total=200.704um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.312pF, total=0.312pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2202.551um, total=2202.551um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.288ns sd=0.164ns min=0.071ns max=0.671ns {9 <= 0.720ns, 0 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 8 
[06/04 11:16:05     34s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.591], skew [0.591 vs 0.483*]
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_14_/CP
[06/04 11:16:05     34s]     Skew group summary after 'Removing unnecessary root buffering':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.591], skew [0.591 vs 0.483*]
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.591], skew [0.591 vs 0.483*]
[06/04 11:16:05     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Removing unconstrained drivers...
[06/04 11:16:05     34s]     Clock DAG stats after 'Removing unconstrained drivers':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=200.704um^2, l=0.000um^2, total=200.704um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.312pF, total=0.312pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2202.551um, total=2202.551um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.288ns sd=0.164ns min=0.071ns max=0.671ns {9 <= 0.720ns, 0 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 8 
[06/04 11:16:05     34s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.591], skew [0.591 vs 0.483*]
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_14_/CP
[06/04 11:16:05     34s]     Skew group summary after 'Removing unconstrained drivers':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.591], skew [0.591 vs 0.483*]
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.591], skew [0.591 vs 0.483*]
[06/04 11:16:05     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Reducing insertion delay 1...
[06/04 11:16:05     34s]     Clock DAG stats after 'Reducing insertion delay 1':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=200.704um^2, l=0.000um^2, total=200.704um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.312pF, total=0.312pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2202.551um, total=2202.551um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.288ns sd=0.164ns min=0.071ns max=0.671ns {9 <= 0.720ns, 0 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 8 
[06/04 11:16:05     34s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.591], skew [0.591 vs 0.483*]
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_14_/CP
[06/04 11:16:05     34s]     Skew group summary after 'Reducing insertion delay 1':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.591], skew [0.591 vs 0.483*]
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.591], skew [0.591 vs 0.483*]
[06/04 11:16:05     34s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Removing longest path buffering...
[06/04 11:16:05     34s]     Clock DAG stats after 'Removing longest path buffering':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=200.704um^2, l=0.000um^2, total=200.704um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.312pF, total=0.312pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2202.551um, total=2202.551um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Removing longest path buffering': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.288ns sd=0.164ns min=0.071ns max=0.671ns {9 <= 0.720ns, 0 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 8 
[06/04 11:16:05     34s]     Primary reporting skew groups after 'Removing longest path buffering':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.591], skew [0.591 vs 0.483*]
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_14_/CP
[06/04 11:16:05     34s]     Skew group summary after 'Removing longest path buffering':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.591], skew [0.591 vs 0.483*]
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.591], skew [0.591 vs 0.483*]
[06/04 11:16:05     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Reducing insertion delay 2...
[06/04 11:16:05     34s] Path optimization required 38 stage delay updates 
[06/04 11:16:05     34s]     Clock DAG stats after 'Reducing insertion delay 2':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=200.704um^2, l=0.000um^2, total=200.704um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.309pF, total=0.309pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2193.441um, total=2193.441um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.287ns sd=0.161ns min=0.071ns max=0.660ns {9 <= 0.720ns, 0 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 8 
[06/04 11:16:05     34s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.403, sd=0.146], skew [0.586 vs 0.483*], 92.5% {0.299, 0.586} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:16:05     34s]     Skew group summary after 'Reducing insertion delay 2':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.403, sd=0.146], skew [0.586 vs 0.483*], 92.5% {0.299, 0.586} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.586, avg=0.403, sd=0.146], skew [0.586 vs 0.483*], 92.5% {0.299, 0.586} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:05     34s]     Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:05     34s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.4 real=0:00:00.4)
[06/04 11:16:05     34s]   CCOpt::Phase::Implementation...
[06/04 11:16:05     34s]   Stage::Reducing Power...
[06/04 11:16:05     34s]   Improving clock tree routing...
[06/04 11:16:05     34s]     Iteration 1...
[06/04 11:16:05     34s]     Iteration 1 done.
[06/04 11:16:05     34s]     Clock DAG stats after 'Improving clock tree routing':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=200.704um^2, l=0.000um^2, total=200.704um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.309pF, total=0.309pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2193.441um, total=2193.441um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Improving clock tree routing': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.287ns sd=0.161ns min=0.071ns max=0.660ns {9 <= 0.720ns, 0 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 8 
[06/04 11:16:05     34s]     Primary reporting skew groups after 'Improving clock tree routing':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.483*]
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:16:05     34s]     Skew group summary after 'Improving clock tree routing':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.483*]
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.483*]
[06/04 11:16:05     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Reducing clock tree power 1...
[06/04 11:16:05     34s]     Resizing gates: ...
[06/04 11:16:05     34s] Accumulated time to calculate placeable region: 0
[06/04 11:16:05     34s]     20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/04 11:16:05     34s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]     100% 
[06/04 11:16:05     34s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=140.493um^2, l=0.000um^2, total=140.493um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.310pF, total=0.310pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2196.601um, total=2196.601um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.548ns sd=0.282ns min=0.071ns max=0.903ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 2 AN2D1: 6 
[06/04 11:16:05     34s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.483*]
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:16:05     34s]     Skew group summary after reducing clock tree power 1 iteration 1:
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.483*]
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.483*]
[06/04 11:16:05     34s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/04 11:16:05     34s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]     100% 
[06/04 11:16:05     34s]     Clock DAG stats after 'Reducing clock tree power 1':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=140.493um^2, l=0.000um^2, total=140.493um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.310pF, total=0.310pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2196.601um, total=2196.601um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.548ns sd=0.282ns min=0.071ns max=0.903ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 2 AN2D1: 6 
[06/04 11:16:05     34s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.483*]
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:16:05     34s]     Skew group summary after 'Reducing clock tree power 1':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.483*]
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.483*]
[06/04 11:16:05     34s]     Legalizer API calls during this step: 86 succeeded with high effort: 86 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Reducing clock tree power 2...
[06/04 11:16:05     34s] Path optimization required 0 stage delay updates 
[06/04 11:16:05     34s]     Clock DAG stats after 'Reducing clock tree power 2':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=140.493um^2, l=0.000um^2, total=140.493um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.310pF, total=0.310pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2196.601um, total=2196.601um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.548ns sd=0.282ns min=0.071ns max=0.903ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 2 AN2D1: 6 
[06/04 11:16:05     34s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.430, sd=0.151], skew [0.586 vs 0.483*], 92.5% {0.299, 0.586} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:16:05     34s]     Skew group summary after 'Reducing clock tree power 2':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.430, sd=0.151], skew [0.586 vs 0.483*], 92.5% {0.299, 0.586} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.586, avg=0.430, sd=0.151], skew [0.586 vs 0.483*], 92.5% {0.299, 0.586} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:05     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Stage::Balancing...
[06/04 11:16:05     34s]   Approximately balancing fragments step...
[06/04 11:16:05     34s]     Resolve constraints - Approximately balancing fragments...
[06/04 11:16:05     34s]     Resolving skew group constraints...
[06/04 11:16:05     34s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 52 variables and 122 constraints; tolerance 1
[06/04 11:16:05     34s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk/CM_ideal from 0.756ns to 0.000ns.
[06/04 11:16:05     34s] **WARN: (IMPCCOPT-1058):	Slackened off skew target for skew_group clk/CM_ideal from 0.483ns to 0.585ns.
[06/04 11:16:05     34s] **WARN: (IMPCCOPT-1058):	Slackened off skew target for skew_group clk/CM_ideal_cts from 0.483ns to 0.585ns.
[06/04 11:16:05     34s]       
[06/04 11:16:05     34s]       Slackened skew group targets:
[06/04 11:16:05     34s]       
[06/04 11:16:05     34s]       ----------------------------------------------------------------
[06/04 11:16:05     34s]       Skew group          Desired    Slackened    Desired    Slackened
[06/04 11:16:05     34s]                           Target     Target       Target     Target
[06/04 11:16:05     34s]                           Max ID     Max ID       Skew       Skew
[06/04 11:16:05     34s]       ----------------------------------------------------------------
[06/04 11:16:05     34s]       clk/CM_ideal           -           -         0.483       0.585
[06/04 11:16:05     34s]       clk/CM_ideal_cts       -           -         0.483       0.585
[06/04 11:16:05     34s]       ----------------------------------------------------------------
[06/04 11:16:05     34s]       
[06/04 11:16:05     34s]       
[06/04 11:16:05     34s]     Resolving skew group constraints done.
[06/04 11:16:05     34s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[06/04 11:16:05     34s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[06/04 11:16:05     34s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]     Approximately balancing fragments...
[06/04 11:16:05     34s]       Moving gates to improve sub-tree skew...
[06/04 11:16:05     34s]         Tried: 10 Succeeded: 0
[06/04 11:16:05     34s]         Topology Tried: 0 Succeeded: 0
[06/04 11:16:05     34s]         0 Succeeded with SS ratio
[06/04 11:16:05     34s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[06/04 11:16:05     34s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[06/04 11:16:05     34s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[06/04 11:16:05     34s]           cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=140.493um^2, l=0.000um^2, total=140.493um^2
[06/04 11:16:05     34s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]           sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.310pF, total=0.310pF
[06/04 11:16:05     34s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=2196.601um, total=2196.601um
[06/04 11:16:05     34s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[06/04 11:16:05     34s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[06/04 11:16:05     34s]           Leaf : target=1.200ns count=9 avg=0.548ns sd=0.282ns min=0.071ns max=0.903ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[06/04 11:16:05     34s]           NICGs: AN2D4: 2 AN2D1: 6 
[06/04 11:16:05     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]       Approximately balancing fragments bottom up...
[06/04 11:16:05     34s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[06/04 11:16:05     34s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[06/04 11:16:05     34s]           cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:05     34s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]           sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.310pF, total=0.310pF
[06/04 11:16:05     34s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=2194.111um, total=2194.111um
[06/04 11:16:05     34s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[06/04 11:16:05     34s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[06/04 11:16:05     34s]           Leaf : target=1.200ns count=9 avg=0.552ns sd=0.277ns min=0.071ns max=0.903ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[06/04 11:16:05     34s]           NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:05     34s]         Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]       Approximately balancing fragments, wire and cell delays...
[06/04 11:16:05     34s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[06/04 11:16:05     34s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/04 11:16:05     34s]           cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:05     34s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]           sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.310pF, total=0.310pF
[06/04 11:16:05     34s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=2194.111um, total=2194.111um
[06/04 11:16:05     34s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[06/04 11:16:05     34s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/04 11:16:05     34s]           Leaf : target=1.200ns count=9 avg=0.552ns sd=0.277ns min=0.071ns max=0.903ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[06/04 11:16:05     34s]           NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:05     34s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[06/04 11:16:05     34s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]     Approximately balancing fragments done.
[06/04 11:16:05     34s]     Clock DAG stats after 'Approximately balancing fragments step':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.310pF, total=0.310pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2194.111um, total=2194.111um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.552ns sd=0.277ns min=0.071ns max=0.903ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:05     34s]     Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Clock DAG stats after Approximately balancing fragments:
[06/04 11:16:05     34s]     cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:05     34s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]     sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.310pF, total=0.310pF
[06/04 11:16:05     34s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=2194.111um, total=2194.111um
[06/04 11:16:05     34s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]   Clock DAG net violations after Approximately balancing fragments: none
[06/04 11:16:05     34s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[06/04 11:16:05     34s]     Leaf : target=1.200ns count=9 avg=0.552ns sd=0.277ns min=0.071ns max=0.903ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[06/04 11:16:05     34s]     NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:05     34s]   Primary reporting skew groups after Approximately balancing fragments:
[06/04 11:16:05     34s]     skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.585*]
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:16:05     34s]   Skew group summary after Approximately balancing fragments:
[06/04 11:16:05     34s]     skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.585*]
[06/04 11:16:05     34s]     skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.585*]
[06/04 11:16:05     34s]   Improving fragments clock skew...
[06/04 11:16:05     34s]     Iteration 1...
[06/04 11:16:05     34s] Path optimization required 0 stage delay updates 
[06/04 11:16:05     34s] Path optimization required 16 stage delay updates 
[06/04 11:16:05     34s]     Iteration 1 done.
[06/04 11:16:05     34s]     Clock DAG stats after 'Improving fragments clock skew':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.310pF, total=0.310pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2194.111um, total=2194.111um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Improving fragments clock skew': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.552ns sd=0.277ns min=0.071ns max=0.903ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:05     34s]     Primary reporting skew groups after 'Improving fragments clock skew':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.585*]
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:16:05     34s]     Skew group summary after 'Improving fragments clock skew':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.585*]
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.585*]
[06/04 11:16:05     34s]     Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Approximately balancing step...
[06/04 11:16:05     34s]     Resolve constraints - Approximately balancing...
[06/04 11:16:05     34s]     Resolving skew group constraints...
[06/04 11:16:05     34s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 52 variables and 122 constraints; tolerance 1
[06/04 11:16:05     34s]     Resolving skew group constraints done.
[06/04 11:16:05     34s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]     Approximately balancing...
[06/04 11:16:05     34s]       Approximately balancing, wire and cell delays...
[06/04 11:16:05     34s]       Approximately balancing, wire and cell delays, iteration 1...
[06/04 11:16:05     34s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[06/04 11:16:05     34s]           cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:05     34s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]           sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.310pF, total=0.310pF
[06/04 11:16:05     34s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=2194.111um, total=2194.111um
[06/04 11:16:05     34s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[06/04 11:16:05     34s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[06/04 11:16:05     34s]           Leaf : target=1.200ns count=9 avg=0.552ns sd=0.277ns min=0.071ns max=0.903ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[06/04 11:16:05     34s]           NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:05     34s]       Approximately balancing, wire and cell delays, iteration 1 done.
[06/04 11:16:05     34s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]     Approximately balancing done.
[06/04 11:16:05     34s]     Clock DAG stats after 'Approximately balancing step':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.310pF, total=0.310pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2194.111um, total=2194.111um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Approximately balancing step': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.552ns sd=0.277ns min=0.071ns max=0.903ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:05     34s]     Primary reporting skew groups after 'Approximately balancing step':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.585*]
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:16:05     34s]     Skew group summary after 'Approximately balancing step':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.585*]
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.585*]
[06/04 11:16:05     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Fixing clock tree overload...
[06/04 11:16:05     34s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/04 11:16:05     34s]     Clock DAG stats after 'Fixing clock tree overload':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.310pF, total=0.310pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2194.111um, total=2194.111um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Fixing clock tree overload': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.552ns sd=0.277ns min=0.071ns max=0.903ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:05     34s]     Primary reporting skew groups after 'Fixing clock tree overload':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.585*]
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:16:05     34s]     Skew group summary after 'Fixing clock tree overload':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.585*]
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.585*]
[06/04 11:16:05     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Approximately balancing paths...
[06/04 11:16:05     34s]     Added 0 buffers.
[06/04 11:16:05     34s]     Clock DAG stats after 'Approximately balancing paths':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.310pF, total=0.310pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2194.111um, total=2194.111um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Approximately balancing paths': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.552ns sd=0.277ns min=0.071ns max=0.903ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:05     34s]     Primary reporting skew groups after 'Approximately balancing paths':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.428, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:16:05     34s]     Skew group summary after 'Approximately balancing paths':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.428, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.586, avg=0.428, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:05     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:05     34s]   Stage::Polishing...
[06/04 11:16:05     34s]   Merging balancing drivers for power...
[06/04 11:16:05     34s]     Tried: 10 Succeeded: 0
[06/04 11:16:05     34s]     Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 11:16:05     34s]     Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]     Clock DAG stats after 'Merging balancing drivers for power':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.310pF, total=0.310pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2194.111um, total=2194.111um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.551ns sd=0.277ns min=0.071ns max=0.903ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:05     34s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.585*]
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:16:05     34s]     Skew group summary after 'Merging balancing drivers for power':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.585*]
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.586], skew [0.586 vs 0.585*]
[06/04 11:16:05     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]   Improving clock skew...
[06/04 11:16:05     34s]     Iteration 1...
[06/04 11:16:05     34s] Path optimization required 0 stage delay updates 
[06/04 11:16:05     34s] Accumulated time to calculate placeable region: 0
[06/04 11:16:05     34s] Path optimization required 16 stage delay updates 
[06/04 11:16:05     34s]     Iteration 1 done.
[06/04 11:16:05     34s]     Clock DAG stats after 'Improving clock skew':
[06/04 11:16:05     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:05     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:05     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:05     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:05     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.310pF, total=0.310pF
[06/04 11:16:05     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2194.111um, total=2194.111um
[06/04 11:16:05     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1198.260um, total=1198.260um
[06/04 11:16:05     34s]     Clock DAG net violations after 'Improving clock skew': none
[06/04 11:16:05     34s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[06/04 11:16:05     34s]       Leaf : target=1.200ns count=9 avg=0.551ns sd=0.277ns min=0.071ns max=0.903ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:05     34s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[06/04 11:16:05     34s]       NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:05     34s]     Primary reporting skew groups after 'Improving clock skew':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.428, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:05     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:05     34s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:16:05     34s]     Skew group summary after 'Improving clock skew':
[06/04 11:16:05     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.428, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:05     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.586, avg=0.428, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:05     34s]     Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:05     34s]   Moving gates to reduce wire capacitance...
[06/04 11:16:05     34s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[06/04 11:16:05     34s]     Iteration 1...
[06/04 11:16:05     34s]       Artificially removing short and long paths...
[06/04 11:16:05     34s]         For skew group clk/CM_ideal, artificially shortened or lengthened 4 paths.
[06/04 11:16:05     34s]         	The smallest offset applied was 0.000ns.
[06/04 11:16:05     34s]         	The largest offset applied was 0.001ns.
[06/04 11:16:05     34s]         
[06/04 11:16:05     34s]         For skew group clk/CM_ideal_cts, artificially shortened or lengthened 4 paths.
[06/04 11:16:05     34s]         	The smallest offset applied was 0.000ns.
[06/04 11:16:05     34s]         	The largest offset applied was 0.001ns.
[06/04 11:16:05     34s]         
[06/04 11:16:05     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[06/04 11:16:05     34s]         Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[06/04 11:16:05     34s]         Moving gates: ...20% ...40% ...60% ...80% ...100% 
[06/04 11:16:05     34s]         Legalizer API calls during this step: 158 succeeded with high effort: 158 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:05     34s]       Reverting Artificially removing short and long paths...
[06/04 11:16:05     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]       Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]     Iteration 1 done.
[06/04 11:16:05     34s]     Iteration 2...
[06/04 11:16:05     34s]       Artificially removing short and long paths...
[06/04 11:16:05     34s]         For skew group clk/CM_ideal, artificially shortened or lengthened 4 paths.
[06/04 11:16:05     34s]         	The smallest offset applied was 0.000ns.
[06/04 11:16:05     34s]         	The largest offset applied was 0.001ns.
[06/04 11:16:05     34s]         
[06/04 11:16:05     34s]         For skew group clk/CM_ideal_cts, artificially shortened or lengthened 4 paths.
[06/04 11:16:05     34s]         	The smallest offset applied was 0.000ns.
[06/04 11:16:05     34s]         	The largest offset applied was 0.001ns.
[06/04 11:16:05     34s]         
[06/04 11:16:05     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[06/04 11:16:05     34s]         Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:05     34s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:05     34s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[06/04 11:16:05     34s]         Moving gates: ...20% ...40% ...60% ...80% ...100% 
[06/04 11:16:06     34s]         Legalizer API calls during this step: 142 succeeded with high effort: 142 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     34s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]       Reverting Artificially removing short and long paths...
[06/04 11:16:06     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     34s]       Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]     Iteration 2 done.
[06/04 11:16:06     34s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[06/04 11:16:06     34s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[06/04 11:16:06     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:06     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:06     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:06     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:06     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.304pF, total=0.304pF
[06/04 11:16:06     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2160.241um, total=2160.241um
[06/04 11:16:06     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:16:06     34s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[06/04 11:16:06     34s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[06/04 11:16:06     34s]       Leaf : target=1.200ns count=9 avg=0.547ns sd=0.275ns min=0.071ns max=0.891ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:06     34s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[06/04 11:16:06     34s]       NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:06     34s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[06/04 11:16:06     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.426, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:06     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:06     34s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:16:06     34s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[06/04 11:16:06     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.426, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:06     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.586, avg=0.426, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:06     34s]     Legalizer API calls during this step: 388 succeeded with high effort: 388 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     34s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 11:16:06     34s]   Reducing clock tree power 3...
[06/04 11:16:06     34s]     Artificially removing short and long paths...
[06/04 11:16:06     34s]       For skew group clk/CM_ideal, artificially shortened or lengthened 4 paths.
[06/04 11:16:06     34s]       	The smallest offset applied was 0.000ns.
[06/04 11:16:06     34s]       	The largest offset applied was 0.001ns.
[06/04 11:16:06     34s]       
[06/04 11:16:06     34s]       For skew group clk/CM_ideal_cts, artificially shortened or lengthened 4 paths.
[06/04 11:16:06     34s]       	The smallest offset applied was 0.000ns.
[06/04 11:16:06     34s]       	The largest offset applied was 0.001ns.
[06/04 11:16:06     34s]       
[06/04 11:16:06     34s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     34s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]     Initial gate capacitance is (rise=0.431pF fall=0.431pF).
[06/04 11:16:06     34s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/04 11:16:06     34s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]     100% 
[06/04 11:16:06     34s]     Reverting Artificially removing short and long paths...
[06/04 11:16:06     34s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     34s]     Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]     Clock DAG stats after 'Reducing clock tree power 3':
[06/04 11:16:06     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:06     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:06     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:06     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:06     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.304pF, total=0.304pF
[06/04 11:16:06     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2160.241um, total=2160.241um
[06/04 11:16:06     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:16:06     34s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[06/04 11:16:06     34s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[06/04 11:16:06     34s]       Leaf : target=1.200ns count=9 avg=0.547ns sd=0.275ns min=0.071ns max=0.891ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:06     34s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[06/04 11:16:06     34s]       NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:06     34s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[06/04 11:16:06     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.426, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:06     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:06     34s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:16:06     34s]     Skew group summary after 'Reducing clock tree power 3':
[06/04 11:16:06     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.426, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:06     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.586, avg=0.426, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:06     34s]     Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     34s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]   Improving insertion delay...
[06/04 11:16:06     34s]     Clock DAG stats after 'Improving insertion delay':
[06/04 11:16:06     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:06     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:06     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:06     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:06     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.304pF, total=0.304pF
[06/04 11:16:06     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2160.241um, total=2160.241um
[06/04 11:16:06     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:16:06     34s]     Clock DAG net violations after 'Improving insertion delay': none
[06/04 11:16:06     34s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[06/04 11:16:06     34s]       Leaf : target=1.200ns count=9 avg=0.547ns sd=0.275ns min=0.071ns max=0.891ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:06     34s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[06/04 11:16:06     34s]       NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:06     34s]     Primary reporting skew groups after 'Improving insertion delay':
[06/04 11:16:06     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.426, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:06     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:06     34s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:16:06     34s]     Skew group summary after 'Improving insertion delay':
[06/04 11:16:06     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.426, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:06     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.586, avg=0.426, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:06     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     34s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]   Wire Opt OverFix...
[06/04 11:16:06     34s]     Wire Reduction extra effort...
[06/04 11:16:06     34s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[06/04 11:16:06     34s]       Artificially removing short and long paths...
[06/04 11:16:06     34s]         For skew group clk/CM_ideal, artificially shortened or lengthened 4 paths.
[06/04 11:16:06     34s]         	The smallest offset applied was 0.000ns.
[06/04 11:16:06     34s]         	The largest offset applied was 0.001ns.
[06/04 11:16:06     34s]         
[06/04 11:16:06     34s]         For skew group clk/CM_ideal_cts, artificially shortened or lengthened 4 paths.
[06/04 11:16:06     34s]         	The smallest offset applied was 0.000ns.
[06/04 11:16:06     34s]         	The largest offset applied was 0.001ns.
[06/04 11:16:06     34s]         
[06/04 11:16:06     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     34s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]       Global shorten wires A0...
[06/04 11:16:06     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     34s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]       Move For Wirelength - core...
[06/04 11:16:06     34s]         Move for wirelength. considered=9, filtered=9, permitted=8, cannotCompute=8, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[06/04 11:16:06     34s]         Max accepted move=0.000um, total accepted move=0.000um
[06/04 11:16:06     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     34s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]       Global shorten wires A1...
[06/04 11:16:06     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     34s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]       Move For Wirelength - core...
[06/04 11:16:06     34s]         Move for wirelength. considered=9, filtered=9, permitted=8, cannotCompute=8, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[06/04 11:16:06     34s]         Max accepted move=0.000um, total accepted move=0.000um
[06/04 11:16:06     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     34s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]       Global shorten wires B...
[06/04 11:16:06     34s]         Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     34s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]       Move For Wirelength - branch...
[06/04 11:16:06     34s]         Move for wirelength. considered=9, filtered=9, permitted=8, cannotCompute=8, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[06/04 11:16:06     34s]         Max accepted move=0.000um, total accepted move=0.000um
[06/04 11:16:06     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     34s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]       Reverting Artificially removing short and long paths...
[06/04 11:16:06     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     34s]       Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[06/04 11:16:06     34s]       Clock DAG stats after 'Wire Reduction extra effort':
[06/04 11:16:06     34s]         cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:06     34s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:06     34s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:06     34s]         sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:06     34s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.304pF, total=0.304pF
[06/04 11:16:06     34s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=2156.041um, total=2156.041um
[06/04 11:16:06     34s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:16:06     34s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[06/04 11:16:06     34s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[06/04 11:16:06     34s]         Leaf : target=1.200ns count=9 avg=0.547ns sd=0.275ns min=0.071ns max=0.891ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:06     34s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[06/04 11:16:06     34s]         NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:06     34s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[06/04 11:16:06     34s]         skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.426, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:06     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:06     34s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:16:06     34s]       Skew group summary after 'Wire Reduction extra effort':
[06/04 11:16:06     34s]         skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.426, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:06     34s]         skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.586, avg=0.426, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:06     34s]       Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     34s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]     Optimizing orientation...
[06/04 11:16:06     34s]     FlipOpt...
[06/04 11:16:06     34s]     Disconnecting clock tree from netlist...
[06/04 11:16:06     34s]     Disconnecting clock tree from netlist done.
[06/04 11:16:06     34s]     Performing Single Threaded FlipOpt
[06/04 11:16:06     34s]     Optimizing orientation on clock cells...
[06/04 11:16:06     34s]       Orientation Wirelength Optimization: Attempted = 10 , Succeeded = 0 , Constraints Broken = 8 , CannotMove = 2 , Illegal = 0 , Other = 0
[06/04 11:16:06     34s]     Optimizing orientation on clock cells done.
[06/04 11:16:06     34s]     Resynthesising clock tree into netlist...
[06/04 11:16:06     34s]       Reset timing graph...
[06/04 11:16:06     34s] Ignoring AAE DB Resetting ...
[06/04 11:16:06     34s]       Reset timing graph done.
[06/04 11:16:06     34s]     Resynthesising clock tree into netlist done.
[06/04 11:16:06     34s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s] End AAE Lib Interpolated Model. (MEM=1167.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:16:06     34s]     Clock DAG stats after 'Wire Opt OverFix':
[06/04 11:16:06     34s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:06     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:06     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:06     34s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:06     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.304pF, total=0.304pF
[06/04 11:16:06     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=2156.041um, total=2156.041um
[06/04 11:16:06     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:16:06     34s]     Clock DAG net violations after 'Wire Opt OverFix': none
[06/04 11:16:06     34s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[06/04 11:16:06     34s]       Leaf : target=1.200ns count=9 avg=0.547ns sd=0.275ns min=0.071ns max=0.891ns {6 <= 0.720ns, 3 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:16:06     34s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[06/04 11:16:06     34s]       NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:06     34s]     Primary reporting skew groups after 'Wire Opt OverFix':
[06/04 11:16:06     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.426, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:06     34s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:06     34s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:16:06     34s]     Skew group summary after 'Wire Opt OverFix':
[06/04 11:16:06     34s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.586, avg=0.426, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:06     34s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.586, avg=0.426, sd=0.153], skew [0.586 vs 0.585*], 97.3% {0.000, 0.585} (wid=0.032 ws=0.032) (gid=0.554 gs=0.554)
[06/04 11:16:06     34s]     Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     34s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]   Total capacitance is (rise=0.735pF fall=0.735pF), of which (rise=0.304pF fall=0.304pF) is wire, and (rise=0.431pF fall=0.431pF) is gate.
[06/04 11:16:06     34s]   Stage::Polishing done. (took cpu=0:00:00.4 real=0:00:00.4)
[06/04 11:16:06     34s]   Stage::Updating netlist...
[06/04 11:16:06     34s]   Reset timing graph...
[06/04 11:16:06     34s] Ignoring AAE DB Resetting ...
[06/04 11:16:06     34s]   Reset timing graph done.
[06/04 11:16:06     34s]   Setting non-default rules before calling refine place.
[06/04 11:16:06     34s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 11:16:06     34s]   Leaving CCOpt scope - ClockRefiner...
[06/04 11:16:06     34s] Assigned high priority to 0 instances.
[06/04 11:16:06     34s]   Performing Clock Only Refine Place.
[06/04 11:16:06     34s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[06/04 11:16:06     34s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1167.5M
[06/04 11:16:06     34s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1167.5M
[06/04 11:16:06     34s] #spOpts: N=180 mergeVia=F 
[06/04 11:16:06     34s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1167.5M
[06/04 11:16:06     34s] Info: 8 insts are soft-fixed.
[06/04 11:16:06     34s] OPERPROF:       Starting CMU at level 4, MEM:1167.5M
[06/04 11:16:06     34s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1167.5M
[06/04 11:16:06     34s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1167.5M
[06/04 11:16:06     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1167.5MB).
[06/04 11:16:06     34s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.004, MEM:1167.5M
[06/04 11:16:06     34s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.005, MEM:1167.5M
[06/04 11:16:06     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.53946.2
[06/04 11:16:06     34s] OPERPROF: Starting RefinePlace at level 1, MEM:1167.5M
[06/04 11:16:06     34s] *** Starting refinePlace (0:00:34.9 mem=1167.5M) ***
[06/04 11:16:06     34s] Total net bbox length = 5.995e+04 (2.946e+04 3.049e+04) (ext = 9.439e+03)
[06/04 11:16:06     34s] Info: 8 insts are soft-fixed.
[06/04 11:16:06     34s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:16:06     34s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:16:06     34s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1167.5M
[06/04 11:16:06     34s] Starting refinePlace ...
[06/04 11:16:06     34s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:16:06     34s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1167.5MB
[06/04 11:16:06     34s] Statistics of distance of Instance movement in refine placement:
[06/04 11:16:06     34s]   maximum (X+Y) =         0.00 um
[06/04 11:16:06     34s]   mean    (X+Y) =         0.00 um
[06/04 11:16:06     34s] Summary Report:
[06/04 11:16:06     34s] Instances move: 0 (out of 2073 movable)
[06/04 11:16:06     34s] Instances flipped: 0
[06/04 11:16:06     34s] Mean displacement: 0.00 um
[06/04 11:16:06     34s] Max displacement: 0.00 um 
[06/04 11:16:06     34s] Total instances moved : 0
[06/04 11:16:06     34s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:1167.5M
[06/04 11:16:06     34s] Total net bbox length = 5.995e+04 (2.946e+04 3.049e+04) (ext = 9.439e+03)
[06/04 11:16:06     34s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1167.5MB
[06/04 11:16:06     34s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1167.5MB) @(0:00:34.9 - 0:00:34.9).
[06/04 11:16:06     34s] *** Finished refinePlace (0:00:34.9 mem=1167.5M) ***
[06/04 11:16:06     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.53946.2
[06/04 11:16:06     34s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.005, MEM:1167.5M
[06/04 11:16:06     34s]   ClockRefiner summary
[06/04 11:16:06     34s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 163).
[06/04 11:16:06     34s] Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 8).
[06/04 11:16:06     34s] Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 155).
[06/04 11:16:06     34s] Revert refine place priority changes on 0 instances.
[06/04 11:16:06     34s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     34s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.5 real=0:00:00.5)
[06/04 11:16:06     34s]   CCOpt::Phase::eGRPC...
[06/04 11:16:06     34s]   eGR Post Conditioning loop iteration 0...
[06/04 11:16:06     34s]     Clock implementation routing...
[06/04 11:16:06     34s]       Leaving CCOpt scope - Routing Tools...
[06/04 11:16:06     34s] Net route status summary:
[06/04 11:16:06     34s]   Clock:         9 (unrouted=9, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:16:06     34s]   Non-clock:  2334 (unrouted=18, trialRouted=2316, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:16:06     34s]       Routing using eGR only...
[06/04 11:16:06     34s]         Early Global Route - eGR only step...
[06/04 11:16:06     34s] (ccopt eGR): There are 9 nets for routing of which 8 have one or more fixed wires.
[06/04 11:16:06     34s] (ccopt eGR): Start to route 9 all nets
[06/04 11:16:06     34s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Loading and Dumping File ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Reading DB...
[06/04 11:16:06     34s] (I)       Read data from FE... (mem=1167.5M)
[06/04 11:16:06     34s] (I)       Read nodes and places... (mem=1167.5M)
[06/04 11:16:06     34s] (I)       Done Read nodes and places (cpu=0.000s, mem=1167.5M)
[06/04 11:16:06     34s] (I)       Read nets... (mem=1167.5M)
[06/04 11:16:06     34s] (I)       Done Read nets (cpu=0.010s, mem=1167.5M)
[06/04 11:16:06     34s] (I)       Done Read data from FE (cpu=0.010s, mem=1167.5M)
[06/04 11:16:06     34s] (I)       before initializing RouteDB syMemory usage = 1167.5 MB
[06/04 11:16:06     34s] (I)       == Non-default Options ==
[06/04 11:16:06     34s] (I)       Clean congestion better                            : true
[06/04 11:16:06     34s] (I)       Estimate vias on DPT layer                         : true
[06/04 11:16:06     34s] (I)       Clean congestion layer assignment rounds           : 3
[06/04 11:16:06     34s] (I)       Layer constraints as soft constraints              : true
[06/04 11:16:06     34s] (I)       Soft top layer                                     : true
[06/04 11:16:06     34s] (I)       Skip prospective layer relax nets                  : true
[06/04 11:16:06     34s] (I)       Better NDR handling                                : true
[06/04 11:16:06     34s] (I)       Improved NDR modeling in LA                        : true
[06/04 11:16:06     34s] (I)       Routing cost fix for NDR handling                  : true
[06/04 11:16:06     34s] (I)       Update initial WL after Phase 1a                   : true
[06/04 11:16:06     34s] (I)       Block tracks for preroutes                         : true
[06/04 11:16:06     34s] (I)       Assign IRoute by net group key                     : true
[06/04 11:16:06     34s] (I)       Block unroutable channels                          : true
[06/04 11:16:06     34s] (I)       Block unroutable channel fix                       : true
[06/04 11:16:06     34s] (I)       Block unroutable channels 3D                       : true
[06/04 11:16:06     34s] (I)       Bound layer relaxed segment wl                     : true
[06/04 11:16:06     34s] (I)       Bound layer relaxed segment wl fix                 : true
[06/04 11:16:06     34s] (I)       Blocked pin reach length threshold                 : 2
[06/04 11:16:06     34s] (I)       Check blockage within NDR space in TA              : true
[06/04 11:16:06     34s] (I)       Handle EOL spacing                                 : true
[06/04 11:16:06     34s] (I)       Merge PG vias by gap                               : true
[06/04 11:16:06     34s] (I)       Maximum routing layer                              : 6
[06/04 11:16:06     34s] (I)       Route selected nets only                           : true
[06/04 11:16:06     34s] (I)       Refine MST                                         : true
[06/04 11:16:06     34s] (I)       Honor PRL                                          : true
[06/04 11:16:06     34s] (I)       Strong congestion aware                            : true
[06/04 11:16:06     34s] (I)       Improved initial location for IRoutes              : true
[06/04 11:16:06     34s] (I)       Multi panel TA                                     : true
[06/04 11:16:06     34s] (I)       Penalize wire overlap                              : true
[06/04 11:16:06     34s] (I)       Expand small instance blockage                     : true
[06/04 11:16:06     34s] (I)       Reduce via in TA                                   : true
[06/04 11:16:06     34s] (I)       SS-aware routing                                   : true
[06/04 11:16:06     34s] (I)       Improve tree edge sharing                          : true
[06/04 11:16:06     34s] (I)       Improve 2D via estimation                          : true
[06/04 11:16:06     34s] (I)       Refine Steiner tree                                : true
[06/04 11:16:06     34s] (I)       Build spine tree                                   : true
[06/04 11:16:06     34s] (I)       Model pass through capacity                        : true
[06/04 11:16:06     34s] (I)       Extend blockages by a half GCell                   : true
[06/04 11:16:06     34s] (I)       Consider pin shapes                                : true
[06/04 11:16:06     34s] (I)       Consider pin shapes for all nodes                  : true
[06/04 11:16:06     34s] (I)       Consider NR APA                                    : true
[06/04 11:16:06     34s] (I)       Consider IO pin shape                              : true
[06/04 11:16:06     34s] (I)       Fix pin connection bug                             : true
[06/04 11:16:06     34s] (I)       Consider layer RC for local wires                  : true
[06/04 11:16:06     34s] (I)       LA-aware pin escape length                         : 2
[06/04 11:16:06     34s] (I)       Split for must join                                : true
[06/04 11:16:06     34s] (I)       Routing effort level                               : 10000
[06/04 11:16:06     34s] (I)       Special modeling for N7                            : 0
[06/04 11:16:06     34s] (I)       Special modeling for N6                            : 0
[06/04 11:16:06     34s] (I)       Special modeling for N3                            : 0
[06/04 11:16:06     34s] (I)       Special modeling for N5 v6                         : 0
[06/04 11:16:06     34s] (I)       Special settings for S3                            : 0
[06/04 11:16:06     34s] (I)       Special settings for S4                            : 0
[06/04 11:16:06     34s] (I)       Special settings for S5 v2                         : 0
[06/04 11:16:06     34s] (I)       Special settings for S7                            : 0
[06/04 11:16:06     34s] (I)       Special settings for S8                            : 0
[06/04 11:16:06     34s] (I)       Prefer layer length threshold                      : 8
[06/04 11:16:06     34s] (I)       Overflow penalty cost                              : 10
[06/04 11:16:06     34s] (I)       A-star cost                                        : 0.300000
[06/04 11:16:06     34s] (I)       Misalignment cost                                  : 10.000000
[06/04 11:16:06     34s] (I)       Threshold for short IRoute                         : 6
[06/04 11:16:06     34s] (I)       Via cost during post routing                       : 1.000000
[06/04 11:16:06     34s] (I)       Layer congestion ratios                            : { { 1.0 } }
[06/04 11:16:06     34s] (I)       Source-to-sink ratio                               : 0.300000
[06/04 11:16:06     34s] (I)       Scenic ratio bound                                 : 3.000000
[06/04 11:16:06     34s] (I)       Segment layer relax scenic ratio                   : 1.250000
[06/04 11:16:06     34s] (I)       Source-sink aware LA ratio                         : 0.500000
[06/04 11:16:06     34s] (I)       PG-aware similar topology routing                  : true
[06/04 11:16:06     34s] (I)       Maze routing via cost fix                          : true
[06/04 11:16:06     34s] (I)       Apply PRL on PG terms                              : true
[06/04 11:16:06     34s] (I)       Apply PRL on obs objects                           : true
[06/04 11:16:06     34s] (I)       Handle range-type spacing rules                    : true
[06/04 11:16:06     34s] (I)       PG gap threshold multiplier                        : 10.000000
[06/04 11:16:06     34s] (I)       Parallel spacing query fix                         : true
[06/04 11:16:06     34s] (I)       Force source to root IR                            : true
[06/04 11:16:06     34s] (I)       Layer Weights                                      : L2:4 L3:2.5
[06/04 11:16:06     34s] (I)       Do not relax to DPT layer                          : true
[06/04 11:16:06     34s] (I)       No DPT in post routing                             : true
[06/04 11:16:06     34s] (I)       Modeling PG via merging fix                        : true
[06/04 11:16:06     34s] (I)       Shield aware TA                                    : true
[06/04 11:16:06     34s] (I)       Strong shield aware TA                             : true
[06/04 11:16:06     34s] (I)       Overflow calculation fix in LA                     : true
[06/04 11:16:06     34s] (I)       Post routing fix                                   : true
[06/04 11:16:06     34s] (I)       Strong post routing                                : true
[06/04 11:16:06     34s] (I)       NDR via pillar fix                                 : true
[06/04 11:16:06     34s] (I)       Violation on path threshold                        : 1
[06/04 11:16:06     34s] (I)       Pass through capacity modeling                     : true
[06/04 11:16:06     34s] (I)       Select the non-relaxed segments in post routing stage : true
[06/04 11:16:06     34s] (I)       Avoid high resistance layers                       : true
[06/04 11:16:06     34s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 11:16:06     34s] (I)       Use row-based GCell size
[06/04 11:16:06     34s] (I)       GCell unit size  : 4480
[06/04 11:16:06     34s] (I)       GCell multiplier : 1
[06/04 11:16:06     34s] (I)       build grid graph
[06/04 11:16:06     34s] (I)       build grid graph start
[06/04 11:16:06     34s] [NR-eGR] Track table information for default rule: 
[06/04 11:16:06     34s] [NR-eGR] ME1 has no routable track
[06/04 11:16:06     34s] [NR-eGR] ME2 has single uniform track structure
[06/04 11:16:06     34s] [NR-eGR] ME3 has single uniform track structure
[06/04 11:16:06     34s] [NR-eGR] ME4 has single uniform track structure
[06/04 11:16:06     34s] [NR-eGR] ME5 has single uniform track structure
[06/04 11:16:06     34s] [NR-eGR] ME6 has single uniform track structure
[06/04 11:16:06     34s] (I)       build grid graph end
[06/04 11:16:06     34s] (I)       ===========================================================================
[06/04 11:16:06     34s] (I)       == Report All Rule Vias ==
[06/04 11:16:06     34s] (I)       ===========================================================================
[06/04 11:16:06     34s] (I)        Via Rule : (Default)
[06/04 11:16:06     34s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 11:16:06     34s] (I)       ---------------------------------------------------------------------------
[06/04 11:16:06     34s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 11:16:06     34s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 11:16:06     34s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 11:16:06     34s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 11:16:06     34s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 11:16:06     34s] (I)       ===========================================================================
[06/04 11:16:06     34s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Num PG vias on layer 2 : 2040
[06/04 11:16:06     34s] (I)       Num PG vias on layer 3 : 2168
[06/04 11:16:06     34s] (I)       Num PG vias on layer 4 : 2326
[06/04 11:16:06     34s] (I)       Num PG vias on layer 5 : 1726
[06/04 11:16:06     34s] (I)       Num PG vias on layer 6 : 548
[06/04 11:16:06     34s] [NR-eGR] Read 9034 PG shapes
[06/04 11:16:06     34s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] [NR-eGR] #Routing Blockages  : 0
[06/04 11:16:06     34s] [NR-eGR] #Instance Blockages : 0
[06/04 11:16:06     34s] [NR-eGR] #PG Blockages       : 9034
[06/04 11:16:06     34s] [NR-eGR] #Halo Blockages     : 0
[06/04 11:16:06     34s] [NR-eGR] #Boundary Blockages : 0
[06/04 11:16:06     34s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 11:16:06     34s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 11:16:06     34s] (I)       readDataFromPlaceDB
[06/04 11:16:06     34s] (I)       Read net information..
[06/04 11:16:06     34s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=2332
[06/04 11:16:06     34s] (I)       Read testcase time = 0.000 seconds
[06/04 11:16:06     34s] 
[06/04 11:16:06     34s] [NR-eGR] Connected 0 must-join pins/ports
[06/04 11:16:06     34s] (I)       early_global_route_priority property id does not exist.
[06/04 11:16:06     34s] (I)       Start initializing grid graph
[06/04 11:16:06     34s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 11:16:06     34s] (I)       End initializing grid graph
[06/04 11:16:06     34s] (I)       Model blockages into capacity
[06/04 11:16:06     34s] (I)       Read Num Blocks=4730  Num Prerouted Wires=0  Num CS=0
[06/04 11:16:06     34s] (I)       Started Modeling ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Layer 1 (V) : #blockages 1020 : #preroutes 0
[06/04 11:16:06     34s] (I)       Layer 2 (H) : #blockages 1572 : #preroutes 0
[06/04 11:16:06     34s] (I)       Layer 3 (V) : #blockages 717 : #preroutes 0
[06/04 11:16:06     34s] (I)       Layer 4 (H) : #blockages 1317 : #preroutes 0
[06/04 11:16:06     34s] (I)       Layer 5 (V) : #blockages 104 : #preroutes 0
[06/04 11:16:06     34s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       -- layer congestion ratio --
[06/04 11:16:06     34s] (I)       Layer 1 : 0.100000
[06/04 11:16:06     34s] (I)       Layer 2 : 0.700000
[06/04 11:16:06     34s] (I)       Layer 3 : 0.700000
[06/04 11:16:06     34s] (I)       Layer 4 : 1.000000
[06/04 11:16:06     34s] (I)       Layer 5 : 1.000000
[06/04 11:16:06     34s] (I)       Layer 6 : 1.000000
[06/04 11:16:06     34s] (I)       ----------------------------
[06/04 11:16:06     34s] (I)       Moved 0 terms for better access 
[06/04 11:16:06     34s] (I)       Number of ignored nets = 0
[06/04 11:16:06     34s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 11:16:06     34s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 11:16:06     34s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 11:16:06     34s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 11:16:06     34s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 11:16:06     34s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 11:16:06     34s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 11:16:06     34s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 11:16:06     34s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 11:16:06     34s] [NR-eGR] There are 9 clock nets ( 8 with NDR ).
[06/04 11:16:06     34s] (I)       Before initializing Early Global Route syMemory usage = 1167.5 MB
[06/04 11:16:06     34s] (I)       Ndr track 0 does not exist
[06/04 11:16:06     34s] (I)       Ndr track 0 does not exist
[06/04 11:16:06     34s] (I)       ---------------------Grid Graph Info--------------------
[06/04 11:16:06     34s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 11:16:06     34s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 11:16:06     34s] (I)       Site width          :   560  (dbu)
[06/04 11:16:06     34s] (I)       Row height          :  4480  (dbu)
[06/04 11:16:06     34s] (I)       GCell width         :  4480  (dbu)
[06/04 11:16:06     34s] (I)       GCell height        :  4480  (dbu)
[06/04 11:16:06     34s] (I)       Grid                :    93    90     6
[06/04 11:16:06     34s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 11:16:06     34s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 11:16:06     34s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 11:16:06     34s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 11:16:06     34s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 11:16:06     34s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 11:16:06     34s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 11:16:06     34s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 11:16:06     34s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 11:16:06     34s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 11:16:06     34s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 11:16:06     34s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 11:16:06     34s] (I)       --------------------------------------------------------
[06/04 11:16:06     34s] 
[06/04 11:16:06     34s] [NR-eGR] ============ Routing rule table ============
[06/04 11:16:06     34s] [NR-eGR] Rule id: 0  Nets: 1 
[06/04 11:16:06     34s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 11:16:06     34s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 11:16:06     34s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:16:06     34s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:16:06     34s] [NR-eGR] Rule id: 1  Nets: 8 
[06/04 11:16:06     34s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/04 11:16:06     34s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[06/04 11:16:06     34s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[06/04 11:16:06     34s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:16:06     34s] [NR-eGR] ========================================
[06/04 11:16:06     34s] [NR-eGR] 
[06/04 11:16:06     34s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 11:16:06     34s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 11:16:06     34s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 11:16:06     34s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 11:16:06     34s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 11:16:06     34s] (I)       blocked tracks on layer6 : = 9605 / 14940 (64.29%)
[06/04 11:16:06     34s] (I)       After initializing Early Global Route syMemory usage = 1167.5 MB
[06/04 11:16:06     34s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Reset routing kernel
[06/04 11:16:06     34s] (I)       Started Global Routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       ============= Initialization =============
[06/04 11:16:06     34s] (I)       totalPins=172  totalGlobalPin=171 (99.42%)
[06/04 11:16:06     34s] (I)       Started Net group 1 ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Build MST ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Generate topology with single threads
[06/04 11:16:06     34s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       total 2D Cap : 71896 = (40231 H, 31665 V)
[06/04 11:16:06     34s] [NR-eGR] Layer group 1: route 8 net(s) in layer range [3, 4]
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1a Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1a ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Pattern routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 71
[06/04 11:16:06     34s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 482 = (248 H, 234 V) = (0.62% H, 0.74% V) = (1.111e+03um H, 1.048e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1b Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1b ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Monotonic routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 482 = (248 H, 234 V) = (0.62% H, 0.74% V) = (1.111e+03um H, 1.048e+03um V)
[06/04 11:16:06     34s] (I)       Overflow of layer group 1: 0.74% H + 0.92% V. EstWL: 2.159360e+03um
[06/04 11:16:06     34s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1c Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1c ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Two level routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Level2 Grid: 19 x 18
[06/04 11:16:06     34s] (I)       Started Two Level Routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 460 = (226 H, 234 V) = (0.56% H, 0.74% V) = (1.012e+03um H, 1.048e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1d Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1d ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Detoured routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 506 = (258 H, 248 V) = (0.64% H, 0.78% V) = (1.156e+03um H, 1.111e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1e Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1e ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Route legalization ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 508 = (257 H, 251 V) = (0.64% H, 0.79% V) = (1.151e+03um H, 1.124e+03um V)
[06/04 11:16:06     34s] [NR-eGR] Early Global Route overflow of layer group 1: 0.79% H + 0.92% V. EstWL: 2.275840e+03um
[06/04 11:16:06     34s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1f Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1f ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Congestion clean ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 578 = (300 H, 278 V) = (0.75% H, 0.88% V) = (1.344e+03um H, 1.245e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1g Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1g ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Post Routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 7 = (3 H, 4 V) = (0.01% H, 0.01% V) = (1.344e+01um H, 1.792e+01um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       numNets=8  numFullyRipUpNets=7  numPartialRipUpNets=7 routedWL=7
[06/04 11:16:06     34s] [NR-eGR] Create a new net group with 7 nets and layer range [3, 6]
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1h Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1h ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Post Routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 7 = (3 H, 4 V) = (0.01% H, 0.01% V) = (1.344e+01um H, 1.792e+01um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Layer assignment ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Running layer assignment with 1 threads
[06/04 11:16:06     34s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Net group 2 ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Build MST ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Generate topology with single threads
[06/04 11:16:06     34s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       total 2D Cap : 117949 = (80482 H, 37467 V)
[06/04 11:16:06     34s] [NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 6]
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1a Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1a ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Pattern routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 67
[06/04 11:16:06     34s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 493 = (256 H, 237 V) = (0.32% H, 0.63% V) = (1.147e+03um H, 1.062e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1b Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1b ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Monotonic routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 493 = (256 H, 237 V) = (0.32% H, 0.63% V) = (1.147e+03um H, 1.062e+03um V)
[06/04 11:16:06     34s] (I)       Overflow of layer group 2: 0.45% H + 0.93% V. EstWL: 2.208640e+03um
[06/04 11:16:06     34s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1c Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1c ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Two level routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Level2 Grid: 19 x 18
[06/04 11:16:06     34s] (I)       Started Two Level Routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 467 = (231 H, 236 V) = (0.29% H, 0.63% V) = (1.035e+03um H, 1.057e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1d Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1d ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Detoured routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 483 = (243 H, 240 V) = (0.30% H, 0.64% V) = (1.089e+03um H, 1.075e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1e Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1e ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Route legalization ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 482 = (242 H, 240 V) = (0.30% H, 0.64% V) = (1.084e+03um H, 1.075e+03um V)
[06/04 11:16:06     34s] [NR-eGR] Early Global Route overflow of layer group 2: 0.38% H + 0.90% V. EstWL: 2.159360e+03um
[06/04 11:16:06     34s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1f Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1f ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Congestion clean ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 564 = (309 H, 255 V) = (0.38% H, 0.68% V) = (1.384e+03um H, 1.142e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1g Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1g ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Post Routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 92 = (46 H, 46 V) = (0.06% H, 0.12% V) = (2.061e+02um H, 2.061e+02um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       numNets=7  numFullyRipUpNets=0  numPartialRipUpNets=7 routedWL=0
[06/04 11:16:06     34s] [NR-eGR] Create a new net group with 7 nets and layer range [2, 6]
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1h Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1h ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Post Routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 7 = (3 H, 4 V) = (0.00% H, 0.01% V) = (1.344e+01um H, 1.792e+01um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Net group 3 ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Build MST ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Generate topology with single threads
[06/04 11:16:06     34s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       total 2D Cap : 177691 = (80482 H, 97209 V)
[06/04 11:16:06     34s] [NR-eGR] Layer group 3: route 7 net(s) in layer range [2, 6]
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1a Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1a ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Pattern routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 49
[06/04 11:16:06     34s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 667 = (322 H, 345 V) = (0.40% H, 0.35% V) = (1.443e+03um H, 1.546e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1b Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1b ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Monotonic routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 667 = (322 H, 345 V) = (0.40% H, 0.35% V) = (1.443e+03um H, 1.546e+03um V)
[06/04 11:16:06     34s] (I)       Overflow of layer group 3: 0.76% H + 0.00% V. EstWL: 2.988160e+03um
[06/04 11:16:06     34s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1c Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1c ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Two level routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Level2 Grid: 19 x 18
[06/04 11:16:06     34s] (I)       Started Two Level Routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 668 = (322 H, 346 V) = (0.40% H, 0.36% V) = (1.443e+03um H, 1.550e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1d Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1d ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Detoured routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 955 = (306 H, 649 V) = (0.38% H, 0.67% V) = (1.371e+03um H, 2.908e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1e Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1e ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Route legalization ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 1002 = (306 H, 696 V) = (0.38% H, 0.72% V) = (1.371e+03um H, 3.118e+03um V)
[06/04 11:16:06     34s] [NR-eGR] Early Global Route overflow of layer group 3: 0.69% H + 0.00% V. EstWL: 4.488960e+03um
[06/04 11:16:06     34s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1f Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1f ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Congestion clean ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 1136 = (317 H, 819 V) = (0.39% H, 0.84% V) = (1.420e+03um H, 3.669e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1g Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1g ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Post Routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 990 = (304 H, 686 V) = (0.38% H, 0.71% V) = (1.362e+03um H, 3.073e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1h Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1h ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Post Routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 990 = (304 H, 686 V) = (0.38% H, 0.71% V) = (1.362e+03um H, 3.073e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Layer assignment ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Running layer assignment with 1 threads
[06/04 11:16:06     34s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Net group 3 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Net group 4 ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Build MST ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Generate topology with single threads
[06/04 11:16:06     34s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       total 2D Cap : 177691 = (80482 H, 97209 V)
[06/04 11:16:06     34s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 6]
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1a Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1a ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Pattern routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 7
[06/04 11:16:06     34s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 1225 = (374 H, 851 V) = (0.46% H, 0.88% V) = (1.676e+03um H, 3.812e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1b Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1b ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Monotonic routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 1225 = (374 H, 851 V) = (0.46% H, 0.88% V) = (1.676e+03um H, 3.812e+03um V)
[06/04 11:16:06     34s] (I)       Overflow of layer group 4: 0.09% H + 0.00% V. EstWL: 5.488000e+03um
[06/04 11:16:06     34s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1c Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1c ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Two level routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Level2 Grid: 19 x 18
[06/04 11:16:06     34s] (I)       Started Two Level Routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 1225 = (374 H, 851 V) = (0.46% H, 0.88% V) = (1.676e+03um H, 3.812e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1d Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1d ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Detoured routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 1271 = (380 H, 891 V) = (0.47% H, 0.92% V) = (1.702e+03um H, 3.992e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1e Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1e ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Route legalization ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 1276 = (375 H, 901 V) = (0.47% H, 0.93% V) = (1.680e+03um H, 4.036e+03um V)
[06/04 11:16:06     34s] [NR-eGR] Early Global Route overflow of layer group 4: 0.07% H + 0.00% V. EstWL: 5.716480e+03um
[06/04 11:16:06     34s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1f Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1f ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Congestion clean ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 1269 = (377 H, 892 V) = (0.47% H, 0.92% V) = (1.689e+03um H, 3.996e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1g Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1g ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Post Routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 1244 = (370 H, 874 V) = (0.46% H, 0.90% V) = (1.658e+03um H, 3.916e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] (I)       ============  Phase 1h Route ============
[06/04 11:16:06     34s] (I)       Started Phase 1h ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Post Routing ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Usage: 1253 = (370 H, 883 V) = (0.46% H, 0.91% V) = (1.658e+03um H, 3.956e+03um V)
[06/04 11:16:06     34s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Layer assignment ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Running layer assignment with 1 threads
[06/04 11:16:06     34s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Net group 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       
[06/04 11:16:06     34s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 11:16:06     34s] [NR-eGR]                        OverCon            
[06/04 11:16:06     34s] [NR-eGR]                         #Gcell     %Gcell
[06/04 11:16:06     34s] [NR-eGR]       Layer                (2)    OverCon 
[06/04 11:16:06     34s] [NR-eGR] ----------------------------------------------
[06/04 11:16:06     34s] [NR-eGR]     ME1  (1)         0( 0.00%)   ( 0.00%) 
[06/04 11:16:06     34s] [NR-eGR]     ME2  (2)         0( 0.00%)   ( 0.00%) 
[06/04 11:16:06     34s] [NR-eGR]     ME3  (3)        16( 0.19%)   ( 0.19%) 
[06/04 11:16:06     34s] [NR-eGR]     ME4  (4)        18( 0.22%)   ( 0.22%) 
[06/04 11:16:06     34s] [NR-eGR]     ME5  (5)        10( 0.12%)   ( 0.12%) 
[06/04 11:16:06     34s] [NR-eGR]     ME6  (6)         0( 0.00%)   ( 0.00%) 
[06/04 11:16:06     34s] [NR-eGR] ----------------------------------------------
[06/04 11:16:06     34s] [NR-eGR] Total               44( 0.12%)   ( 0.12%) 
[06/04 11:16:06     34s] [NR-eGR] 
[06/04 11:16:06     34s] (I)       Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       total 2D Cap : 191478 = (92083 H, 99395 V)
[06/04 11:16:06     34s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.06% H + 0.00% V
[06/04 11:16:06     34s] [NR-eGR] Overflow after Early Global Route 0.07% H + 0.00% V
[06/04 11:16:06     34s] (I)       ============= track Assignment ============
[06/04 11:16:06     34s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Started Track Assignment ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 11:16:06     34s] (I)       Running track assignment with 1 threads
[06/04 11:16:06     34s] (I)       Current Track Assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] (I)       Run single-thread track assignment
[06/04 11:16:06     34s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] [NR-eGR] Started Export DB wires ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] [NR-eGR] Started Export all nets ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] [NR-eGR] Started Set wire vias ( Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.48 MB )
[06/04 11:16:06     34s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:06     34s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6701
[06/04 11:16:06     34s] [NR-eGR]    ME2  (2V) length: 3.247101e+04um, number of vias: 10093
[06/04 11:16:06     34s] [NR-eGR]    ME3  (3H) length: 2.414486e+04um, number of vias: 1249
[06/04 11:16:06     34s] [NR-eGR]    ME4  (4V) length: 6.885600e+03um, number of vias: 883
[06/04 11:16:06     34s] [NR-eGR]    ME5  (5H) length: 1.148479e+04um, number of vias: 8
[06/04 11:16:06     34s] [NR-eGR]    ME6  (6V) length: 3.360000e+00um, number of vias: 0
[06/04 11:16:06     34s] [NR-eGR] Total length: 7.498962e+04um, number of vias: 18934
[06/04 11:16:06     34s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:06     34s] [NR-eGR] Total eGR-routed clock nets wire length: 4.882330e+03um 
[06/04 11:16:06     34s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:06     34s] [NR-eGR] Report for selected net(s) only.
[06/04 11:16:06     34s] [NR-eGR]    ME1  (1H) length: 0.000000e+00um, number of vias: 171
[06/04 11:16:06     34s] [NR-eGR]    ME2  (2V) length: 2.274940e+03um, number of vias: 346
[06/04 11:16:06     34s] [NR-eGR]    ME3  (3H) length: 7.554400e+02um, number of vias: 130
[06/04 11:16:06     34s] [NR-eGR]    ME4  (4V) length: 1.267560e+03um, number of vias: 67
[06/04 11:16:06     34s] [NR-eGR]    ME5  (5H) length: 5.843900e+02um, number of vias: 0
[06/04 11:16:06     34s] [NR-eGR]    ME6  (6V) length: 0.000000e+00um, number of vias: 0
[06/04 11:16:06     34s] [NR-eGR] Total length: 4.882330e+03um, number of vias: 714
[06/04 11:16:06     34s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:06     34s] [NR-eGR] Total routed clock nets wire length: 4.882330e+03um, number of vias: 714
[06/04 11:16:06     34s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:06     34s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1126.48 MB )
[06/04 11:16:06     34s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:06     34s] Set FIXED routing status on 9 net(s)
[06/04 11:16:06     34s]       Routing using eGR only done.
[06/04 11:16:06     34s] Net route status summary:
[06/04 11:16:06     34s]   Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=9, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:16:06     34s]   Non-clock:  2334 (unrouted=18, trialRouted=2316, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:16:06     34s] 
[06/04 11:16:06     34s] CCOPT: Done with clock implementation routing.
[06/04 11:16:06     34s] 
[06/04 11:16:06     34s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:06     34s]     Clock implementation routing done.
[06/04 11:16:06     34s]     Leaving CCOpt scope - extractRC...
[06/04 11:16:06     34s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/04 11:16:06     34s] Extraction called for design 'CONV' of instances=2073 and nets=2343 using extraction engine 'preRoute' .
[06/04 11:16:06     34s] PreRoute RC Extraction called for design CONV.
[06/04 11:16:06     34s] RC Extraction called in multi-corner(2) mode.
[06/04 11:16:06     34s] RCMode: PreRoute
[06/04 11:16:06     34s]       RC Corner Indexes            0       1   
[06/04 11:16:06     34s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 11:16:06     34s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 11:16:06     34s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 11:16:06     34s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 11:16:06     34s] Shrink Factor                : 1.00000
[06/04 11:16:06     34s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/04 11:16:06     34s] Using capacitance table file ...
[06/04 11:16:06     34s] LayerId::1 widthSet size::4
[06/04 11:16:06     34s] LayerId::2 widthSet size::4
[06/04 11:16:06     34s] LayerId::3 widthSet size::4
[06/04 11:16:06     34s] LayerId::4 widthSet size::4
[06/04 11:16:06     34s] LayerId::5 widthSet size::4
[06/04 11:16:06     34s] LayerId::6 widthSet size::2
[06/04 11:16:06     34s] Updating RC grid for preRoute extraction ...
[06/04 11:16:06     34s] Initializing multi-corner capacitance tables ... 
[06/04 11:16:06     34s] Initializing multi-corner resistance tables ...
[06/04 11:16:06     34s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:16:06     34s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:16:06     34s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.235665 ; aWlH: 0.000000 ; Pmax: 0.839700 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:16:06     35s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1126.484M)
[06/04 11:16:06     35s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/04 11:16:06     35s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     35s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 11:16:06     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:1126.5M
[06/04 11:16:06     35s] #spOpts: N=180 mergeVia=F 
[06/04 11:16:06     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1126.5M
[06/04 11:16:06     35s] OPERPROF:     Starting CMU at level 3, MEM:1126.5M
[06/04 11:16:06     35s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1126.5M
[06/04 11:16:06     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:1126.5M
[06/04 11:16:06     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1126.5MB).
[06/04 11:16:06     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1126.5M
[06/04 11:16:06     35s]     Calling post conditioning for eGRPC...
[06/04 11:16:06     35s]       eGRPC...
[06/04 11:16:06     35s]         eGRPC active optimizations:
[06/04 11:16:06     35s]          - Move Down
[06/04 11:16:06     35s]          - Downsizing before DRV sizing
[06/04 11:16:06     35s]          - DRV fixing with cell sizing
[06/04 11:16:06     35s]          - Move to fanout
[06/04 11:16:06     35s]          - Cloning
[06/04 11:16:06     35s]         
[06/04 11:16:06     35s]         Currently running CTS, using active skew data
[06/04 11:16:06     35s]         Reset bufferability constraints...
[06/04 11:16:06     35s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[06/04 11:16:06     35s]         Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 11:16:06     35s] End AAE Lib Interpolated Model. (MEM=1126.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:16:06     35s]         Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     35s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     35s]         Clock DAG stats eGRPC initial state:
[06/04 11:16:06     35s]           cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:06     35s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:06     35s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:06     35s]           sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:06     35s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.515pF, total=0.515pF
[06/04 11:16:06     35s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=3721.200um, total=3721.200um
[06/04 11:16:06     35s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:16:06     35s]         Clock DAG net violations eGRPC initial state: none
[06/04 11:16:06     35s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[06/04 11:16:06     35s]           Leaf : target=1.200ns count=9 avg=0.667ns sd=0.386ns min=0.071ns max=1.200ns {6 <= 0.720ns, 1 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 2 <= 1.200ns}
[06/04 11:16:06     35s]         Clock DAG library cell distribution eGRPC initial state {count}:
[06/04 11:16:06     35s]           NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:06     35s]         Primary reporting skew groups eGRPC initial state:
[06/04 11:16:06     35s]           skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.697, avg=0.494, sd=0.194], skew [0.697 vs 0.585*], 92.5% {0.224, 0.697} (wid=0.052 ws=0.052) (gid=0.645 gs=0.645)
[06/04 11:16:06     35s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:06     35s]       max path sink: conv_mac_reg_4_/CP
[06/04 11:16:06     35s]         Skew group summary eGRPC initial state:
[06/04 11:16:06     35s]           skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.697, avg=0.494, sd=0.194], skew [0.697 vs 0.585*], 92.5% {0.224, 0.697} (wid=0.052 ws=0.052) (gid=0.645 gs=0.645)
[06/04 11:16:06     35s]           skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.697, avg=0.494, sd=0.194], skew [0.697 vs 0.585*], 92.5% {0.224, 0.697} (wid=0.052 ws=0.052) (gid=0.645 gs=0.645)
[06/04 11:16:06     35s]         eGRPC Moving buffers...
[06/04 11:16:06     35s]           Violation analysis...
[06/04 11:16:06     35s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     35s]           Clock DAG stats after 'eGRPC Moving buffers':
[06/04 11:16:06     35s]             cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:06     35s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:06     35s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:06     35s]             sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:06     35s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.515pF, total=0.515pF
[06/04 11:16:06     35s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=3721.200um, total=3721.200um
[06/04 11:16:06     35s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:16:06     35s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[06/04 11:16:06     35s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[06/04 11:16:06     35s]             Leaf : target=1.200ns count=9 avg=0.667ns sd=0.386ns min=0.071ns max=1.200ns {6 <= 0.720ns, 1 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 2 <= 1.200ns}
[06/04 11:16:06     35s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[06/04 11:16:06     35s]             NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:06     35s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[06/04 11:16:06     35s]             skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.697, avg=0.494, sd=0.194], skew [0.697 vs 0.585*], 92.5% {0.224, 0.697} (wid=0.052 ws=0.052) (gid=0.645 gs=0.645)
[06/04 11:16:06     35s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:06     35s]       max path sink: conv_mac_reg_4_/CP
[06/04 11:16:06     35s]           Skew group summary after 'eGRPC Moving buffers':
[06/04 11:16:06     35s]             skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.697, avg=0.494, sd=0.194], skew [0.697 vs 0.585*], 92.5% {0.224, 0.697} (wid=0.052 ws=0.052) (gid=0.645 gs=0.645)
[06/04 11:16:06     35s]             skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.697, avg=0.494, sd=0.194], skew [0.697 vs 0.585*], 92.5% {0.224, 0.697} (wid=0.052 ws=0.052) (gid=0.645 gs=0.645)
[06/04 11:16:06     35s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     35s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     35s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[06/04 11:16:06     35s]           Artificially removing long paths...
[06/04 11:16:06     35s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     35s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     35s]           Modifying slew-target multiplier from 1 to 0.9
[06/04 11:16:06     35s]           Downsizing prefiltering...
[06/04 11:16:06     35s]           Downsizing prefiltering done.
[06/04 11:16:06     35s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[06/04 11:16:06     35s]           DoDownSizing Summary : numSized = 0, numUnchanged = 5, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 2, numSkippedDueToCloseToSkewTarget = 2
[06/04 11:16:06     35s]           CCOpt-eGRPC Downsizing: considered: 5, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 0
[06/04 11:16:06     35s]           Reverting slew-target multiplier from 0.9 to 1
[06/04 11:16:06     35s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/04 11:16:06     35s]             cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:06     35s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:06     35s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:06     35s]             sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:06     35s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.515pF, total=0.515pF
[06/04 11:16:06     35s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=3721.200um, total=3721.200um
[06/04 11:16:06     35s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:16:06     35s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[06/04 11:16:06     35s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/04 11:16:06     35s]             Leaf : target=1.200ns count=9 avg=0.667ns sd=0.386ns min=0.071ns max=1.200ns {6 <= 0.720ns, 1 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 2 <= 1.200ns}
[06/04 11:16:06     35s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[06/04 11:16:06     35s]             NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:06     35s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/04 11:16:06     35s]             skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.697, avg=0.494, sd=0.194], skew [0.697 vs 0.585*], 92.5% {0.224, 0.697} (wid=0.052 ws=0.052) (gid=0.645 gs=0.645)
[06/04 11:16:06     35s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:06     35s]       max path sink: conv_mac_reg_4_/CP
[06/04 11:16:06     35s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/04 11:16:06     35s]             skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.697, avg=0.494, sd=0.194], skew [0.697 vs 0.585*], 92.5% {0.224, 0.697} (wid=0.052 ws=0.052) (gid=0.645 gs=0.645)
[06/04 11:16:06     35s]             skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.697, avg=0.494, sd=0.194], skew [0.697 vs 0.585*], 92.5% {0.224, 0.697} (wid=0.052 ws=0.052) (gid=0.645 gs=0.645)
[06/04 11:16:06     35s]           Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     35s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     35s]         eGRPC Fixing DRVs...
[06/04 11:16:06     35s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/04 11:16:06     35s]           CCOpt-eGRPC: considered: 9, tested: 9, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[06/04 11:16:06     35s]           
[06/04 11:16:06     35s]           PRO Statistics: Fix DRVs (cell sizing):
[06/04 11:16:06     35s]           =======================================
[06/04 11:16:06     35s]           
[06/04 11:16:06     35s]           Cell changes by Net Type:
[06/04 11:16:06     35s]           
[06/04 11:16:06     35s]           -------------------------------------------------------------------------------------------------
[06/04 11:16:06     35s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/04 11:16:06     35s]           -------------------------------------------------------------------------------------------------
[06/04 11:16:06     35s]           top                0            0           0            0                    0                0
[06/04 11:16:06     35s]           trunk              0            0           0            0                    0                0
[06/04 11:16:06     35s]           leaf               0            0           0            0                    0                0
[06/04 11:16:06     35s]           -------------------------------------------------------------------------------------------------
[06/04 11:16:06     35s]           Total              0            0           0            0                    0                0
[06/04 11:16:06     35s]           -------------------------------------------------------------------------------------------------
[06/04 11:16:06     35s]           
[06/04 11:16:06     35s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[06/04 11:16:06     35s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/04 11:16:06     35s]           
[06/04 11:16:06     35s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[06/04 11:16:06     35s]             cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:06     35s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:06     35s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:06     35s]             sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:06     35s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.515pF, total=0.515pF
[06/04 11:16:06     35s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=3721.200um, total=3721.200um
[06/04 11:16:06     35s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:16:06     35s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[06/04 11:16:06     35s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[06/04 11:16:06     35s]             Leaf : target=1.200ns count=9 avg=0.667ns sd=0.386ns min=0.071ns max=1.200ns {6 <= 0.720ns, 1 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 2 <= 1.200ns}
[06/04 11:16:06     35s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[06/04 11:16:06     35s]             NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:06     35s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[06/04 11:16:06     35s]             skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.697, avg=0.494, sd=0.194], skew [0.697 vs 0.585*], 92.5% {0.224, 0.697} (wid=0.052 ws=0.052) (gid=0.645 gs=0.645)
[06/04 11:16:06     35s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:06     35s]       max path sink: conv_mac_reg_4_/CP
[06/04 11:16:06     35s]           Skew group summary after 'eGRPC Fixing DRVs':
[06/04 11:16:06     35s]             skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.697, avg=0.494, sd=0.194], skew [0.697 vs 0.585*], 92.5% {0.224, 0.697} (wid=0.052 ws=0.052) (gid=0.645 gs=0.645)
[06/04 11:16:06     35s]             skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.697, avg=0.494, sd=0.194], skew [0.697 vs 0.585*], 92.5% {0.224, 0.697} (wid=0.052 ws=0.052) (gid=0.645 gs=0.645)
[06/04 11:16:06     35s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:06     35s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     35s] 
[06/04 11:16:06     35s] Slew Diagnostics: After DRV fixing
[06/04 11:16:06     35s] ==================================
[06/04 11:16:06     35s] 
[06/04 11:16:06     35s] Global Causes:
[06/04 11:16:06     35s] 
[06/04 11:16:06     35s] -------------------------------------
[06/04 11:16:06     35s] Cause
[06/04 11:16:06     35s] -------------------------------------
[06/04 11:16:06     35s] DRV fixing with buffering is disabled
[06/04 11:16:06     35s] -------------------------------------
[06/04 11:16:06     35s] 
[06/04 11:16:06     35s] Top 5 overslews:
[06/04 11:16:06     35s] 
[06/04 11:16:06     35s] ---------------------------------
[06/04 11:16:06     35s] Overslew    Causes    Driving Pin
[06/04 11:16:06     35s] ---------------------------------
[06/04 11:16:06     35s]   (empty table)
[06/04 11:16:06     35s] ---------------------------------
[06/04 11:16:06     35s] 
[06/04 11:16:06     35s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[06/04 11:16:06     35s] 
[06/04 11:16:06     35s] -------------------
[06/04 11:16:06     35s] Cause    Occurences
[06/04 11:16:06     35s] -------------------
[06/04 11:16:06     35s]   (empty table)
[06/04 11:16:06     35s] -------------------
[06/04 11:16:06     35s] 
[06/04 11:16:06     35s] Violation diagnostics counts from the 0 nodes that have violations:
[06/04 11:16:06     35s] 
[06/04 11:16:06     35s] -------------------
[06/04 11:16:06     35s] Cause    Occurences
[06/04 11:16:06     35s] -------------------
[06/04 11:16:06     35s]   (empty table)
[06/04 11:16:06     35s] -------------------
[06/04 11:16:06     35s] 
[06/04 11:16:06     35s]         Reconnecting optimized routes...
[06/04 11:16:06     35s]         Reset timing graph...
[06/04 11:16:06     35s] Ignoring AAE DB Resetting ...
[06/04 11:16:06     35s]         Reset timing graph done.
[06/04 11:16:06     35s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     35s]         Violation analysis...
[06/04 11:16:06     35s] End AAE Lib Interpolated Model. (MEM=1167.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:16:06     35s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:06     35s] Clock instances to consider for cloning: 0
[06/04 11:16:06     35s]         Reset timing graph...
[06/04 11:16:06     35s] Ignoring AAE DB Resetting ...
[06/04 11:16:06     35s]         Reset timing graph done.
[06/04 11:16:06     35s]         Set dirty flag on 0 instances, 0 nets
[06/04 11:16:06     35s]         Clock DAG stats before routing clock trees:
[06/04 11:16:06     35s]           cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:06     35s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:06     35s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:06     35s]           sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:06     35s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.515pF, total=0.515pF
[06/04 11:16:06     35s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=3721.200um, total=3721.200um
[06/04 11:16:06     35s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:16:06     35s]         Clock DAG net violations before routing clock trees: none
[06/04 11:16:06     35s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[06/04 11:16:06     35s]           Leaf : target=1.200ns count=9 avg=0.667ns sd=0.386ns min=0.071ns max=1.200ns {6 <= 0.720ns, 1 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 2 <= 1.200ns}
[06/04 11:16:06     35s]         Clock DAG library cell distribution before routing clock trees {count}:
[06/04 11:16:06     35s]           NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:06     35s]         Primary reporting skew groups before routing clock trees:
[06/04 11:16:06     35s]           skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.697, avg=0.494, sd=0.194], skew [0.697 vs 0.585*], 92.5% {0.224, 0.697} (wid=0.052 ws=0.052) (gid=0.645 gs=0.645)
[06/04 11:16:06     35s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:06     35s]       max path sink: conv_mac_reg_4_/CP
[06/04 11:16:06     35s]         Skew group summary before routing clock trees:
[06/04 11:16:06     35s]           skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.697, avg=0.494, sd=0.194], skew [0.697 vs 0.585*], 92.5% {0.224, 0.697} (wid=0.052 ws=0.052) (gid=0.645 gs=0.645)
[06/04 11:16:06     35s]           skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.697, avg=0.494, sd=0.194], skew [0.697 vs 0.585*], 92.5% {0.224, 0.697} (wid=0.052 ws=0.052) (gid=0.645 gs=0.645)
[06/04 11:16:06     35s]       eGRPC done.
[06/04 11:16:06     35s]     Calling post conditioning for eGRPC done.
[06/04 11:16:06     35s]   eGR Post Conditioning loop iteration 0 done.
[06/04 11:16:06     35s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[06/04 11:16:06     35s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 11:16:06     35s]   Leaving CCOpt scope - ClockRefiner...
[06/04 11:16:06     35s] Assigned high priority to 0 instances.
[06/04 11:16:06     35s]   Performing Single Pass Refine Place.
[06/04 11:16:06     35s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[06/04 11:16:06     35s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1167.7M
[06/04 11:16:06     35s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1167.7M
[06/04 11:16:06     35s] #spOpts: N=180 mergeVia=F 
[06/04 11:16:06     35s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1167.7M
[06/04 11:16:06     35s] Info: 8 insts are soft-fixed.
[06/04 11:16:06     35s] OPERPROF:       Starting CMU at level 4, MEM:1167.7M
[06/04 11:16:06     35s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1167.7M
[06/04 11:16:06     35s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1167.7M
[06/04 11:16:06     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1167.7MB).
[06/04 11:16:06     35s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.005, MEM:1167.7M
[06/04 11:16:06     35s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.005, MEM:1167.7M
[06/04 11:16:06     35s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.53946.3
[06/04 11:16:06     35s] OPERPROF: Starting RefinePlace at level 1, MEM:1167.7M
[06/04 11:16:06     35s] *** Starting refinePlace (0:00:35.1 mem=1167.7M) ***
[06/04 11:16:06     35s] Total net bbox length = 5.993e+04 (2.946e+04 3.047e+04) (ext = 9.439e+03)
[06/04 11:16:06     35s] Info: 8 insts are soft-fixed.
[06/04 11:16:06     35s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:16:06     35s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:16:06     35s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1167.7M
[06/04 11:16:06     35s] Starting refinePlace ...
[06/04 11:16:06     35s]   Spread Effort: high, standalone mode, useDDP on.
[06/04 11:16:06     35s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1167.7MB) @(0:00:35.1 - 0:00:35.1).
[06/04 11:16:06     35s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:16:06     35s] wireLenOptFixPriorityInst 147 inst fixed
[06/04 11:16:06     35s] 
[06/04 11:16:06     35s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[06/04 11:16:06     35s] Move report: legalization moves 36 insts, mean move: 2.89 um, max move: 6.72 um
[06/04 11:16:06     35s] 	Max move on inst (C2): (118.54, 243.04) --> (116.30, 247.52)
[06/04 11:16:06     35s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1167.7MB) @(0:00:35.1 - 0:00:35.1).
[06/04 11:16:06     35s] Move report: Detail placement moves 36 insts, mean move: 2.89 um, max move: 6.72 um
[06/04 11:16:06     35s] 	Max move on inst (C2): (118.54, 243.04) --> (116.30, 247.52)
[06/04 11:16:06     35s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1167.7MB
[06/04 11:16:06     35s] Statistics of distance of Instance movement in refine placement:
[06/04 11:16:06     35s]   maximum (X+Y) =         6.72 um
[06/04 11:16:06     35s]   inst (C2) with max move: (118.54, 243.04) -> (116.3, 247.52)
[06/04 11:16:06     35s]   mean    (X+Y) =         2.89 um
[06/04 11:16:06     35s] Summary Report:
[06/04 11:16:06     35s] Instances move: 36 (out of 2073 movable)
[06/04 11:16:06     35s] Instances flipped: 0
[06/04 11:16:06     35s] Mean displacement: 2.89 um
[06/04 11:16:06     35s] Max displacement: 6.72 um (Instance: C2) (118.54, 243.04) -> (116.3, 247.52)
[06/04 11:16:06     35s] 	Length: 6 sites, height: 1 rows, site name: Core8T, cell type: AN2D1
[06/04 11:16:06     35s] Total instances moved : 36
[06/04 11:16:06     35s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.043, MEM:1167.7M
[06/04 11:16:06     35s] Total net bbox length = 5.999e+04 (2.951e+04 3.048e+04) (ext = 9.439e+03)
[06/04 11:16:06     35s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1167.7MB
[06/04 11:16:06     35s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1167.7MB) @(0:00:35.1 - 0:00:35.1).
[06/04 11:16:06     35s] *** Finished refinePlace (0:00:35.1 mem=1167.7M) ***
[06/04 11:16:06     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.53946.3
[06/04 11:16:06     35s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.047, MEM:1167.7M
[06/04 11:16:06     35s]   ClockRefiner summary
[06/04 11:16:06     35s]   All clock instances: Moved 1, flipped 1 and cell swapped 0 (out of a total of 163).
[06/04 11:16:06     35s]   The largest move was 4.48 um for col_reg_3_.
[06/04 11:16:06     35s] Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 8).
[06/04 11:16:06     35s] Clock sinks: Moved 1, flipped 1 and cell swapped 0 (out of a total of 155).
[06/04 11:16:06     35s] The largest move was 4.48 um for col_reg_3_.
[06/04 11:16:06     35s] Revert refine place priority changes on 0 instances.
[06/04 11:16:06     35s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:06     35s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 11:16:06     35s]   CCOpt::Phase::Routing...
[06/04 11:16:06     35s]   Clock implementation routing...
[06/04 11:16:06     35s]     Leaving CCOpt scope - Routing Tools...
[06/04 11:16:06     35s] Net route status summary:
[06/04 11:16:06     35s]   Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=9, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:16:06     35s]   Non-clock:  2334 (unrouted=18, trialRouted=2316, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:16:06     35s]     Routing using eGR in eGR->NR Step...
[06/04 11:16:06     35s]       Early Global Route - eGR->NR step...
[06/04 11:16:06     35s] (ccopt eGR): There are 9 nets for routing of which 9 have one or more fixed wires.
[06/04 11:16:06     35s] (ccopt eGR): Start to route 9 all nets
[06/04 11:16:06     35s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Loading and Dumping File ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Reading DB...
[06/04 11:16:06     35s] (I)       Read data from FE... (mem=1167.7M)
[06/04 11:16:06     35s] (I)       Read nodes and places... (mem=1167.7M)
[06/04 11:16:06     35s] (I)       Done Read nodes and places (cpu=0.000s, mem=1167.7M)
[06/04 11:16:06     35s] (I)       Read nets... (mem=1167.7M)
[06/04 11:16:06     35s] (I)       Done Read nets (cpu=0.000s, mem=1167.7M)
[06/04 11:16:06     35s] (I)       Done Read data from FE (cpu=0.000s, mem=1167.7M)
[06/04 11:16:06     35s] (I)       before initializing RouteDB syMemory usage = 1167.7 MB
[06/04 11:16:06     35s] (I)       == Non-default Options ==
[06/04 11:16:06     35s] (I)       Clean congestion better                            : true
[06/04 11:16:06     35s] (I)       Estimate vias on DPT layer                         : true
[06/04 11:16:06     35s] (I)       Clean congestion layer assignment rounds           : 3
[06/04 11:16:06     35s] (I)       Layer constraints as soft constraints              : true
[06/04 11:16:06     35s] (I)       Soft top layer                                     : true
[06/04 11:16:06     35s] (I)       Skip prospective layer relax nets                  : true
[06/04 11:16:06     35s] (I)       Better NDR handling                                : true
[06/04 11:16:06     35s] (I)       Improved NDR modeling in LA                        : true
[06/04 11:16:06     35s] (I)       Routing cost fix for NDR handling                  : true
[06/04 11:16:06     35s] (I)       Update initial WL after Phase 1a                   : true
[06/04 11:16:06     35s] (I)       Block tracks for preroutes                         : true
[06/04 11:16:06     35s] (I)       Assign IRoute by net group key                     : true
[06/04 11:16:06     35s] (I)       Block unroutable channels                          : true
[06/04 11:16:06     35s] (I)       Block unroutable channel fix                       : true
[06/04 11:16:06     35s] (I)       Block unroutable channels 3D                       : true
[06/04 11:16:06     35s] (I)       Bound layer relaxed segment wl                     : true
[06/04 11:16:06     35s] (I)       Bound layer relaxed segment wl fix                 : true
[06/04 11:16:06     35s] (I)       Blocked pin reach length threshold                 : 2
[06/04 11:16:06     35s] (I)       Check blockage within NDR space in TA              : true
[06/04 11:16:06     35s] (I)       Handle EOL spacing                                 : true
[06/04 11:16:06     35s] (I)       Merge PG vias by gap                               : true
[06/04 11:16:06     35s] (I)       Maximum routing layer                              : 6
[06/04 11:16:06     35s] (I)       Route selected nets only                           : true
[06/04 11:16:06     35s] (I)       Refine MST                                         : true
[06/04 11:16:06     35s] (I)       Honor PRL                                          : true
[06/04 11:16:06     35s] (I)       Strong congestion aware                            : true
[06/04 11:16:06     35s] (I)       Improved initial location for IRoutes              : true
[06/04 11:16:06     35s] (I)       Multi panel TA                                     : true
[06/04 11:16:06     35s] (I)       Penalize wire overlap                              : true
[06/04 11:16:06     35s] (I)       Expand small instance blockage                     : true
[06/04 11:16:06     35s] (I)       Reduce via in TA                                   : true
[06/04 11:16:06     35s] (I)       SS-aware routing                                   : true
[06/04 11:16:06     35s] (I)       Improve tree edge sharing                          : true
[06/04 11:16:06     35s] (I)       Improve 2D via estimation                          : true
[06/04 11:16:06     35s] (I)       Refine Steiner tree                                : true
[06/04 11:16:06     35s] (I)       Build spine tree                                   : true
[06/04 11:16:06     35s] (I)       Model pass through capacity                        : true
[06/04 11:16:06     35s] (I)       Extend blockages by a half GCell                   : true
[06/04 11:16:06     35s] (I)       Consider pin shapes                                : true
[06/04 11:16:06     35s] (I)       Consider pin shapes for all nodes                  : true
[06/04 11:16:06     35s] (I)       Consider NR APA                                    : true
[06/04 11:16:06     35s] (I)       Consider IO pin shape                              : true
[06/04 11:16:06     35s] (I)       Fix pin connection bug                             : true
[06/04 11:16:06     35s] (I)       Consider layer RC for local wires                  : true
[06/04 11:16:06     35s] (I)       LA-aware pin escape length                         : 2
[06/04 11:16:06     35s] (I)       Split for must join                                : true
[06/04 11:16:06     35s] (I)       Route guide main branches file                     : /tmp/innovus_temp_53946_eda_host_NyJ4BI/.rgf2jolpQ.trunk.1
[06/04 11:16:06     35s] (I)       Route guide min downstream WL type                 : subtree
[06/04 11:16:06     35s] (I)       Routing effort level                               : 10000
[06/04 11:16:06     35s] (I)       Special modeling for N7                            : 0
[06/04 11:16:06     35s] (I)       Special modeling for N6                            : 0
[06/04 11:16:06     35s] (I)       Special modeling for N3                            : 0
[06/04 11:16:06     35s] (I)       Special modeling for N5 v6                         : 0
[06/04 11:16:06     35s] (I)       Special settings for S3                            : 0
[06/04 11:16:06     35s] (I)       Special settings for S4                            : 0
[06/04 11:16:06     35s] (I)       Special settings for S5 v2                         : 0
[06/04 11:16:06     35s] (I)       Special settings for S7                            : 0
[06/04 11:16:06     35s] (I)       Special settings for S8                            : 0
[06/04 11:16:06     35s] (I)       Prefer layer length threshold                      : 8
[06/04 11:16:06     35s] (I)       Overflow penalty cost                              : 10
[06/04 11:16:06     35s] (I)       A-star cost                                        : 0.300000
[06/04 11:16:06     35s] (I)       Misalignment cost                                  : 10.000000
[06/04 11:16:06     35s] (I)       Threshold for short IRoute                         : 6
[06/04 11:16:06     35s] (I)       Via cost during post routing                       : 1.000000
[06/04 11:16:06     35s] (I)       Layer congestion ratios                            : { { 1.0 } }
[06/04 11:16:06     35s] (I)       Source-to-sink ratio                               : 0.300000
[06/04 11:16:06     35s] (I)       Scenic ratio bound                                 : 3.000000
[06/04 11:16:06     35s] (I)       Segment layer relax scenic ratio                   : 1.250000
[06/04 11:16:06     35s] (I)       Source-sink aware LA ratio                         : 0.500000
[06/04 11:16:06     35s] (I)       PG-aware similar topology routing                  : true
[06/04 11:16:06     35s] (I)       Maze routing via cost fix                          : true
[06/04 11:16:06     35s] (I)       Apply PRL on PG terms                              : true
[06/04 11:16:06     35s] (I)       Apply PRL on obs objects                           : true
[06/04 11:16:06     35s] (I)       Handle range-type spacing rules                    : true
[06/04 11:16:06     35s] (I)       PG gap threshold multiplier                        : 10.000000
[06/04 11:16:06     35s] (I)       Parallel spacing query fix                         : true
[06/04 11:16:06     35s] (I)       Force source to root IR                            : true
[06/04 11:16:06     35s] (I)       Layer Weights                                      : L2:4 L3:2.5
[06/04 11:16:06     35s] (I)       Do not relax to DPT layer                          : true
[06/04 11:16:06     35s] (I)       No DPT in post routing                             : true
[06/04 11:16:06     35s] (I)       Modeling PG via merging fix                        : true
[06/04 11:16:06     35s] (I)       Shield aware TA                                    : true
[06/04 11:16:06     35s] (I)       Strong shield aware TA                             : true
[06/04 11:16:06     35s] (I)       Overflow calculation fix in LA                     : true
[06/04 11:16:06     35s] (I)       Post routing fix                                   : true
[06/04 11:16:06     35s] (I)       Strong post routing                                : true
[06/04 11:16:06     35s] (I)       NDR via pillar fix                                 : true
[06/04 11:16:06     35s] (I)       Violation on path threshold                        : 1
[06/04 11:16:06     35s] (I)       Pass through capacity modeling                     : true
[06/04 11:16:06     35s] (I)       Select the non-relaxed segments in post routing stage : true
[06/04 11:16:06     35s] (I)       Avoid high resistance layers                       : true
[06/04 11:16:06     35s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 11:16:06     35s] (I)       Use row-based GCell size
[06/04 11:16:06     35s] (I)       GCell unit size  : 4480
[06/04 11:16:06     35s] (I)       GCell multiplier : 1
[06/04 11:16:06     35s] (I)       build grid graph
[06/04 11:16:06     35s] (I)       build grid graph start
[06/04 11:16:06     35s] [NR-eGR] Track table information for default rule: 
[06/04 11:16:06     35s] [NR-eGR] ME1 has no routable track
[06/04 11:16:06     35s] [NR-eGR] ME2 has single uniform track structure
[06/04 11:16:06     35s] [NR-eGR] ME3 has single uniform track structure
[06/04 11:16:06     35s] [NR-eGR] ME4 has single uniform track structure
[06/04 11:16:06     35s] [NR-eGR] ME5 has single uniform track structure
[06/04 11:16:06     35s] [NR-eGR] ME6 has single uniform track structure
[06/04 11:16:06     35s] (I)       build grid graph end
[06/04 11:16:06     35s] (I)       ===========================================================================
[06/04 11:16:06     35s] (I)       == Report All Rule Vias ==
[06/04 11:16:06     35s] (I)       ===========================================================================
[06/04 11:16:06     35s] (I)        Via Rule : (Default)
[06/04 11:16:06     35s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 11:16:06     35s] (I)       ---------------------------------------------------------------------------
[06/04 11:16:06     35s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 11:16:06     35s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 11:16:06     35s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 11:16:06     35s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 11:16:06     35s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 11:16:06     35s] (I)       ===========================================================================
[06/04 11:16:06     35s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Num PG vias on layer 2 : 2040
[06/04 11:16:06     35s] (I)       Num PG vias on layer 3 : 2168
[06/04 11:16:06     35s] (I)       Num PG vias on layer 4 : 2326
[06/04 11:16:06     35s] (I)       Num PG vias on layer 5 : 1726
[06/04 11:16:06     35s] (I)       Num PG vias on layer 6 : 548
[06/04 11:16:06     35s] [NR-eGR] Read 9034 PG shapes
[06/04 11:16:06     35s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] [NR-eGR] #Routing Blockages  : 0
[06/04 11:16:06     35s] [NR-eGR] #Instance Blockages : 0
[06/04 11:16:06     35s] [NR-eGR] #PG Blockages       : 9034
[06/04 11:16:06     35s] [NR-eGR] #Halo Blockages     : 0
[06/04 11:16:06     35s] [NR-eGR] #Boundary Blockages : 0
[06/04 11:16:06     35s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 11:16:06     35s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 11:16:06     35s] (I)       readDataFromPlaceDB
[06/04 11:16:06     35s] (I)       Read net information..
[06/04 11:16:06     35s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=2332
[06/04 11:16:06     35s] (I)       Read testcase time = 0.000 seconds
[06/04 11:16:06     35s] 
[06/04 11:16:06     35s] [NR-eGR] Connected 0 must-join pins/ports
[06/04 11:16:06     35s] (I)       early_global_route_priority property id does not exist.
[06/04 11:16:06     35s] (I)       Start initializing grid graph
[06/04 11:16:06     35s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 11:16:06     35s] (I)       End initializing grid graph
[06/04 11:16:06     35s] (I)       Model blockages into capacity
[06/04 11:16:06     35s] (I)       Read Num Blocks=4730  Num Prerouted Wires=0  Num CS=0
[06/04 11:16:06     35s] (I)       Started Modeling ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Layer 1 (V) : #blockages 1020 : #preroutes 0
[06/04 11:16:06     35s] (I)       Layer 2 (H) : #blockages 1572 : #preroutes 0
[06/04 11:16:06     35s] (I)       Layer 3 (V) : #blockages 717 : #preroutes 0
[06/04 11:16:06     35s] (I)       Layer 4 (H) : #blockages 1317 : #preroutes 0
[06/04 11:16:06     35s] (I)       Layer 5 (V) : #blockages 104 : #preroutes 0
[06/04 11:16:06     35s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       -- layer congestion ratio --
[06/04 11:16:06     35s] (I)       Layer 1 : 0.100000
[06/04 11:16:06     35s] (I)       Layer 2 : 0.700000
[06/04 11:16:06     35s] (I)       Layer 3 : 0.700000
[06/04 11:16:06     35s] (I)       Layer 4 : 1.000000
[06/04 11:16:06     35s] (I)       Layer 5 : 1.000000
[06/04 11:16:06     35s] (I)       Layer 6 : 1.000000
[06/04 11:16:06     35s] (I)       ----------------------------
[06/04 11:16:06     35s] (I)       Moved 0 terms for better access 
[06/04 11:16:06     35s] (I)       Number of ignored nets = 0
[06/04 11:16:06     35s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 11:16:06     35s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 11:16:06     35s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 11:16:06     35s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 11:16:06     35s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 11:16:06     35s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 11:16:06     35s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 11:16:06     35s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 11:16:06     35s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 11:16:06     35s] [NR-eGR] There are 9 clock nets ( 8 with NDR ).
[06/04 11:16:06     35s] (I)       Before initializing Early Global Route syMemory usage = 1167.7 MB
[06/04 11:16:06     35s] (I)       Ndr track 0 does not exist
[06/04 11:16:06     35s] (I)       Ndr track 0 does not exist
[06/04 11:16:06     35s] (I)       ---------------------Grid Graph Info--------------------
[06/04 11:16:06     35s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 11:16:06     35s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 11:16:06     35s] (I)       Site width          :   560  (dbu)
[06/04 11:16:06     35s] (I)       Row height          :  4480  (dbu)
[06/04 11:16:06     35s] (I)       GCell width         :  4480  (dbu)
[06/04 11:16:06     35s] (I)       GCell height        :  4480  (dbu)
[06/04 11:16:06     35s] (I)       Grid                :    93    90     6
[06/04 11:16:06     35s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 11:16:06     35s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 11:16:06     35s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 11:16:06     35s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 11:16:06     35s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 11:16:06     35s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 11:16:06     35s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 11:16:06     35s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 11:16:06     35s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 11:16:06     35s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 11:16:06     35s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 11:16:06     35s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 11:16:06     35s] (I)       --------------------------------------------------------
[06/04 11:16:06     35s] 
[06/04 11:16:06     35s] [NR-eGR] ============ Routing rule table ============
[06/04 11:16:06     35s] [NR-eGR] Rule id: 0  Nets: 1 
[06/04 11:16:06     35s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 11:16:06     35s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 11:16:06     35s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:16:06     35s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:16:06     35s] [NR-eGR] Rule id: 1  Nets: 8 
[06/04 11:16:06     35s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/04 11:16:06     35s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[06/04 11:16:06     35s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[06/04 11:16:06     35s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:16:06     35s] [NR-eGR] ========================================
[06/04 11:16:06     35s] [NR-eGR] 
[06/04 11:16:06     35s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 11:16:06     35s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 11:16:06     35s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 11:16:06     35s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 11:16:06     35s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 11:16:06     35s] (I)       blocked tracks on layer6 : = 9605 / 14940 (64.29%)
[06/04 11:16:06     35s] (I)       After initializing Early Global Route syMemory usage = 1167.7 MB
[06/04 11:16:06     35s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Reset routing kernel
[06/04 11:16:06     35s] (I)       Started Global Routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       ============= Initialization =============
[06/04 11:16:06     35s] (I)       totalPins=172  totalGlobalPin=171 (99.42%)
[06/04 11:16:06     35s] (I)       Started Net group 1 ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Build MST ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Generate topology with single threads
[06/04 11:16:06     35s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       total 2D Cap : 71896 = (40231 H, 31665 V)
[06/04 11:16:06     35s] [NR-eGR] Layer group 1: route 8 net(s) in layer range [3, 4]
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1a Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1a ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Pattern routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 71
[06/04 11:16:06     35s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 484 = (249 H, 235 V) = (0.62% H, 0.74% V) = (1.116e+03um H, 1.053e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1b Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1b ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Monotonic routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 483 = (248 H, 235 V) = (0.62% H, 0.74% V) = (1.111e+03um H, 1.053e+03um V)
[06/04 11:16:06     35s] (I)       Overflow of layer group 1: 0.74% H + 0.92% V. EstWL: 2.163840e+03um
[06/04 11:16:06     35s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1c Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1c ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Two level routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Level2 Grid: 19 x 18
[06/04 11:16:06     35s] (I)       Started Two Level Routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 461 = (226 H, 235 V) = (0.56% H, 0.74% V) = (1.012e+03um H, 1.053e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1d Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1d ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Detoured routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 507 = (258 H, 249 V) = (0.64% H, 0.79% V) = (1.156e+03um H, 1.116e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1e Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1e ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Route legalization ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 509 = (257 H, 252 V) = (0.64% H, 0.80% V) = (1.151e+03um H, 1.129e+03um V)
[06/04 11:16:06     35s] [NR-eGR] Early Global Route overflow of layer group 1: 0.79% H + 0.92% V. EstWL: 2.280320e+03um
[06/04 11:16:06     35s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1f Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1f ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Congestion clean ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 579 = (300 H, 279 V) = (0.75% H, 0.88% V) = (1.344e+03um H, 1.250e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1g Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1g ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Post Routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 7 = (3 H, 4 V) = (0.01% H, 0.01% V) = (1.344e+01um H, 1.792e+01um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       numNets=8  numFullyRipUpNets=7  numPartialRipUpNets=7 routedWL=7
[06/04 11:16:06     35s] [NR-eGR] Create a new net group with 7 nets and layer range [3, 6]
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1h Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1h ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Post Routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 7 = (3 H, 4 V) = (0.01% H, 0.01% V) = (1.344e+01um H, 1.792e+01um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Layer assignment ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Running layer assignment with 1 threads
[06/04 11:16:06     35s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Net group 2 ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Build MST ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Generate topology with single threads
[06/04 11:16:06     35s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       total 2D Cap : 117949 = (80482 H, 37467 V)
[06/04 11:16:06     35s] [NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 6]
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1a Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1a ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Pattern routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 67
[06/04 11:16:06     35s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 495 = (257 H, 238 V) = (0.32% H, 0.64% V) = (1.151e+03um H, 1.066e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1b Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1b ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Monotonic routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 495 = (257 H, 238 V) = (0.32% H, 0.64% V) = (1.151e+03um H, 1.066e+03um V)
[06/04 11:16:06     35s] (I)       Overflow of layer group 2: 0.45% H + 0.93% V. EstWL: 2.217600e+03um
[06/04 11:16:06     35s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1c Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1c ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Two level routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Level2 Grid: 19 x 18
[06/04 11:16:06     35s] (I)       Started Two Level Routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 469 = (232 H, 237 V) = (0.29% H, 0.63% V) = (1.039e+03um H, 1.062e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1d Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1d ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Detoured routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 485 = (244 H, 241 V) = (0.30% H, 0.64% V) = (1.093e+03um H, 1.080e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1e Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1e ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Route legalization ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 484 = (243 H, 241 V) = (0.30% H, 0.64% V) = (1.089e+03um H, 1.080e+03um V)
[06/04 11:16:06     35s] [NR-eGR] Early Global Route overflow of layer group 2: 0.38% H + 0.90% V. EstWL: 2.168320e+03um
[06/04 11:16:06     35s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1f Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1f ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Congestion clean ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 566 = (310 H, 256 V) = (0.39% H, 0.68% V) = (1.389e+03um H, 1.147e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1g Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1g ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Post Routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 92 = (46 H, 46 V) = (0.06% H, 0.12% V) = (2.061e+02um H, 2.061e+02um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       numNets=7  numFullyRipUpNets=0  numPartialRipUpNets=7 routedWL=0
[06/04 11:16:06     35s] [NR-eGR] Create a new net group with 7 nets and layer range [2, 6]
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1h Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1h ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Post Routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 7 = (3 H, 4 V) = (0.00% H, 0.01% V) = (1.344e+01um H, 1.792e+01um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Net group 3 ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Build MST ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Generate topology with single threads
[06/04 11:16:06     35s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       total 2D Cap : 177691 = (80482 H, 97209 V)
[06/04 11:16:06     35s] [NR-eGR] Layer group 3: route 7 net(s) in layer range [2, 6]
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1a Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1a ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Pattern routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 49
[06/04 11:16:06     35s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 669 = (322 H, 347 V) = (0.40% H, 0.36% V) = (1.443e+03um H, 1.555e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1b Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1b ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Monotonic routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 669 = (322 H, 347 V) = (0.40% H, 0.36% V) = (1.443e+03um H, 1.555e+03um V)
[06/04 11:16:06     35s] (I)       Overflow of layer group 3: 0.75% H + 0.00% V. EstWL: 2.997120e+03um
[06/04 11:16:06     35s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1c Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1c ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Two level routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Level2 Grid: 19 x 18
[06/04 11:16:06     35s] (I)       Started Two Level Routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 670 = (322 H, 348 V) = (0.40% H, 0.36% V) = (1.443e+03um H, 1.559e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1d Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1d ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Detoured routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 957 = (306 H, 651 V) = (0.38% H, 0.67% V) = (1.371e+03um H, 2.916e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1e Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1e ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Route legalization ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 1004 = (306 H, 698 V) = (0.38% H, 0.72% V) = (1.371e+03um H, 3.127e+03um V)
[06/04 11:16:06     35s] [NR-eGR] Early Global Route overflow of layer group 3: 0.67% H + 0.00% V. EstWL: 4.497920e+03um
[06/04 11:16:06     35s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1f Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1f ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Congestion clean ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 1138 = (317 H, 821 V) = (0.39% H, 0.84% V) = (1.420e+03um H, 3.678e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1g Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1g ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Post Routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 992 = (304 H, 688 V) = (0.38% H, 0.71% V) = (1.362e+03um H, 3.082e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1h Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1h ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Post Routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 992 = (304 H, 688 V) = (0.38% H, 0.71% V) = (1.362e+03um H, 3.082e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Layer assignment ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Running layer assignment with 1 threads
[06/04 11:16:06     35s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Net group 3 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Net group 4 ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Build MST ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Generate topology with single threads
[06/04 11:16:06     35s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       total 2D Cap : 177691 = (80482 H, 97209 V)
[06/04 11:16:06     35s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 6]
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1a Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1a ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Pattern routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 7
[06/04 11:16:06     35s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 1229 = (377 H, 852 V) = (0.47% H, 0.88% V) = (1.689e+03um H, 3.817e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1b Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1b ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Monotonic routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 1228 = (376 H, 852 V) = (0.47% H, 0.88% V) = (1.684e+03um H, 3.817e+03um V)
[06/04 11:16:06     35s] (I)       Overflow of layer group 4: 0.09% H + 0.00% V. EstWL: 5.501440e+03um
[06/04 11:16:06     35s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1c Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1c ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Two level routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Level2 Grid: 19 x 18
[06/04 11:16:06     35s] (I)       Started Two Level Routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 1228 = (376 H, 852 V) = (0.47% H, 0.88% V) = (1.684e+03um H, 3.817e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1d Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1d ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Detoured routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 1279 = (386 H, 893 V) = (0.48% H, 0.92% V) = (1.729e+03um H, 4.001e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1e Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1e ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Route legalization ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 1284 = (381 H, 903 V) = (0.47% H, 0.93% V) = (1.707e+03um H, 4.045e+03um V)
[06/04 11:16:06     35s] [NR-eGR] Early Global Route overflow of layer group 4: 0.07% H + 0.00% V. EstWL: 5.752320e+03um
[06/04 11:16:06     35s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1f Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1f ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Congestion clean ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 1280 = (377 H, 903 V) = (0.47% H, 0.93% V) = (1.689e+03um H, 4.045e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1g Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1g ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Post Routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 1254 = (369 H, 885 V) = (0.46% H, 0.91% V) = (1.653e+03um H, 3.965e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] (I)       ============  Phase 1h Route ============
[06/04 11:16:06     35s] (I)       Started Phase 1h ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Post Routing ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Usage: 1263 = (369 H, 894 V) = (0.46% H, 0.92% V) = (1.653e+03um H, 4.005e+03um V)
[06/04 11:16:06     35s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Layer assignment ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Running layer assignment with 1 threads
[06/04 11:16:06     35s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Net group 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       
[06/04 11:16:06     35s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 11:16:06     35s] [NR-eGR]                        OverCon            
[06/04 11:16:06     35s] [NR-eGR]                         #Gcell     %Gcell
[06/04 11:16:06     35s] [NR-eGR]       Layer                (2)    OverCon 
[06/04 11:16:06     35s] [NR-eGR] ----------------------------------------------
[06/04 11:16:06     35s] [NR-eGR]     ME1  (1)         0( 0.00%)   ( 0.00%) 
[06/04 11:16:06     35s] [NR-eGR]     ME2  (2)         0( 0.00%)   ( 0.00%) 
[06/04 11:16:06     35s] [NR-eGR]     ME3  (3)        16( 0.19%)   ( 0.19%) 
[06/04 11:16:06     35s] [NR-eGR]     ME4  (4)        18( 0.22%)   ( 0.22%) 
[06/04 11:16:06     35s] [NR-eGR]     ME5  (5)        10( 0.12%)   ( 0.12%) 
[06/04 11:16:06     35s] [NR-eGR]     ME6  (6)         0( 0.00%)   ( 0.00%) 
[06/04 11:16:06     35s] [NR-eGR] ----------------------------------------------
[06/04 11:16:06     35s] [NR-eGR] Total               44( 0.12%)   ( 0.12%) 
[06/04 11:16:06     35s] [NR-eGR] 
[06/04 11:16:06     35s] (I)       Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       total 2D Cap : 191478 = (92083 H, 99395 V)
[06/04 11:16:06     35s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.06% H + 0.00% V
[06/04 11:16:06     35s] [NR-eGR] Overflow after Early Global Route 0.07% H + 0.00% V
[06/04 11:16:06     35s] (I)       ============= track Assignment ============
[06/04 11:16:06     35s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Started Track Assignment ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 11:16:06     35s] (I)       Running track assignment with 1 threads
[06/04 11:16:06     35s] (I)       Current Track Assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] (I)       Run single-thread track assignment
[06/04 11:16:06     35s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] [NR-eGR] Started Export DB wires ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] [NR-eGR] Started Export route guide file ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] [NR-eGR] Finished Export route guide file ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] [NR-eGR] Started Export all nets ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] [NR-eGR] Started Set wire vias ( Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.70 MB )
[06/04 11:16:06     35s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:06     35s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6701
[06/04 11:16:06     35s] [NR-eGR]    ME2  (2V) length: 3.254951e+04um, number of vias: 10094
[06/04 11:16:06     35s] [NR-eGR]    ME3  (3H) length: 2.414589e+04um, number of vias: 1245
[06/04 11:16:06     35s] [NR-eGR]    ME4  (4V) length: 6.835200e+03um, number of vias: 879
[06/04 11:16:06     35s] [NR-eGR]    ME5  (5H) length: 1.146640e+04um, number of vias: 8
[06/04 11:16:06     35s] [NR-eGR]    ME6  (6V) length: 3.360000e+00um, number of vias: 0
[06/04 11:16:06     35s] [NR-eGR] Total length: 7.500036e+04um, number of vias: 18927
[06/04 11:16:06     35s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:06     35s] [NR-eGR] Total eGR-routed clock nets wire length: 4.893070e+03um 
[06/04 11:16:06     35s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:06     35s] [NR-eGR] Report for selected net(s) only.
[06/04 11:16:06     35s] [NR-eGR]    ME1  (1H) length: 0.000000e+00um, number of vias: 171
[06/04 11:16:06     35s] [NR-eGR]    ME2  (2V) length: 2.353440e+03um, number of vias: 347
[06/04 11:16:06     35s] [NR-eGR]    ME3  (3H) length: 7.564700e+02um, number of vias: 126
[06/04 11:16:06     35s] [NR-eGR]    ME4  (4V) length: 1.217160e+03um, number of vias: 63
[06/04 11:16:06     35s] [NR-eGR]    ME5  (5H) length: 5.660000e+02um, number of vias: 0
[06/04 11:16:06     35s] [NR-eGR]    ME6  (6V) length: 0.000000e+00um, number of vias: 0
[06/04 11:16:06     35s] [NR-eGR] Total length: 4.893070e+03um, number of vias: 707
[06/04 11:16:06     35s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:06     35s] [NR-eGR] Total routed clock nets wire length: 4.893070e+03um, number of vias: 707
[06/04 11:16:06     35s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:06     35s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1126.70 MB )
[06/04 11:16:06     35s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_53946_eda_host_NyJ4BI/.rgf2jolpQ
[06/04 11:16:06     35s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:06     35s]     Routing using eGR in eGR->NR Step done.
[06/04 11:16:06     35s]     Routing using NR in eGR->NR Step...
[06/04 11:16:06     35s] 
[06/04 11:16:06     35s] CCOPT: Preparing to route 9 clock nets with NanoRoute.
[06/04 11:16:06     35s]   All net are default rule.
[06/04 11:16:06     35s]   Removed pre-existing routes for 9 nets.
[06/04 11:16:06     35s]   Preferred NanoRoute mode settings: Current
[06/04 11:16:06     35s] -droutePostRouteSpreadWire auto
[06/04 11:16:06     35s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/04 11:16:06     35s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[06/04 11:16:06     35s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[06/04 11:16:06     35s]       Clock detailed routing...
[06/04 11:16:06     35s]         NanoRoute...
[06/04 11:16:06     35s] % Begin globalDetailRoute (date=06/04 11:16:06, mem=893.1M)
[06/04 11:16:06     35s] 
[06/04 11:16:06     35s] globalDetailRoute
[06/04 11:16:06     35s] 
[06/04 11:16:06     35s] ### Time Record (globalDetailRoute) is installed.
[06/04 11:16:06     35s] #Start globalDetailRoute on Wed Jun  4 11:16:06 2025
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] ### Time Record (Pre Callback) is installed.
[06/04 11:16:06     35s] ### Time Record (Pre Callback) is uninstalled.
[06/04 11:16:06     35s] ### Time Record (DB Import) is installed.
[06/04 11:16:06     35s] ### Time Record (Timing Data Generation) is installed.
[06/04 11:16:06     35s] ### Time Record (Timing Data Generation) is uninstalled.
[06/04 11:16:06     35s] #create default rule from bind_ndr_rule rule=0x7f04b95730e0 0x7f04a2e02018
[06/04 11:16:06     35s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[06/04 11:16:06     35s] ### Net info: total nets: 2343
[06/04 11:16:06     35s] ### Net info: dirty nets: 9
[06/04 11:16:06     35s] ### Net info: marked as disconnected nets: 0
[06/04 11:16:06     35s] #num needed restored net=0
[06/04 11:16:06     35s] #need_extraction net=0 (total=2343)
[06/04 11:16:06     35s] ### Net info: fully routed nets: 0
[06/04 11:16:06     35s] ### Net info: trivial (< 2 pins) nets: 2
[06/04 11:16:06     35s] ### Net info: unrouted nets: 2341
[06/04 11:16:06     35s] ### Net info: re-extraction nets: 0
[06/04 11:16:06     35s] ### Net info: selected nets: 9
[06/04 11:16:06     35s] ### Net info: ignored nets: 0
[06/04 11:16:06     35s] ### Net info: skip routing nets: 0
[06/04 11:16:06     35s] ### import design signature (4): route=2013103139 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1140465818 dirty_area=1902289702, del_dirty_area=0 cell=134918535 placement=1503220630 pin_access=1
[06/04 11:16:06     35s] ### Time Record (DB Import) is uninstalled.
[06/04 11:16:06     35s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[06/04 11:16:06     35s] #RTESIG:78da8d933f4fc33010c599f91427b7439068e2bf49bc566280a14005ac56509c1094d851
[06/04 11:16:06     35s] #       ec54eab7c72d6b1bd793a5fbe9ddbb77bad5faeb690f88e294e0cd88315704767b1a3e84
[06/04 11:16:06     35s] #       6d30653ca35885d2e716ddafd6af6f1f847168aade6948beaded1f61767a02a7bdef4cfb
[06/04 11:16:06     35s] #       f0cf50ca8062483ae375aba7cb8cccc14ff3920c970c90b7a3ed6d7b4490383f85e24554
[06/04 11:16:06     35s] #       4801882c33a5a051e7f2dc32d80a52daccc34588605ec4bc13c6088832e5f8f420697a5b
[06/04 11:16:06     35s] #       f92b6481a3be0893651ce221f738c4c288991fc6ac33c61e66a7bc1e462598e4b9d275a5
[06/04 11:16:06     35s] #       7eacf36a777ce1dbe72c9dda86feda7e7c5fce96089c033af75e4c4e8459d181c5c44e5b
[06/04 11:16:06     35s] #       70be327535d5cb7a920332d62c772d4a1edd57c9e90d8c8833227e1f012a6e8024017435
[06/04 11:16:06     35s] #       a9bb3f7f7722f1
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #Skip comparing routing design signature in db-snapshot flow
[06/04 11:16:06     35s] ### Time Record (Data Preparation) is installed.
[06/04 11:16:06     35s] #RTESIG:78da8d933f4fc33010c599f91427b7439068e2bf49bc566280a1405558ada0ba2128b5a3
[06/04 11:16:06     35s] #       d8a9d46f8f5b0696d6ae274bf7d37befee74b3f9e7d31a10c539c18b0163ae08acd6347c
[06/04 11:16:06     35s] #       085b60ca7841b10aa58f25ba9fcd5fdf368471d835bdd3907d59db3fc2e4f4084e7bdf99
[06/04 11:16:06     35s] #       f6e18fa19401c59075c6eb568f971959821fa7980c970c90b783ed6d7b4490393f86e245
[06/04 11:16:06     35s] #       54480188c4995ad0647279b60cb1829436d3fe224430af52d9096304449d737c7a90ed7a
[06/04 11:16:06     35s] #       dbf82b648593b90893751ae261ee698885160bbf1f8ace187b989cf27a3f28c1242f95de
[06/04 11:16:06     35s] #       36eadb3aaf56c717be7c2ef2b1ddd11fdb0feff1d912814b4067efe8e444e8151d584aec
[06/04 11:16:06     35s] #       b405e71bb36dc66d5c4f7240c69ab86b49ebff7031e3aae6c9c5d69cdec0883423d28714
[06/04 11:16:06     35s] #       a0ea06481240573bbbfb0521ce2fa6
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] ### Time Record (Data Preparation) is uninstalled.
[06/04 11:16:06     35s] ### Time Record (Data Preparation) is installed.
[06/04 11:16:06     35s] #Start routing data preparation on Wed Jun  4 11:16:06 2025
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #Minimum voltage of a net in the design = 0.000.
[06/04 11:16:06     35s] #Maximum voltage of a net in the design = 1.980.
[06/04 11:16:06     35s] #Voltage range [0.000 - 1.980] has 2341 nets.
[06/04 11:16:06     35s] #Voltage range [1.620 - 1.980] has 1 net.
[06/04 11:16:06     35s] #Voltage range [0.000 - 0.000] has 1 net.
[06/04 11:16:06     35s] ### Time Record (Cell Pin Access) is installed.
[06/04 11:16:06     35s] ### Time Record (Cell Pin Access) is uninstalled.
[06/04 11:16:06     35s] # ME1          H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[06/04 11:16:06     35s] # ME2          V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/04 11:16:06     35s] # ME3          H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/04 11:16:06     35s] # ME4          V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/04 11:16:06     35s] # ME5          H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/04 11:16:06     35s] # ME6          V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[06/04 11:16:06     35s] #Monitoring time of adding inner blkg by smac
[06/04 11:16:06     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 908.61 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] #Regenerating Ggrids automatically.
[06/04 11:16:06     35s] #Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.5600.
[06/04 11:16:06     35s] #Using automatically generated G-grids.
[06/04 11:16:06     35s] #Done routing data preparation.
[06/04 11:16:06     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 915.42 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] #reading routing guides ......
[06/04 11:16:06     35s] #WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #Finished routing data preparation on Wed Jun  4 11:16:06 2025
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #Cpu time = 00:00:00
[06/04 11:16:06     35s] #Elapsed time = 00:00:00
[06/04 11:16:06     35s] #Increased memory = 14.16 (MB)
[06/04 11:16:06     35s] #Total memory = 915.55 (MB)
[06/04 11:16:06     35s] #Peak memory = 941.76 (MB)
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] ### Time Record (Data Preparation) is uninstalled.
[06/04 11:16:06     35s] ### Time Record (Global Routing) is installed.
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #Start global routing on Wed Jun  4 11:16:06 2025
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #Start global routing initialization on Wed Jun  4 11:16:06 2025
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #Number of eco nets is 0
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #Start global routing data preparation on Wed Jun  4 11:16:06 2025
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] ### build_merged_routing_blockage_rect_list starts on Wed Jun  4 11:16:06 2025 with memory = 915.66 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:915.7 MB, peak:941.8 MB
[06/04 11:16:06     35s] #Start routing resource analysis on Wed Jun  4 11:16:06 2025
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] ### init_is_bin_blocked starts on Wed Jun  4 11:16:06 2025 with memory = 915.70 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:915.7 MB, peak:941.8 MB
[06/04 11:16:06     35s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Jun  4 11:16:06 2025 with memory = 916.10 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:916.4 MB, peak:941.8 MB
[06/04 11:16:06     35s] ### adjust_flow_cap starts on Wed Jun  4 11:16:06 2025 with memory = 916.43 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:916.4 MB, peak:941.8 MB
[06/04 11:16:06     35s] ### adjust_partial_route_blockage starts on Wed Jun  4 11:16:06 2025 with memory = 916.43 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:916.4 MB, peak:941.8 MB
[06/04 11:16:06     35s] ### set_via_blocked starts on Wed Jun  4 11:16:06 2025 with memory = 916.43 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:916.4 MB, peak:941.8 MB
[06/04 11:16:06     35s] ### copy_flow starts on Wed Jun  4 11:16:06 2025 with memory = 916.43 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:916.4 MB, peak:941.8 MB
[06/04 11:16:06     35s] #Routing resource analysis is done on Wed Jun  4 11:16:06 2025
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] ### report_flow_cap starts on Wed Jun  4 11:16:06 2025 with memory = 916.43 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] #  Resource Analysis:
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/04 11:16:06     35s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/04 11:16:06     35s] #  --------------------------------------------------------------
[06/04 11:16:06     35s] #  ME1            H         716           0        2352    38.05%
[06/04 11:16:06     35s] #  ME2            V         667           0        2352     0.00%
[06/04 11:16:06     35s] #  ME3            H         690          26        2352    51.02%
[06/04 11:16:06     35s] #  ME4            V         630          37        2352    54.25%
[06/04 11:16:06     35s] #  ME5            H         684          32        2352    51.02%
[06/04 11:16:06     35s] #  ME6            V         158           8        2352    56.72%
[06/04 11:16:06     35s] #  --------------------------------------------------------------
[06/04 11:16:06     35s] #  Total                   3546       3.02%       14112    41.84%
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #  8 nets (0.34%) with 1 preferred extra spacing.
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:916.4 MB, peak:941.8 MB
[06/04 11:16:06     35s] ### analyze_m2_tracks starts on Wed Jun  4 11:16:06 2025 with memory = 916.43 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:916.4 MB, peak:941.8 MB
[06/04 11:16:06     35s] ### report_initial_resource starts on Wed Jun  4 11:16:06 2025 with memory = 916.44 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:916.4 MB, peak:941.8 MB
[06/04 11:16:06     35s] ### mark_pg_pins_accessibility starts on Wed Jun  4 11:16:06 2025 with memory = 916.44 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:916.4 MB, peak:941.8 MB
[06/04 11:16:06     35s] ### set_net_region starts on Wed Jun  4 11:16:06 2025 with memory = 916.45 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:916.4 MB, peak:941.8 MB
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #Global routing data preparation is done on Wed Jun  4 11:16:06 2025
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 916.45 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] ### prepare_level starts on Wed Jun  4 11:16:06 2025 with memory = 916.46 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] #Routing guide is on.
[06/04 11:16:06     35s] ### init level 1 starts on Wed Jun  4 11:16:06 2025 with memory = 916.47 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:916.5 MB, peak:941.8 MB
[06/04 11:16:06     35s] ### Level 1 hgrid = 49 X 48
[06/04 11:16:06     35s] ### prepare_level_flow starts on Wed Jun  4 11:16:06 2025 with memory = 916.51 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:916.5 MB, peak:941.8 MB
[06/04 11:16:06     35s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:916.5 MB, peak:941.8 MB
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #Global routing initialization is done on Wed Jun  4 11:16:06 2025
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 916.52 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #start global routing iteration 1...
[06/04 11:16:06     35s] ### init_flow_edge starts on Wed Jun  4 11:16:06 2025 with memory = 916.57 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:919.7 MB, peak:941.8 MB
[06/04 11:16:06     35s] ### routing at level 1 (topmost level) iter 0
[06/04 11:16:06     35s] ### measure_qor starts on Wed Jun  4 11:16:06 2025 with memory = 920.77 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] ### measure_congestion starts on Wed Jun  4 11:16:06 2025 with memory = 920.77 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:920.8 MB, peak:941.8 MB
[06/04 11:16:06     35s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:920.8 MB, peak:941.8 MB
[06/04 11:16:06     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 920.78 (MB), peak = 941.76 (MB)
[06/04 11:16:06     35s] #
[06/04 11:16:06     35s] #start global routing iteration 2...
[06/04 11:16:06     35s] ### routing at level 1 (topmost level) iter 1
[06/04 11:16:07     35s] ### measure_qor starts on Wed Jun  4 11:16:07 2025 with memory = 920.87 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] ### measure_congestion starts on Wed Jun  4 11:16:07 2025 with memory = 920.87 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:920.9 MB, peak:941.8 MB
[06/04 11:16:07     35s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:920.9 MB, peak:941.8 MB
[06/04 11:16:07     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 920.87 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] #
[06/04 11:16:07     35s] ### route_end starts on Wed Jun  4 11:16:07 2025 with memory = 920.88 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] #
[06/04 11:16:07     35s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[06/04 11:16:07     35s] #Total number of selected nets for routing = 9.
[06/04 11:16:07     35s] #Total number of unselected nets (but routable) for routing = 2332 (skipped).
[06/04 11:16:07     35s] #Total number of nets in the design = 2343.
[06/04 11:16:07     35s] #
[06/04 11:16:07     35s] #2332 skipped nets do not have any wires.
[06/04 11:16:07     35s] #9 routable nets have only global wires.
[06/04 11:16:07     35s] #8 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/04 11:16:07     35s] #
[06/04 11:16:07     35s] #Routed net constraints summary:
[06/04 11:16:07     35s] #------------------------------------------------
[06/04 11:16:07     35s] #        Rules   Pref Extra Space   Unconstrained  
[06/04 11:16:07     35s] #------------------------------------------------
[06/04 11:16:07     35s] #      Default                  8               1  
[06/04 11:16:07     35s] #------------------------------------------------
[06/04 11:16:07     35s] #        Total                  8               1  
[06/04 11:16:07     35s] #------------------------------------------------
[06/04 11:16:07     35s] #
[06/04 11:16:07     35s] #Routing constraints summary of the whole design:
[06/04 11:16:07     35s] #------------------------------------------------
[06/04 11:16:07     35s] #        Rules   Pref Extra Space   Unconstrained  
[06/04 11:16:07     35s] #------------------------------------------------
[06/04 11:16:07     35s] #      Default                  8            2333  
[06/04 11:16:07     35s] #------------------------------------------------
[06/04 11:16:07     35s] #        Total                  8            2333  
[06/04 11:16:07     35s] #------------------------------------------------
[06/04 11:16:07     35s] #
[06/04 11:16:07     35s] ### cal_base_flow starts on Wed Jun  4 11:16:07 2025 with memory = 920.88 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] ### init_flow_edge starts on Wed Jun  4 11:16:07 2025 with memory = 920.88 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:920.9 MB, peak:941.8 MB
[06/04 11:16:07     35s] ### cal_flow starts on Wed Jun  4 11:16:07 2025 with memory = 920.95 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:920.9 MB, peak:941.8 MB
[06/04 11:16:07     35s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:921.0 MB, peak:941.8 MB
[06/04 11:16:07     35s] ### report_overcon starts on Wed Jun  4 11:16:07 2025 with memory = 920.96 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] #
[06/04 11:16:07     35s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/04 11:16:07     35s] #
[06/04 11:16:07     35s] #                 OverCon       OverCon       OverCon          
[06/04 11:16:07     35s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[06/04 11:16:07     35s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[06/04 11:16:07     35s] #  --------------------------------------------------------------------------
[06/04 11:16:07     35s] #  ME1           0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.27  
[06/04 11:16:07     35s] #  ME2           0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.22  
[06/04 11:16:07     35s] #  ME3          80(3.94%)     25(1.23%)      5(0.25%)   (5.41%)     0.47  
[06/04 11:16:07     35s] #  ME4          80(3.95%)      7(0.35%)      0(0.00%)   (4.30%)     0.55  
[06/04 11:16:07     35s] #  ME5          26(1.28%)      2(0.10%)      0(0.00%)   (1.38%)     0.48  
[06/04 11:16:07     35s] #  ME6           0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.53  
[06/04 11:16:07     35s] #  --------------------------------------------------------------------------
[06/04 11:16:07     35s] #     Total    186(1.54%)     34(0.28%)      5(0.04%)   (1.86%)
[06/04 11:16:07     35s] #
[06/04 11:16:07     35s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[06/04 11:16:07     35s] #  Overflow after GR: 1.14% H + 0.72% V
[06/04 11:16:07     35s] #
[06/04 11:16:07     35s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:921.0 MB, peak:941.8 MB
[06/04 11:16:07     35s] ### cal_base_flow starts on Wed Jun  4 11:16:07 2025 with memory = 920.98 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] ### init_flow_edge starts on Wed Jun  4 11:16:07 2025 with memory = 920.98 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:921.0 MB, peak:941.8 MB
[06/04 11:16:07     35s] ### cal_flow starts on Wed Jun  4 11:16:07 2025 with memory = 920.98 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:921.0 MB, peak:941.8 MB
[06/04 11:16:07     35s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:921.0 MB, peak:941.8 MB
[06/04 11:16:07     35s] ### export_cong_map starts on Wed Jun  4 11:16:07 2025 with memory = 920.98 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] ### PDZT_Export::export_cong_map starts on Wed Jun  4 11:16:07 2025 with memory = 920.98 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:921.0 MB, peak:941.8 MB
[06/04 11:16:07     35s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:921.0 MB, peak:941.8 MB
[06/04 11:16:07     35s] ### import_cong_map starts on Wed Jun  4 11:16:07 2025 with memory = 920.98 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:921.0 MB, peak:941.8 MB
[06/04 11:16:07     35s] ### update starts on Wed Jun  4 11:16:07 2025 with memory = 920.98 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] #Complete Global Routing.
[06/04 11:16:07     35s] #Total number of nets with non-default rule or having extra spacing = 8
[06/04 11:16:07     35s] #Total wire length = 4553 um.
[06/04 11:16:07     35s] #Total half perimeter of net bounding box = 1612 um.
[06/04 11:16:07     35s] #Total wire length on LAYER ME1 = 0 um.
[06/04 11:16:07     35s] #Total wire length on LAYER ME2 = 2066 um.
[06/04 11:16:07     35s] #Total wire length on LAYER ME3 = 714 um.
[06/04 11:16:07     35s] #Total wire length on LAYER ME4 = 1243 um.
[06/04 11:16:07     35s] #Total wire length on LAYER ME5 = 529 um.
[06/04 11:16:07     35s] #Total wire length on LAYER ME6 = 0 um.
[06/04 11:16:07     35s] #Total number of vias = 492
[06/04 11:16:07     35s] #Up-Via Summary (total 492):
[06/04 11:16:07     35s] #           
[06/04 11:16:07     35s] #-----------------------
[06/04 11:16:07     35s] # ME1               171
[06/04 11:16:07     35s] # ME2               166
[06/04 11:16:07     35s] # ME3               101
[06/04 11:16:07     35s] # ME4                54
[06/04 11:16:07     35s] #-----------------------
[06/04 11:16:07     35s] #                   492 
[06/04 11:16:07     35s] #
[06/04 11:16:07     35s] #Total number of involved priority nets 8
[06/04 11:16:07     35s] #Maximum src to sink distance for priority net 528.8
[06/04 11:16:07     35s] #Average of max src_to_sink distance for priority net 219.9
[06/04 11:16:07     35s] #Average of ave src_to_sink distance for priority net 134.3
[06/04 11:16:07     35s] ### update cpu:00:00:00, real:00:00:00, mem:921.4 MB, peak:941.8 MB
[06/04 11:16:07     35s] ### report_overcon starts on Wed Jun  4 11:16:07 2025 with memory = 921.43 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:921.4 MB, peak:941.8 MB
[06/04 11:16:07     35s] ### report_overcon starts on Wed Jun  4 11:16:07 2025 with memory = 921.43 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] #Max overcon = 3 tracks.
[06/04 11:16:07     35s] #Total overcon = 1.86%.
[06/04 11:16:07     35s] #Worst layer Gcell overcon rate = 5.41%.
[06/04 11:16:07     35s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:921.4 MB, peak:941.8 MB
[06/04 11:16:07     35s] ### route_end cpu:00:00:00, real:00:00:00, mem:921.4 MB, peak:941.8 MB
[06/04 11:16:07     35s] ### global_route design signature (7): route=1448443769 net_attr=671274052
[06/04 11:16:07     35s] #
[06/04 11:16:07     35s] #Global routing statistics:
[06/04 11:16:07     35s] #Cpu time = 00:00:00
[06/04 11:16:07     35s] #Elapsed time = 00:00:00
[06/04 11:16:07     35s] #Increased memory = 5.43 (MB)
[06/04 11:16:07     35s] #Total memory = 920.99 (MB)
[06/04 11:16:07     35s] #Peak memory = 941.76 (MB)
[06/04 11:16:07     35s] #
[06/04 11:16:07     35s] #Finished global routing on Wed Jun  4 11:16:07 2025
[06/04 11:16:07     35s] #
[06/04 11:16:07     35s] #
[06/04 11:16:07     35s] ### Time Record (Global Routing) is uninstalled.
[06/04 11:16:07     35s] ### Time Record (Data Preparation) is installed.
[06/04 11:16:07     35s] ### Time Record (Data Preparation) is uninstalled.
[06/04 11:16:07     35s] ### track-assign external-init starts on Wed Jun  4 11:16:07 2025 with memory = 920.70 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] ### Time Record (Track Assignment) is installed.
[06/04 11:16:07     35s] #reading routing guides ......
[06/04 11:16:07     35s] ### Time Record (Track Assignment) is uninstalled.
[06/04 11:16:07     35s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:920.7 MB, peak:941.8 MB
[06/04 11:16:07     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 920.71 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] ### track-assign engine-init starts on Wed Jun  4 11:16:07 2025 with memory = 920.72 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] ### Time Record (Track Assignment) is installed.
[06/04 11:16:07     35s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:920.7 MB, peak:941.8 MB
[06/04 11:16:07     35s] ### track-assign core-engine starts on Wed Jun  4 11:16:07 2025 with memory = 920.77 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] #Start Track Assignment.
[06/04 11:16:07     35s] #Done with 93 horizontal wires in 2 hboxes and 180 vertical wires in 2 hboxes.
[06/04 11:16:07     35s] #Done with 93 horizontal wires in 2 hboxes and 181 vertical wires in 2 hboxes.
[06/04 11:16:07     35s] #Complete Track Assignment.
[06/04 11:16:07     35s] #Total number of nets with non-default rule or having extra spacing = 8
[06/04 11:16:07     35s] #Total wire length = 4712 um.
[06/04 11:16:07     35s] #Total half perimeter of net bounding box = 1612 um.
[06/04 11:16:07     35s] #Total wire length on LAYER ME1 = 97 um.
[06/04 11:16:07     35s] #Total wire length on LAYER ME2 = 2072 um.
[06/04 11:16:07     35s] #Total wire length on LAYER ME3 = 679 um.
[06/04 11:16:07     35s] #Total wire length on LAYER ME4 = 1288 um.
[06/04 11:16:07     35s] #Total wire length on LAYER ME5 = 576 um.
[06/04 11:16:07     35s] #Total wire length on LAYER ME6 = 0 um.
[06/04 11:16:07     35s] #Total number of vias = 492
[06/04 11:16:07     35s] #Up-Via Summary (total 492):
[06/04 11:16:07     35s] #           
[06/04 11:16:07     35s] #-----------------------
[06/04 11:16:07     35s] # ME1               171
[06/04 11:16:07     35s] # ME2               166
[06/04 11:16:07     35s] # ME3               101
[06/04 11:16:07     35s] # ME4                54
[06/04 11:16:07     35s] #-----------------------
[06/04 11:16:07     35s] #                   492 
[06/04 11:16:07     35s] #
[06/04 11:16:07     35s] ### track_assign design signature (10): route=1625718748
[06/04 11:16:07     35s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:921.3 MB, peak:941.8 MB
[06/04 11:16:07     35s] ### Time Record (Track Assignment) is uninstalled.
[06/04 11:16:07     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 921.01 (MB), peak = 941.76 (MB)
[06/04 11:16:07     35s] #
[06/04 11:16:07     35s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/04 11:16:07     35s] #Cpu time = 00:00:00
[06/04 11:16:07     35s] #Elapsed time = 00:00:00
[06/04 11:16:07     35s] #Increased memory = 19.69 (MB)
[06/04 11:16:07     35s] #Total memory = 921.02 (MB)
[06/04 11:16:07     35s] #Peak memory = 941.76 (MB)
[06/04 11:16:07     35s] ### Time Record (Detail Routing) is installed.
[06/04 11:16:07     35s] ### max drc and si pitch = 3820 (  3.8200 um) MT-safe pitch = 14800 ( 14.8000 um) patch pitch = 16000 ( 16.0000 um)
[06/04 11:16:07     36s] #
[06/04 11:16:07     36s] #Start Detail Routing..
[06/04 11:16:07     36s] #start initial detail routing ...
[06/04 11:16:07     36s] ### Design has 10 dirty nets
[06/04 11:16:08     36s] # ECO: 4.7% of the total area was rechecked for DRC, and 62.5% required routing.
[06/04 11:16:08     36s] #   number of violations = 3
[06/04 11:16:08     36s] #
[06/04 11:16:08     36s] #    By Layer and Type :
[06/04 11:16:08     36s] #	          Short   Totals
[06/04 11:16:08     36s] #	ME1           2        2
[06/04 11:16:08     36s] #	ME2           0        0
[06/04 11:16:08     36s] #	ME3           0        0
[06/04 11:16:08     36s] #	ME4           1        1
[06/04 11:16:08     36s] #	Totals        3        3
[06/04 11:16:08     36s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 925.21 (MB), peak = 954.83 (MB)
[06/04 11:16:08     36s] #start 1st optimization iteration ...
[06/04 11:16:08     36s] #   number of violations = 0
[06/04 11:16:08     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 927.76 (MB), peak = 954.83 (MB)
[06/04 11:16:08     36s] #Complete Detail Routing.
[06/04 11:16:08     36s] #Total number of nets with non-default rule or having extra spacing = 8
[06/04 11:16:08     36s] #Total wire length = 4736 um.
[06/04 11:16:08     36s] #Total half perimeter of net bounding box = 1612 um.
[06/04 11:16:08     36s] #Total wire length on LAYER ME1 = 58 um.
[06/04 11:16:08     36s] #Total wire length on LAYER ME2 = 2349 um.
[06/04 11:16:08     36s] #Total wire length on LAYER ME3 = 789 um.
[06/04 11:16:08     36s] #Total wire length on LAYER ME4 = 1096 um.
[06/04 11:16:08     36s] #Total wire length on LAYER ME5 = 443 um.
[06/04 11:16:08     36s] #Total wire length on LAYER ME6 = 0 um.
[06/04 11:16:08     36s] #Total number of vias = 518
[06/04 11:16:08     36s] #Up-Via Summary (total 518):
[06/04 11:16:08     36s] #           
[06/04 11:16:08     36s] #-----------------------
[06/04 11:16:08     36s] # ME1               186
[06/04 11:16:08     36s] # ME2               167
[06/04 11:16:08     36s] # ME3               130
[06/04 11:16:08     36s] # ME4                35
[06/04 11:16:08     36s] #-----------------------
[06/04 11:16:08     36s] #                   518 
[06/04 11:16:08     36s] #
[06/04 11:16:08     36s] #Total number of DRC violations = 0
[06/04 11:16:08     36s] ### Time Record (Detail Routing) is uninstalled.
[06/04 11:16:08     36s] #Cpu time = 00:00:01
[06/04 11:16:08     36s] #Elapsed time = 00:00:01
[06/04 11:16:08     36s] #Increased memory = 5.40 (MB)
[06/04 11:16:08     36s] #Total memory = 926.42 (MB)
[06/04 11:16:08     36s] #Peak memory = 954.83 (MB)
[06/04 11:16:08     36s] #detailRoute Statistics:
[06/04 11:16:08     36s] #Cpu time = 00:00:01
[06/04 11:16:08     36s] #Elapsed time = 00:00:01
[06/04 11:16:08     36s] #Increased memory = 5.42 (MB)
[06/04 11:16:08     36s] #Total memory = 926.43 (MB)
[06/04 11:16:08     36s] #Peak memory = 954.83 (MB)
[06/04 11:16:08     36s] #Skip updating routing design signature in db-snapshot flow
[06/04 11:16:08     36s] ### global_detail_route design signature (18): route=1736313360 flt_obj=0 vio=1905142130 shield_wire=1
[06/04 11:16:08     36s] ### Time Record (DB Export) is installed.
[06/04 11:16:08     36s] ### export design design signature (19): route=1736313360 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2028944476 dirty_area=0, del_dirty_area=0 cell=134918535 placement=1503220630 pin_access=949076368
[06/04 11:16:08     36s] ### Time Record (DB Export) is uninstalled.
[06/04 11:16:08     36s] ### Time Record (Post Callback) is installed.
[06/04 11:16:08     36s] ### Time Record (Post Callback) is uninstalled.
[06/04 11:16:08     36s] #
[06/04 11:16:08     36s] #globalDetailRoute statistics:
[06/04 11:16:08     36s] #Cpu time = 00:00:02
[06/04 11:16:08     36s] #Elapsed time = 00:00:02
[06/04 11:16:08     36s] #Increased memory = 39.71 (MB)
[06/04 11:16:08     36s] #Total memory = 932.84 (MB)
[06/04 11:16:08     36s] #Peak memory = 954.83 (MB)
[06/04 11:16:08     36s] #Number of warnings = 2
[06/04 11:16:08     36s] #Total number of warnings = 4
[06/04 11:16:08     36s] #Number of fails = 0
[06/04 11:16:08     36s] #Total number of fails = 0
[06/04 11:16:08     36s] #Complete globalDetailRoute on Wed Jun  4 11:16:08 2025
[06/04 11:16:08     36s] #
[06/04 11:16:08     36s] ### Time Record (globalDetailRoute) is uninstalled.
[06/04 11:16:08     36s] ### 
[06/04 11:16:08     36s] ###   Scalability Statistics
[06/04 11:16:08     36s] ### 
[06/04 11:16:08     36s] ### --------------------------------+----------------+----------------+----------------+
[06/04 11:16:08     36s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[06/04 11:16:08     36s] ### --------------------------------+----------------+----------------+----------------+
[06/04 11:16:08     36s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/04 11:16:08     36s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/04 11:16:08     36s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[06/04 11:16:08     36s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[06/04 11:16:08     36s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[06/04 11:16:08     36s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[06/04 11:16:08     36s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[06/04 11:16:08     36s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[06/04 11:16:08     36s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[06/04 11:16:08     36s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[06/04 11:16:08     36s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[06/04 11:16:08     36s] ### --------------------------------+----------------+----------------+----------------+
[06/04 11:16:08     36s] ### 
[06/04 11:16:08     36s] % End globalDetailRoute (date=06/04 11:16:08, total cpu=0:00:01.6, real=0:00:02.0, peak res=954.8M, current mem=932.9M)
[06/04 11:16:08     36s]         NanoRoute done. (took cpu=0:00:01.6 real=0:00:01.6)
[06/04 11:16:08     36s]       Clock detailed routing done.
[06/04 11:16:08     36s] Checking guided vs. routed lengths for 8 nets...
[06/04 11:16:08     36s] 
[06/04 11:16:08     36s]       
[06/04 11:16:08     36s]       Guided max path lengths
[06/04 11:16:08     36s]       =======================
[06/04 11:16:08     36s]       
[06/04 11:16:08     36s]       ---------------------------------------
[06/04 11:16:08     36s]       From (um)    To (um)    Number of paths
[06/04 11:16:08     36s]       ---------------------------------------
[06/04 11:16:08     36s]          0.000      50.000           2
[06/04 11:16:08     36s]         50.000     100.000           3
[06/04 11:16:08     36s]        100.000     150.000           2
[06/04 11:16:08     36s]        150.000     200.000           0
[06/04 11:16:08     36s]        200.000     250.000           0
[06/04 11:16:08     36s]        250.000     300.000           0
[06/04 11:16:08     36s]        300.000     350.000           0
[06/04 11:16:08     36s]        350.000     400.000           0
[06/04 11:16:08     36s]        400.000     450.000           0
[06/04 11:16:08     36s]        450.000     500.000           1
[06/04 11:16:08     36s]       ---------------------------------------
[06/04 11:16:08     36s]       
[06/04 11:16:08     36s]       Deviation of routing from guided max path lengths
[06/04 11:16:08     36s]       =================================================
[06/04 11:16:08     36s]       
[06/04 11:16:08     36s]       --------------------------------------
[06/04 11:16:08     36s]       From (%)    To (%)     Number of paths
[06/04 11:16:08     36s]       --------------------------------------
[06/04 11:16:08     36s]       below         0.000           1
[06/04 11:16:08     36s]         0.000      50.000           5
[06/04 11:16:08     36s]        50.000     100.000           0
[06/04 11:16:08     36s]       100.000     150.000           1
[06/04 11:16:08     36s]       150.000     200.000           0
[06/04 11:16:08     36s]       200.000     250.000           1
[06/04 11:16:08     36s]       --------------------------------------
[06/04 11:16:08     36s]       
[06/04 11:16:08     36s] 
[06/04 11:16:08     36s]     Top 2 notable deviations of routed length from guided length
[06/04 11:16:08     36s]     =============================================================
[06/04 11:16:08     36s] 
[06/04 11:16:08     36s]     Net net1840 (21 terminals)
[06/04 11:16:08     36s]     Guided length:  max path =   145.960um, total =   258.039um
[06/04 11:16:08     36s]     Routed length:  max path =   358.680um, total =   520.720um
[06/04 11:16:08     36s]     Deviation:      max path =   145.739%,  total =   101.799%
[06/04 11:16:08     36s] 
[06/04 11:16:08     36s]     Net net1825 (41 terminals)
[06/04 11:16:08     36s]     Guided length:  max path =   493.222um, total =  1027.438um
[06/04 11:16:08     36s]     Routed length:  max path =   563.760um, total =  1942.750um
[06/04 11:16:08     36s]     Deviation:      max path =    14.301%,  total =    89.087%
[06/04 11:16:08     36s] 
[06/04 11:16:08     36s] Set FIXED routing status on 9 net(s)
[06/04 11:16:08     36s] Set FIXED placed status on 8 instance(s)
[06/04 11:16:08     36s]       Route Remaining Unrouted Nets...
[06/04 11:16:08     36s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[06/04 11:16:08     36s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:16:08     36s] All LLGs are deleted
[06/04 11:16:08     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1170.5M
[06/04 11:16:08     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1170.5M
[06/04 11:16:08     36s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:16:08     36s] ### Creating LA Mngr. totSessionCpu=0:00:36.9 mem=1170.5M
[06/04 11:16:08     36s] LayerId::1 widthSet size::4
[06/04 11:16:08     36s] LayerId::2 widthSet size::4
[06/04 11:16:08     36s] LayerId::3 widthSet size::4
[06/04 11:16:08     36s] LayerId::4 widthSet size::4
[06/04 11:16:08     36s] LayerId::5 widthSet size::4
[06/04 11:16:08     36s] LayerId::6 widthSet size::2
[06/04 11:16:08     36s] Updating RC grid for preRoute extraction ...
[06/04 11:16:08     36s] Initializing multi-corner capacitance tables ... 
[06/04 11:16:08     36s] Initializing multi-corner resistance tables ...
[06/04 11:16:08     36s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:16:08     36s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:16:08     36s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.839700 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:16:08     36s] ### Creating LA Mngr, finished. totSessionCpu=0:00:36.9 mem=1170.5M
[06/04 11:16:08     36s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Started Loading and Dumping File ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Reading DB...
[06/04 11:16:08     36s] (I)       Read data from FE... (mem=1170.5M)
[06/04 11:16:08     36s] (I)       Read nodes and places... (mem=1170.5M)
[06/04 11:16:08     36s] (I)       Done Read nodes and places (cpu=0.000s, mem=1170.5M)
[06/04 11:16:08     36s] (I)       Read nets... (mem=1170.5M)
[06/04 11:16:08     36s] (I)       Done Read nets (cpu=0.000s, mem=1170.5M)
[06/04 11:16:08     36s] (I)       Done Read data from FE (cpu=0.000s, mem=1170.5M)
[06/04 11:16:08     36s] (I)       before initializing RouteDB syMemory usage = 1170.5 MB
[06/04 11:16:08     36s] (I)       == Non-default Options ==
[06/04 11:16:08     36s] (I)       Maximum routing layer                              : 6
[06/04 11:16:08     36s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 11:16:08     36s] (I)       Use row-based GCell size
[06/04 11:16:08     36s] (I)       GCell unit size  : 4480
[06/04 11:16:08     36s] (I)       GCell multiplier : 1
[06/04 11:16:08     36s] (I)       build grid graph
[06/04 11:16:08     36s] (I)       build grid graph start
[06/04 11:16:08     36s] [NR-eGR] Track table information for default rule: 
[06/04 11:16:08     36s] [NR-eGR] ME1 has no routable track
[06/04 11:16:08     36s] [NR-eGR] ME2 has single uniform track structure
[06/04 11:16:08     36s] [NR-eGR] ME3 has single uniform track structure
[06/04 11:16:08     36s] [NR-eGR] ME4 has single uniform track structure
[06/04 11:16:08     36s] [NR-eGR] ME5 has single uniform track structure
[06/04 11:16:08     36s] [NR-eGR] ME6 has single uniform track structure
[06/04 11:16:08     36s] (I)       build grid graph end
[06/04 11:16:08     36s] (I)       ===========================================================================
[06/04 11:16:08     36s] (I)       == Report All Rule Vias ==
[06/04 11:16:08     36s] (I)       ===========================================================================
[06/04 11:16:08     36s] (I)        Via Rule : (Default)
[06/04 11:16:08     36s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 11:16:08     36s] (I)       ---------------------------------------------------------------------------
[06/04 11:16:08     36s] (I)        1    4 : VIA12_VV                   33 : VIA12_HH_2cut_E          
[06/04 11:16:08     36s] (I)        2    7 : VIA23_VH                   43 : VIA23_HH_2cut_E          
[06/04 11:16:08     36s] (I)        3   11 : VIA34_VH                   53 : VIA34_HH_2cut_E          
[06/04 11:16:08     36s] (I)        4   15 : VIA45_VH                   63 : VIA45_HH_2cut_E          
[06/04 11:16:08     36s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 11:16:08     36s] (I)       ===========================================================================
[06/04 11:16:08     36s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Num PG vias on layer 2 : 0
[06/04 11:16:08     36s] (I)       Num PG vias on layer 3 : 0
[06/04 11:16:08     36s] (I)       Num PG vias on layer 4 : 0
[06/04 11:16:08     36s] (I)       Num PG vias on layer 5 : 0
[06/04 11:16:08     36s] (I)       Num PG vias on layer 6 : 0
[06/04 11:16:08     36s] [NR-eGR] Read 9034 PG shapes
[06/04 11:16:08     36s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] [NR-eGR] #Routing Blockages  : 0
[06/04 11:16:08     36s] [NR-eGR] #Instance Blockages : 0
[06/04 11:16:08     36s] [NR-eGR] #PG Blockages       : 9034
[06/04 11:16:08     36s] [NR-eGR] #Halo Blockages     : 0
[06/04 11:16:08     36s] [NR-eGR] #Boundary Blockages : 0
[06/04 11:16:08     36s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 11:16:08     36s] [NR-eGR] Num Prerouted Nets = 9  Num Prerouted Wires = 780
[06/04 11:16:08     36s] (I)       readDataFromPlaceDB
[06/04 11:16:08     36s] (I)       Read net information..
[06/04 11:16:08     36s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=9
[06/04 11:16:08     36s] (I)       Read testcase time = 0.000 seconds
[06/04 11:16:08     36s] 
[06/04 11:16:08     36s] (I)       early_global_route_priority property id does not exist.
[06/04 11:16:08     36s] (I)       Start initializing grid graph
[06/04 11:16:08     36s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 11:16:08     36s] (I)       End initializing grid graph
[06/04 11:16:08     36s] (I)       Model blockages into capacity
[06/04 11:16:08     36s] (I)       Read Num Blocks=9034  Num Prerouted Wires=780  Num CS=0
[06/04 11:16:08     36s] (I)       Started Modeling ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 383
[06/04 11:16:08     36s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 262
[06/04 11:16:08     36s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 125
[06/04 11:16:08     36s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 10
[06/04 11:16:08     36s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 11:16:08     36s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       -- layer congestion ratio --
[06/04 11:16:08     36s] (I)       Layer 1 : 0.100000
[06/04 11:16:08     36s] (I)       Layer 2 : 0.700000
[06/04 11:16:08     36s] (I)       Layer 3 : 0.700000
[06/04 11:16:08     36s] (I)       Layer 4 : 0.700000
[06/04 11:16:08     36s] (I)       Layer 5 : 0.700000
[06/04 11:16:08     36s] (I)       Layer 6 : 0.700000
[06/04 11:16:08     36s] (I)       ----------------------------
[06/04 11:16:08     36s] (I)       Number of ignored nets = 9
[06/04 11:16:08     36s] (I)       Number of fixed nets = 9.  Ignored: Yes
[06/04 11:16:08     36s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 11:16:08     36s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 11:16:08     36s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 11:16:08     36s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 11:16:08     36s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 11:16:08     36s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 11:16:08     36s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 11:16:08     36s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 11:16:08     36s] (I)       Before initializing Early Global Route syMemory usage = 1170.5 MB
[06/04 11:16:08     36s] (I)       Ndr track 0 does not exist
[06/04 11:16:08     36s] (I)       Ndr track 0 does not exist
[06/04 11:16:08     36s] (I)       ---------------------Grid Graph Info--------------------
[06/04 11:16:08     36s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 11:16:08     36s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 11:16:08     36s] (I)       Site width          :   560  (dbu)
[06/04 11:16:08     36s] (I)       Row height          :  4480  (dbu)
[06/04 11:16:08     36s] (I)       GCell width         :  4480  (dbu)
[06/04 11:16:08     36s] (I)       GCell height        :  4480  (dbu)
[06/04 11:16:08     36s] (I)       Grid                :    93    90     6
[06/04 11:16:08     36s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 11:16:08     36s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 11:16:08     36s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 11:16:08     36s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 11:16:08     36s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 11:16:08     36s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 11:16:08     36s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 11:16:08     36s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 11:16:08     36s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 11:16:08     36s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 11:16:08     36s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 11:16:08     36s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 11:16:08     36s] (I)       --------------------------------------------------------
[06/04 11:16:08     36s] 
[06/04 11:16:08     36s] [NR-eGR] ============ Routing rule table ============
[06/04 11:16:08     36s] [NR-eGR] Rule id: 0  Nets: 2332 
[06/04 11:16:08     36s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 11:16:08     36s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 11:16:08     36s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:16:08     36s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:16:08     36s] [NR-eGR] Rule id: 1  Nets: 0 
[06/04 11:16:08     36s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/04 11:16:08     36s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[06/04 11:16:08     36s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[06/04 11:16:08     36s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:16:08     36s] [NR-eGR] ========================================
[06/04 11:16:08     36s] [NR-eGR] 
[06/04 11:16:08     36s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 11:16:08     36s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 11:16:08     36s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 11:16:08     36s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 11:16:08     36s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 11:16:08     36s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 11:16:08     36s] (I)       After initializing Early Global Route syMemory usage = 1170.5 MB
[06/04 11:16:08     36s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Reset routing kernel
[06/04 11:16:08     36s] (I)       Started Global Routing ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       ============= Initialization =============
[06/04 11:16:08     36s] (I)       totalPins=6673  totalGlobalPin=6464 (96.87%)
[06/04 11:16:08     36s] (I)       Started Net group 1 ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Started Build MST ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Generate topology with single threads
[06/04 11:16:08     36s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 11:16:08     36s] [NR-eGR] Layer group 1: route 2332 net(s) in layer range [2, 6]
[06/04 11:16:08     36s] (I)       
[06/04 11:16:08     36s] (I)       ============  Phase 1a Route ============
[06/04 11:16:08     36s] (I)       Started Phase 1a ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Started Pattern routing ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 89
[06/04 11:16:08     36s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Usage: 14589 = (7142 H, 7447 V) = (7.95% H, 7.43% V) = (3.200e+04um H, 3.336e+04um V)
[06/04 11:16:08     36s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       
[06/04 11:16:08     36s] (I)       ============  Phase 1b Route ============
[06/04 11:16:08     36s] (I)       Started Phase 1b ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Started Monotonic routing ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Usage: 14609 = (7151 H, 7458 V) = (7.96% H, 7.44% V) = (3.204e+04um H, 3.341e+04um V)
[06/04 11:16:08     36s] (I)       Overflow of layer group 1: 7.04% H + 1.80% V. EstWL: 6.544832e+04um
[06/04 11:16:08     36s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       
[06/04 11:16:08     36s] (I)       ============  Phase 1c Route ============
[06/04 11:16:08     36s] (I)       Started Phase 1c ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Started Two level routing ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Level2 Grid: 19 x 18
[06/04 11:16:08     36s] (I)       Started Two Level Routing ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Usage: 14615 = (7151 H, 7464 V) = (7.96% H, 7.45% V) = (3.204e+04um H, 3.344e+04um V)
[06/04 11:16:08     36s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       
[06/04 11:16:08     36s] (I)       ============  Phase 1d Route ============
[06/04 11:16:08     36s] (I)       Started Phase 1d ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Started Detoured routing ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Usage: 14615 = (7151 H, 7464 V) = (7.96% H, 7.45% V) = (3.204e+04um H, 3.344e+04um V)
[06/04 11:16:08     36s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       
[06/04 11:16:08     36s] (I)       ============  Phase 1e Route ============
[06/04 11:16:08     36s] (I)       Started Phase 1e ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Started Route legalization ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Usage: 14723 = (7150 H, 7573 V) = (7.96% H, 7.56% V) = (3.203e+04um H, 3.393e+04um V)
[06/04 11:16:08     36s] [NR-eGR] Early Global Route overflow of layer group 1: 6.98% H + 1.79% V. EstWL: 6.595904e+04um
[06/04 11:16:08     36s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Started Layer assignment ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Running layer assignment with 1 threads
[06/04 11:16:08     36s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       
[06/04 11:16:08     36s] (I)       ============  Phase 1l Route ============
[06/04 11:16:08     36s] (I)       Started Phase 1l ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       
[06/04 11:16:08     36s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 11:16:08     36s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/04 11:16:08     36s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/04 11:16:08     36s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[06/04 11:16:08     36s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 11:16:08     36s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 11:16:08     36s] [NR-eGR]     ME2  (2)        79( 0.95%)         6( 0.07%)         0( 0.00%)   ( 1.03%) 
[06/04 11:16:08     36s] [NR-eGR]     ME3  (3)       325( 3.95%)        26( 0.32%)         1( 0.01%)   ( 4.28%) 
[06/04 11:16:08     36s] [NR-eGR]     ME4  (4)        22( 0.27%)         0( 0.00%)         0( 0.00%)   ( 0.27%) 
[06/04 11:16:08     36s] [NR-eGR]     ME5  (5)       128( 1.56%)         1( 0.01%)         0( 0.00%)   ( 1.57%) 
[06/04 11:16:08     36s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 11:16:08     36s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 11:16:08     36s] [NR-eGR] Total              554( 1.43%)        33( 0.08%)         1( 0.00%)   ( 1.51%) 
[06/04 11:16:08     36s] [NR-eGR] 
[06/04 11:16:08     36s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       total 2D Cap : 193855 = (91712 H, 102143 V)
[06/04 11:16:08     36s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.85% H + 0.33% V
[06/04 11:16:08     36s] [NR-eGR] Overflow after Early Global Route 3.48% H + 0.40% V
[06/04 11:16:08     36s] (I)       ============= track Assignment ============
[06/04 11:16:08     36s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Started Track Assignment ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 11:16:08     36s] (I)       Running track assignment with 1 threads
[06/04 11:16:08     36s] (I)       Current Track Assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] (I)       Run Multi-thread track assignment
[06/04 11:16:08     36s] (I)       Finished Track Assignment ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] [NR-eGR] Started Export DB wires ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] [NR-eGR] Started Export all nets ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] [NR-eGR] Started Set wire vias ( Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:08     36s] [NR-eGR]    ME1  (1F) length: 5.807000e+01um, number of vias: 6755
[06/04 11:16:08     36s] [NR-eGR]    ME2  (2V) length: 3.318112e+04um, number of vias: 9980
[06/04 11:16:08     36s] [NR-eGR]    ME3  (3H) length: 2.426518e+04um, number of vias: 1215
[06/04 11:16:08     36s] [NR-eGR]    ME4  (4V) length: 6.565690e+03um, number of vias: 837
[06/04 11:16:08     36s] [NR-eGR]    ME5  (5H) length: 1.153913e+04um, number of vias: 12
[06/04 11:16:08     36s] [NR-eGR]    ME6  (6V) length: 9.520000e+00um, number of vias: 0
[06/04 11:16:08     36s] [NR-eGR] Total length: 7.561871e+04um, number of vias: 18799
[06/04 11:16:08     36s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:08     36s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/04 11:16:08     36s] [NR-eGR] --------------------------------------------------------------------------
[06/04 11:16:08     36s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1170.49 MB )
[06/04 11:16:08     36s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:08     36s]     Routing using NR in eGR->NR Step done.
[06/04 11:16:08     36s] Net route status summary:
[06/04 11:16:08     36s]   Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=9, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:16:08     36s]   Non-clock:  2334 (unrouted=2, trialRouted=2332, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:16:08     36s] 
[06/04 11:16:08     36s] CCOPT: Done with clock implementation routing.
[06/04 11:16:08     36s] 
[06/04 11:16:08     36s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.8 real=0:00:01.8)
[06/04 11:16:08     36s]   Clock implementation routing done.
[06/04 11:16:08     36s]   Leaving CCOpt scope - extractRC...
[06/04 11:16:08     36s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/04 11:16:08     36s] Extraction called for design 'CONV' of instances=2073 and nets=2343 using extraction engine 'preRoute' .
[06/04 11:16:08     36s] PreRoute RC Extraction called for design CONV.
[06/04 11:16:08     36s] RC Extraction called in multi-corner(2) mode.
[06/04 11:16:08     36s] RCMode: PreRoute
[06/04 11:16:08     36s]       RC Corner Indexes            0       1   
[06/04 11:16:08     36s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 11:16:08     36s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 11:16:08     36s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 11:16:08     36s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 11:16:08     36s] Shrink Factor                : 1.00000
[06/04 11:16:08     36s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/04 11:16:08     36s] Using capacitance table file ...
[06/04 11:16:08     36s] LayerId::1 widthSet size::4
[06/04 11:16:08     36s] LayerId::2 widthSet size::4
[06/04 11:16:08     36s] LayerId::3 widthSet size::4
[06/04 11:16:08     36s] LayerId::4 widthSet size::4
[06/04 11:16:08     36s] LayerId::5 widthSet size::4
[06/04 11:16:08     36s] LayerId::6 widthSet size::2
[06/04 11:16:08     36s] Updating RC grid for preRoute extraction ...
[06/04 11:16:08     36s] Initializing multi-corner capacitance tables ... 
[06/04 11:16:08     36s] Initializing multi-corner resistance tables ...
[06/04 11:16:08     36s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:16:08     36s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:16:08     36s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.233837 ; aWlH: 0.000000 ; Pmax: 0.839300 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:16:08     36s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1170.488M)
[06/04 11:16:08     36s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/04 11:16:08     36s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:08     36s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 11:16:08     36s] End AAE Lib Interpolated Model. (MEM=1170.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:16:08     36s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:08     36s]   Clock DAG stats after routing clock trees:
[06/04 11:16:08     36s]     cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:08     36s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=130.458um^2, l=0.000um^2, total=130.458um^2
[06/04 11:16:08     36s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:08     36s]     sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:08     36s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.486pF, total=0.486pF
[06/04 11:16:08     36s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=3619.740um, total=3619.740um
[06/04 11:16:08     36s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:16:08     36s]   Clock DAG net violations after routing clock trees:
[06/04 11:16:08     36s]     Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[06/04 11:16:08     36s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[06/04 11:16:08     36s]     Leaf : target=1.200ns count=9 avg=0.641ns sd=0.386ns min=0.071ns max=1.201ns {6 <= 0.720ns, 1 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 1 <= 1.200ns} {1 <= 1.260ns, 0 <= 1.320ns, 0 <= 1.440ns, 0 <= 1.800ns, 0 > 1.800ns}
[06/04 11:16:08     36s]   Clock DAG library cell distribution after routing clock trees {count}:
[06/04 11:16:08     36s]     NICGs: AN2D4: 1 AN2D1: 7 
[06/04 11:16:08     36s]   Primary reporting skew groups after routing clock trees:
[06/04 11:16:08     36s]     skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.681, avg=0.484, sd=0.194], skew [0.681 vs 0.585*], 92.5% {0.224, 0.681} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     36s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:08     36s]       max path sink: conv_mac_reg_1_/CP
[06/04 11:16:08     36s]   Skew group summary after routing clock trees:
[06/04 11:16:08     36s]     skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.681, avg=0.484, sd=0.194], skew [0.681 vs 0.585*], 92.5% {0.224, 0.681} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     36s]     skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.681, avg=0.484, sd=0.194], skew [0.681 vs 0.585*], 92.5% {0.224, 0.681} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     36s]   CCOpt::Phase::Routing done. (took cpu=0:00:01.9 real=0:00:01.8)
[06/04 11:16:08     36s]   CCOpt::Phase::PostConditioning...
[06/04 11:16:08     36s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[06/04 11:16:08     36s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 11:16:08     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:1218.2M
[06/04 11:16:08     36s] #spOpts: N=180 mergeVia=F 
[06/04 11:16:08     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1218.2M
[06/04 11:16:08     36s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1218.2M
[06/04 11:16:08     36s] Core basic site is Core8T
[06/04 11:16:08     37s] Fast DP-INIT is on for default
[06/04 11:16:08     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 11:16:08     37s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1226.2M
[06/04 11:16:08     37s] OPERPROF:     Starting CMU at level 3, MEM:1226.2M
[06/04 11:16:08     37s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1226.2M
[06/04 11:16:08     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1226.2M
[06/04 11:16:08     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1226.2MB).
[06/04 11:16:08     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1226.2M
[06/04 11:16:08     37s]   Removing CTS place status from clock tree and sinks.
[06/04 11:16:08     37s] Removed CTS place status from 8 clock cells (out of 10 ) and 0 clock sinks (out of 8 ).
[06/04 11:16:08     37s]   Switching to inst based legalization.
[06/04 11:16:08     37s]   PostConditioning...
[06/04 11:16:08     37s]     PostConditioning active optimizations:
[06/04 11:16:08     37s]      - DRV fixing with cell sizing and buffering
[06/04 11:16:08     37s]      - Skew fixing with cell sizing
[06/04 11:16:08     37s]     
[06/04 11:16:08     37s]     Currently running CTS, using active skew data
[06/04 11:16:08     37s]     Reset bufferability constraints...
[06/04 11:16:08     37s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[06/04 11:16:08     37s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:08     37s]     PostConditioning Upsizing To Fix DRVs...
[06/04 11:16:08     37s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[06/04 11:16:08     37s]       CCOpt-PostConditioning: considered: 9, tested: 9, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       PRO Statistics: Fix DRVs (initial upsizing):
[06/04 11:16:08     37s]       ============================================
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       Cell changes by Net Type:
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       ----------------------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]       Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[06/04 11:16:08     37s]       ----------------------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]       top                0                    0                    0            0                    0                    0
[06/04 11:16:08     37s]       trunk              0                    0                    0            0                    0                    0
[06/04 11:16:08     37s]       leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[06/04 11:16:08     37s]       ----------------------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]       Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[06/04 11:16:08     37s]       ----------------------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.509um^2 (1.923%)
[06/04 11:16:08     37s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[06/04 11:16:08     37s]         cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:08     37s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=132.966um^2, l=0.000um^2, total=132.966um^2
[06/04 11:16:08     37s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:08     37s]         sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:08     37s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.486pF, total=0.486pF
[06/04 11:16:08     37s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=3619.740um, total=3619.740um
[06/04 11:16:08     37s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:16:08     37s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[06/04 11:16:08     37s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[06/04 11:16:08     37s]         Leaf : target=1.200ns count=9 avg=0.579ns sd=0.325ns min=0.071ns max=1.146ns {7 <= 0.720ns, 1 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 1 <= 1.200ns}
[06/04 11:16:08     37s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[06/04 11:16:08     37s]         NICGs: AN2D4: 1 AN2D2: 1 AN2D1: 6 
[06/04 11:16:08     37s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[06/04 11:16:08     37s]         skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.585*], 92.5% {0.224, 0.681} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:08     37s]       max path sink: conv_mac_reg_1_/CP
[06/04 11:16:08     37s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[06/04 11:16:08     37s]         skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.585*], 92.5% {0.224, 0.681} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s]         skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.585*], 92.5% {0.224, 0.681} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s]       Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:08     37s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:08     37s]     Recomputing CTS skew targets...
[06/04 11:16:08     37s]     Resolving skew group constraints...
[06/04 11:16:08     37s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 52 variables and 122 constraints; tolerance 1
[06/04 11:16:08     37s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk/CM_ideal from 0.756ns to 0.000ns.
[06/04 11:16:08     37s] **WARN: (IMPCCOPT-1058):	Slackened off skew target for skew_group clk/CM_ideal from 0.483ns to 0.680ns.
[06/04 11:16:08     37s] **WARN: (IMPCCOPT-1058):	Slackened off skew target for skew_group clk/CM_ideal_cts from 0.483ns to 0.680ns.
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       Slackened skew group targets:
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       ----------------------------------------------------------------
[06/04 11:16:08     37s]       Skew group          Desired    Slackened    Desired    Slackened
[06/04 11:16:08     37s]                           Target     Target       Target     Target
[06/04 11:16:08     37s]                           Max ID     Max ID       Skew       Skew
[06/04 11:16:08     37s]       ----------------------------------------------------------------
[06/04 11:16:08     37s]       clk/CM_ideal           -           -         0.483       0.680
[06/04 11:16:08     37s]       clk/CM_ideal_cts       -           -         0.483       0.680
[06/04 11:16:08     37s]       ----------------------------------------------------------------
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]     Resolving skew group constraints done.
[06/04 11:16:08     37s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:08     37s]     PostConditioning Fixing DRVs...
[06/04 11:16:08     37s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/04 11:16:08     37s]       CCOpt-PostConditioning: considered: 9, tested: 9, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       PRO Statistics: Fix DRVs (cell sizing):
[06/04 11:16:08     37s]       =======================================
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       Cell changes by Net Type:
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       -------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/04 11:16:08     37s]       -------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]       top                0            0           0            0                    0                0
[06/04 11:16:08     37s]       trunk              0            0           0            0                    0                0
[06/04 11:16:08     37s]       leaf               0            0           0            0                    0                0
[06/04 11:16:08     37s]       -------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]       Total              0            0           0            0                    0                0
[06/04 11:16:08     37s]       -------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[06/04 11:16:08     37s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[06/04 11:16:08     37s]         cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:08     37s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=132.966um^2, l=0.000um^2, total=132.966um^2
[06/04 11:16:08     37s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:08     37s]         sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:08     37s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.486pF, total=0.486pF
[06/04 11:16:08     37s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=3619.740um, total=3619.740um
[06/04 11:16:08     37s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:16:08     37s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[06/04 11:16:08     37s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[06/04 11:16:08     37s]         Leaf : target=1.200ns count=9 avg=0.579ns sd=0.325ns min=0.071ns max=1.146ns {7 <= 0.720ns, 1 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 1 <= 1.200ns}
[06/04 11:16:08     37s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[06/04 11:16:08     37s]         NICGs: AN2D4: 1 AN2D2: 1 AN2D1: 6 
[06/04 11:16:08     37s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[06/04 11:16:08     37s]         skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.680*], 97.3% {0.000, 0.680} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:08     37s]       max path sink: conv_mac_reg_1_/CP
[06/04 11:16:08     37s]       Skew group summary after 'PostConditioning Fixing DRVs':
[06/04 11:16:08     37s]         skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.680*], 97.3% {0.000, 0.680} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s]         skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.680*], 97.3% {0.000, 0.680} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:08     37s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:08     37s]     Buffering to fix DRVs...
[06/04 11:16:08     37s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[06/04 11:16:08     37s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/04 11:16:08     37s]     Inserted 0 buffers and inverters.
[06/04 11:16:08     37s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[06/04 11:16:08     37s]     CCOpt-PostConditioning: nets considered: 9, nets tested: 9, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[06/04 11:16:08     37s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[06/04 11:16:08     37s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:08     37s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=132.966um^2, l=0.000um^2, total=132.966um^2
[06/04 11:16:08     37s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:08     37s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:08     37s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.486pF, total=0.486pF
[06/04 11:16:08     37s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=3619.740um, total=3619.740um
[06/04 11:16:08     37s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:16:08     37s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[06/04 11:16:08     37s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[06/04 11:16:08     37s]       Leaf : target=1.200ns count=9 avg=0.579ns sd=0.325ns min=0.071ns max=1.146ns {7 <= 0.720ns, 1 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 1 <= 1.200ns}
[06/04 11:16:08     37s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[06/04 11:16:08     37s]       NICGs: AN2D4: 1 AN2D2: 1 AN2D1: 6 
[06/04 11:16:08     37s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[06/04 11:16:08     37s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.680*], 97.3% {0.000, 0.680} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:08     37s]       max path sink: conv_mac_reg_1_/CP
[06/04 11:16:08     37s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[06/04 11:16:08     37s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.680*], 97.3% {0.000, 0.680} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.680*], 97.3% {0.000, 0.680} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] Slew Diagnostics: After DRV fixing
[06/04 11:16:08     37s] ==================================
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] Global Causes:
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] -----
[06/04 11:16:08     37s] Cause
[06/04 11:16:08     37s] -----
[06/04 11:16:08     37s]   (empty table)
[06/04 11:16:08     37s] -----
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] Top 5 overslews:
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] ---------------------------------
[06/04 11:16:08     37s] Overslew    Causes    Driving Pin
[06/04 11:16:08     37s] ---------------------------------
[06/04 11:16:08     37s]   (empty table)
[06/04 11:16:08     37s] ---------------------------------
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] -------------------
[06/04 11:16:08     37s] Cause    Occurences
[06/04 11:16:08     37s] -------------------
[06/04 11:16:08     37s]   (empty table)
[06/04 11:16:08     37s] -------------------
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] Violation diagnostics counts from the 0 nodes that have violations:
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] -------------------
[06/04 11:16:08     37s] Cause    Occurences
[06/04 11:16:08     37s] -------------------
[06/04 11:16:08     37s]   (empty table)
[06/04 11:16:08     37s] -------------------
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s]     PostConditioning Fixing Skew by cell sizing...
[06/04 11:16:08     37s] Path optimization required 0 stage delay updates 
[06/04 11:16:08     37s]       Resized 0 clock insts to decrease delay.
[06/04 11:16:08     37s] Fixing short paths with downsize only
[06/04 11:16:08     37s] Path optimization required 0 stage delay updates 
[06/04 11:16:08     37s]       Resized 0 clock insts to increase delay.
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       PRO Statistics: Fix Skew (cell sizing):
[06/04 11:16:08     37s]       =======================================
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       Cell changes by Net Type:
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       -------------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[06/04 11:16:08     37s]       -------------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]       top                0                    0           0            0                    0                  0
[06/04 11:16:08     37s]       trunk              0                    0           0            0                    0                  0
[06/04 11:16:08     37s]       leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[06/04 11:16:08     37s]       -------------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]       Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[06/04 11:16:08     37s]       -------------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[06/04 11:16:08     37s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[06/04 11:16:08     37s]       
[06/04 11:16:08     37s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[06/04 11:16:08     37s]         cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:08     37s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=132.966um^2, l=0.000um^2, total=132.966um^2
[06/04 11:16:08     37s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:08     37s]         sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:08     37s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.486pF, total=0.486pF
[06/04 11:16:08     37s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=3619.740um, total=3619.740um
[06/04 11:16:08     37s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:16:08     37s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[06/04 11:16:08     37s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[06/04 11:16:08     37s]         Leaf : target=1.200ns count=9 avg=0.579ns sd=0.325ns min=0.071ns max=1.146ns {7 <= 0.720ns, 1 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 1 <= 1.200ns}
[06/04 11:16:08     37s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[06/04 11:16:08     37s]         NICGs: AN2D4: 1 AN2D2: 1 AN2D1: 6 
[06/04 11:16:08     37s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[06/04 11:16:08     37s]         skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.680*], 97.3% {0.000, 0.680} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:08     37s]       max path sink: conv_mac_reg_1_/CP
[06/04 11:16:08     37s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[06/04 11:16:08     37s]         skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.680*], 97.3% {0.000, 0.680} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s]         skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.680*], 97.3% {0.000, 0.680} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:16:08     37s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:08     37s]     Reconnecting optimized routes...
[06/04 11:16:08     37s]     Reset timing graph...
[06/04 11:16:08     37s] Ignoring AAE DB Resetting ...
[06/04 11:16:08     37s]     Reset timing graph done.
[06/04 11:16:08     37s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:08     37s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 11:16:08     37s]     Leaving CCOpt scope - ClockRefiner...
[06/04 11:16:08     37s] Assigned high priority to 0 instances.
[06/04 11:16:08     37s]     Performing Single Pass Refine Place.
[06/04 11:16:08     37s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[06/04 11:16:08     37s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1219.7M
[06/04 11:16:08     37s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1219.7M
[06/04 11:16:08     37s] #spOpts: N=180 mergeVia=F 
[06/04 11:16:08     37s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1219.7M
[06/04 11:16:08     37s] Info: 8 insts are soft-fixed.
[06/04 11:16:08     37s] OPERPROF:       Starting CMU at level 4, MEM:1219.7M
[06/04 11:16:08     37s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1219.7M
[06/04 11:16:08     37s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1219.7M
[06/04 11:16:08     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1219.7MB).
[06/04 11:16:08     37s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.004, MEM:1219.7M
[06/04 11:16:08     37s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.004, MEM:1219.7M
[06/04 11:16:08     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.53946.4
[06/04 11:16:08     37s] OPERPROF: Starting RefinePlace at level 1, MEM:1219.7M
[06/04 11:16:08     37s] *** Starting refinePlace (0:00:37.0 mem=1219.7M) ***
[06/04 11:16:08     37s] Total net bbox length = 5.999e+04 (2.951e+04 3.048e+04) (ext = 9.439e+03)
[06/04 11:16:08     37s] Info: 8 insts are soft-fixed.
[06/04 11:16:08     37s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:16:08     37s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:16:08     37s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1219.7M
[06/04 11:16:08     37s] Starting refinePlace ...
[06/04 11:16:08     37s]   Spread Effort: high, standalone mode, useDDP on.
[06/04 11:16:08     37s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1219.7MB) @(0:00:37.1 - 0:00:37.1).
[06/04 11:16:08     37s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:16:08     37s] wireLenOptFixPriorityInst 147 inst fixed
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[06/04 11:16:08     37s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:16:08     37s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1219.7MB) @(0:00:37.1 - 0:00:37.1).
[06/04 11:16:08     37s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:16:08     37s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1219.7MB
[06/04 11:16:08     37s] Statistics of distance of Instance movement in refine placement:
[06/04 11:16:08     37s]   maximum (X+Y) =         0.00 um
[06/04 11:16:08     37s]   mean    (X+Y) =         0.00 um
[06/04 11:16:08     37s] Summary Report:
[06/04 11:16:08     37s] Instances move: 0 (out of 2073 movable)
[06/04 11:16:08     37s] Instances flipped: 0
[06/04 11:16:08     37s] Mean displacement: 0.00 um
[06/04 11:16:08     37s] Max displacement: 0.00 um 
[06/04 11:16:08     37s] Total instances moved : 0
[06/04 11:16:08     37s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.041, MEM:1219.7M
[06/04 11:16:08     37s] Total net bbox length = 5.999e+04 (2.951e+04 3.048e+04) (ext = 9.439e+03)
[06/04 11:16:08     37s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1219.7MB
[06/04 11:16:08     37s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1219.7MB) @(0:00:37.0 - 0:00:37.1).
[06/04 11:16:08     37s] *** Finished refinePlace (0:00:37.1 mem=1219.7M) ***
[06/04 11:16:08     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.53946.4
[06/04 11:16:08     37s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.045, MEM:1219.7M
[06/04 11:16:08     37s]     ClockRefiner summary
[06/04 11:16:08     37s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 163).
[06/04 11:16:08     37s] Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 8).
[06/04 11:16:08     37s] Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 155).
[06/04 11:16:08     37s] Revert refine place priority changes on 0 instances.
[06/04 11:16:08     37s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:08     37s]     Set dirty flag on 1 instances, 2 nets
[06/04 11:16:08     37s]   PostConditioning done.
[06/04 11:16:08     37s] Net route status summary:
[06/04 11:16:08     37s]   Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=9, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:16:08     37s]   Non-clock:  2334 (unrouted=2, trialRouted=2332, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:16:08     37s]   Update timing and DAG stats after post-conditioning...
[06/04 11:16:08     37s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:08     37s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 11:16:08     37s] End AAE Lib Interpolated Model. (MEM=1219.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:16:08     37s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:08     37s]   Clock DAG stats after post-conditioning:
[06/04 11:16:08     37s]     cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:08     37s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=132.966um^2, l=0.000um^2, total=132.966um^2
[06/04 11:16:08     37s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:08     37s]     sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:08     37s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.486pF, total=0.486pF
[06/04 11:16:08     37s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=3619.740um, total=3619.740um
[06/04 11:16:08     37s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:16:08     37s]   Clock DAG net violations after post-conditioning: none
[06/04 11:16:08     37s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[06/04 11:16:08     37s]     Leaf : target=1.200ns count=9 avg=0.579ns sd=0.325ns min=0.071ns max=1.146ns {7 <= 0.720ns, 1 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 1 <= 1.200ns}
[06/04 11:16:08     37s]   Clock DAG library cell distribution after post-conditioning {count}:
[06/04 11:16:08     37s]     NICGs: AN2D4: 1 AN2D2: 1 AN2D1: 6 
[06/04 11:16:08     37s]   Primary reporting skew groups after post-conditioning:
[06/04 11:16:08     37s]     skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.680*], 97.3% {0.000, 0.680} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:08     37s]       max path sink: conv_mac_reg_1_/CP
[06/04 11:16:08     37s]   Skew group summary after post-conditioning:
[06/04 11:16:08     37s]     skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.680*], 97.3% {0.000, 0.680} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s]     skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.680*], 97.3% {0.000, 0.680} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:08     37s]   Setting CTS place status to fixed for clock tree and sinks.
[06/04 11:16:08     37s] numClockCells = 10, numClockCellsFixed = 10, numClockCellsRestored = 0, numClockLatches = 8, numClockLatchesFixed =  8, numClockLatchesRestored = 0
[06/04 11:16:08     37s]   Post-balance tidy up or trial balance steps...
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   Clock DAG stats at end of CTS:
[06/04 11:16:08     37s]   ==============================
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   -------------------------------------------------------------
[06/04 11:16:08     37s]   Cell type                     Count    Area       Capacitance
[06/04 11:16:08     37s]   -------------------------------------------------------------
[06/04 11:16:08     37s]   Buffers                         0        0.000       0.000
[06/04 11:16:08     37s]   Inverters                       0        0.000       0.000
[06/04 11:16:08     37s]   Integrated Clock Gates          0        0.000       0.000
[06/04 11:16:08     37s]   Non-Integrated Clock Gates      8      132.966       0.000
[06/04 11:16:08     37s]   Clock Logic                     0        0.000       0.000
[06/04 11:16:08     37s]   All                             8      132.966       0.000
[06/04 11:16:08     37s]   -------------------------------------------------------------
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   Clock DAG wire lengths at end of CTS:
[06/04 11:16:08     37s]   =====================================
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   --------------------
[06/04 11:16:08     37s]   Type     Wire Length
[06/04 11:16:08     37s]   --------------------
[06/04 11:16:08     37s]   Top          0.000
[06/04 11:16:08     37s]   Trunk        0.000
[06/04 11:16:08     37s]   Leaf      3619.740
[06/04 11:16:08     37s]   Total     3619.740
[06/04 11:16:08     37s]   --------------------
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   Clock DAG hp wire lengths at end of CTS:
[06/04 11:16:08     37s]   ========================================
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   -----------------------
[06/04 11:16:08     37s]   Type     hp Wire Length
[06/04 11:16:08     37s]   -----------------------
[06/04 11:16:08     37s]   Top            0.000
[06/04 11:16:08     37s]   Trunk          0.000
[06/04 11:16:08     37s]   Leaf        1200.780
[06/04 11:16:08     37s]   Total       1200.780
[06/04 11:16:08     37s]   -----------------------
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   Clock DAG capacitances at end of CTS:
[06/04 11:16:08     37s]   =====================================
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   --------------------------------
[06/04 11:16:08     37s]   Type     Gate     Wire     Total
[06/04 11:16:08     37s]   --------------------------------
[06/04 11:16:08     37s]   Top      0.000    0.000    0.000
[06/04 11:16:08     37s]   Trunk    0.000    0.000    0.000
[06/04 11:16:08     37s]   Leaf     0.431    0.486    0.917
[06/04 11:16:08     37s]   Total    0.431    0.486    0.917
[06/04 11:16:08     37s]   --------------------------------
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   Clock DAG sink capacitances at end of CTS:
[06/04 11:16:08     37s]   ==========================================
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   --------------------------------------------------------
[06/04 11:16:08     37s]   Count    Total    Average    Std. Dev.    Min      Max
[06/04 11:16:08     37s]   --------------------------------------------------------
[06/04 11:16:08     37s]    155     0.431     0.003       0.001      0.000    0.003
[06/04 11:16:08     37s]   --------------------------------------------------------
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   Clock DAG net violations at end of CTS:
[06/04 11:16:08     37s]   =======================================
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   None
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   Clock DAG primary half-corner transition distribution at end of CTS:
[06/04 11:16:08     37s]   ====================================================================
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[06/04 11:16:08     37s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]   Leaf        1.200       9       0.579       0.325      0.071    1.146    {7 <= 0.720ns, 1 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 1 <= 1.200ns}         -
[06/04 11:16:08     37s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   Clock DAG library cell distribution at end of CTS:
[06/04 11:16:08     37s]   ==================================================
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   ------------------------------------
[06/04 11:16:08     37s]   Name     Type    Inst     Inst Area 
[06/04 11:16:08     37s]                    Count    (um^2)
[06/04 11:16:08     37s]   ------------------------------------
[06/04 11:16:08     37s]   AN2D4    nicg      1        25.088
[06/04 11:16:08     37s]   AN2D2    nicg      1        17.562
[06/04 11:16:08     37s]   AN2D1    nicg      6        90.317
[06/04 11:16:08     37s]   ------------------------------------
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   Primary reporting skew groups summary at end of CTS:
[06/04 11:16:08     37s]   ====================================================
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]   Half-corner          Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[06/04 11:16:08     37s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]   DC_max:setup.late    clk/CM_ideal    0.000     0.681     0.681    0.680*           0.032           0.029           0.463        0.187     97.3% {0.000, 0.680}
[06/04 11:16:08     37s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   Skew group summary at end of CTS:
[06/04 11:16:08     37s]   =================================
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]   Half-corner          Skew Group          Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[06/04 11:16:08     37s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]   DC_max:setup.late    clk/CM_ideal        0.000     0.681     0.681    0.680*           0.032           0.029           0.463        0.187     97.3% {0.000, 0.680}
[06/04 11:16:08     37s]   DC_max:setup.late    clk/CM_ideal_cts    0.000     0.681     0.681    0.680*           0.032           0.029           0.463        0.187     97.3% {0.000, 0.680}
[06/04 11:16:08     37s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   Min/max skew group path pins for unmet skew targets:
[06/04 11:16:08     37s]   ====================================================
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   -------------------------------------------------------------------------------------
[06/04 11:16:08     37s]   Half-corner          Skew Group          Min/Max    Delay    Pin
[06/04 11:16:08     37s]   -------------------------------------------------------------------------------------
[06/04 11:16:08     37s]   DC_max:setup.late    clk/CM_ideal        Min        0.000    ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:08     37s]   DC_max:setup.late    clk/CM_ideal        Max        0.681    conv_mac_reg_1_/CP
[06/04 11:16:08     37s]   DC_max:setup.late    clk/CM_ideal_cts    Min        0.000    ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:08     37s]   DC_max:setup.late    clk/CM_ideal_cts    Max        0.681    conv_mac_reg_1_/CP
[06/04 11:16:08     37s]   -------------------------------------------------------------------------------------
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   Found a total of 0 clock tree pins with a slew violation.
[06/04 11:16:08     37s]   
[06/04 11:16:08     37s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:16:08     37s] Synthesizing clock trees done.
[06/04 11:16:08     37s] Tidy Up And Update Timing...
[06/04 11:16:08     37s] External - Set all clocks to propagated mode...
[06/04 11:16:08     37s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[06/04 11:16:08     37s]  * CCOpt property update_io_latency is false
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] Setting all clocks to propagated mode.
[06/04 11:16:08     37s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:08     37s] Clock DAG stats after update timingGraph:
[06/04 11:16:08     37s]   cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:16:08     37s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=132.966um^2, l=0.000um^2, total=132.966um^2
[06/04 11:16:08     37s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:16:08     37s]   sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:16:08     37s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.486pF, total=0.486pF
[06/04 11:16:08     37s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=3619.740um, total=3619.740um
[06/04 11:16:08     37s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:16:08     37s] Clock DAG net violations after update timingGraph: none
[06/04 11:16:08     37s] Clock DAG primary half-corner transition distribution after update timingGraph:
[06/04 11:16:08     37s]   Leaf : target=1.200ns count=9 avg=0.579ns sd=0.325ns min=0.071ns max=1.146ns {7 <= 0.720ns, 1 <= 0.960ns, 0 <= 1.080ns, 0 <= 1.140ns, 1 <= 1.200ns}
[06/04 11:16:08     37s] Clock DAG library cell distribution after update timingGraph {count}:
[06/04 11:16:08     37s]   NICGs: AN2D4: 1 AN2D2: 1 AN2D1: 6 
[06/04 11:16:08     37s] Primary reporting skew groups after update timingGraph:
[06/04 11:16:08     37s]   skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.680*], 97.3% {0.000, 0.680} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:16:08     37s]       max path sink: conv_mac_reg_1_/CP
[06/04 11:16:08     37s] Skew group summary after update timingGraph:
[06/04 11:16:08     37s]   skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.680*], 97.3% {0.000, 0.680} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s]   skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.681, avg=0.463, sd=0.187], skew [0.681 vs 0.680*], 97.3% {0.000, 0.680} (wid=0.032 ws=0.032) (gid=0.649 gs=0.649)
[06/04 11:16:08     37s] Logging CTS constraint violations...
[06/04 11:16:08     37s]   No violations found.
[06/04 11:16:08     37s] Logging CTS constraint violations done.
[06/04 11:16:08     37s] Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:16:08     37s] Runtime done. (took cpu=0:00:03.5 real=0:00:03.5)
[06/04 11:16:08     37s] Runtime Report Coverage % = 99.7
[06/04 11:16:08     37s] Runtime Summary
[06/04 11:16:08     37s] ===============
[06/04 11:16:08     37s] Clock Runtime:  (32%) Core CTS           1.12 (Init 0.22, Construction 0.13, Implementation 0.50, eGRPC 0.16, PostConditioning 0.07, Other 0.04)
[06/04 11:16:08     37s] Clock Runtime:  (60%) CTS services       2.08 (RefinePlace 0.19, EarlyGlobalClock 0.21, NanoRoute 1.60, ExtractRC 0.09, TimingAnalysis 0.00)
[06/04 11:16:08     37s] Clock Runtime:   (7%) Other CTS          0.26 (Init 0.07, CongRepair/EGR-DP 0.13, TimingUpdate 0.06, Other 0.00)
[06/04 11:16:08     37s] Clock Runtime: (100%) Total              3.47
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] Runtime Summary:
[06/04 11:16:08     37s] ================
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] -----------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s] wall  % time  children  called  name
[06/04 11:16:08     37s] -----------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s] 3.48  100.00    3.48      0       
[06/04 11:16:08     37s] 3.48  100.00    3.47      1     Runtime
[06/04 11:16:08     37s] 0.02    0.61    0.02      1     CCOpt::Phase::Initialization
[06/04 11:16:08     37s] 0.02    0.60    0.02      1       Check Prerequisites
[06/04 11:16:08     37s] 0.02    0.51    0.00      1         Leaving CCOpt scope - CheckPlace
[06/04 11:16:08     37s] 0.24    6.96    0.18      1     CCOpt::Phase::PreparingToBalance
[06/04 11:16:08     37s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/04 11:16:08     37s] 0.05    1.53    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/04 11:16:08     37s] 0.02    0.50    0.00      1       Legalization setup
[06/04 11:16:08     37s] 0.11    3.14    0.00      1       Validating CTS configuration
[06/04 11:16:08     37s] 0.00    0.00    0.00      1         Checking module port directions
[06/04 11:16:08     37s] 0.00    0.12    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 11:16:08     37s] 0.02    0.67    0.00      1     Preparing To Balance
[06/04 11:16:08     37s] 0.40   11.53    0.40      1     CCOpt::Phase::Construction
[06/04 11:16:08     37s] 0.34    9.78    0.34      1       Stage::Clustering
[06/04 11:16:08     37s] 0.12    3.44    0.11      1         Clustering
[06/04 11:16:08     37s] 0.00    0.01    0.00      1           Initialize for clustering
[06/04 11:16:08     37s] 0.02    0.55    0.00      1           Bottom-up phase
[06/04 11:16:08     37s] 0.09    2.68    0.07      1           Legalizing clock trees
[06/04 11:16:08     37s] 0.07    1.98    0.00      1             Leaving CCOpt scope - ClockRefiner
[06/04 11:16:08     37s] 0.00    0.13    0.00      1             Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 11:16:08     37s] 0.22    6.31    0.21      1         CongRepair After Initial Clustering
[06/04 11:16:08     37s] 0.17    4.89    0.15      1           Leaving CCOpt scope - Early Global Route
[06/04 11:16:08     37s] 0.09    2.66    0.00      1             Early Global Route - eGR only step
[06/04 11:16:08     37s] 0.06    1.62    0.00      1             Congestion Repair
[06/04 11:16:08     37s] 0.03    0.89    0.00      1           Leaving CCOpt scope - extractRC
[06/04 11:16:08     37s] 0.00    0.14    0.00      1           Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 11:16:08     37s] 0.01    0.20    0.01      1       Stage::DRV Fixing
[06/04 11:16:08     37s] 0.00    0.07    0.00      1         Fixing clock tree slew time and max cap violations
[06/04 11:16:08     37s] 0.00    0.12    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[06/04 11:16:08     37s] 0.05    1.56    0.05      1       Stage::Insertion Delay Reduction
[06/04 11:16:08     37s] 0.00    0.04    0.00      1         Removing unnecessary root buffering
[06/04 11:16:08     37s] 0.00    0.05    0.00      1         Removing unconstrained drivers
[06/04 11:16:08     37s] 0.01    0.21    0.00      1         Reducing insertion delay 1
[06/04 11:16:08     37s] 0.00    0.05    0.00      1         Removing longest path buffering
[06/04 11:16:08     37s] 0.04    1.19    0.00      1         Reducing insertion delay 2
[06/04 11:16:08     37s] 0.51   14.75    0.51      1     CCOpt::Phase::Implementation
[06/04 11:16:08     37s] 0.04    1.01    0.03      1       Stage::Reducing Power
[06/04 11:16:08     37s] 0.00    0.05    0.00      1         Improving clock tree routing
[06/04 11:16:08     37s] 0.03    0.84    0.00      1         Reducing clock tree power 1
[06/04 11:16:08     37s] 0.00    0.07    0.00      2           Legalizing clock trees
[06/04 11:16:08     37s] 0.00    0.10    0.00      1         Reducing clock tree power 2
[06/04 11:16:08     37s] 0.08    2.19    0.07      1       Stage::Balancing
[06/04 11:16:08     37s] 0.03    0.95    0.03      1         Approximately balancing fragments step
[06/04 11:16:08     37s] 0.02    0.47    0.00      1           Resolve constraints - Approximately balancing fragments
[06/04 11:16:08     37s] 0.00    0.08    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[06/04 11:16:08     37s] 0.00    0.06    0.00      1           Moving gates to improve sub-tree skew
[06/04 11:16:08     37s] 0.01    0.23    0.00      1           Approximately balancing fragments bottom up
[06/04 11:16:08     37s] 0.00    0.06    0.00      1           Approximately balancing fragments, wire and cell delays
[06/04 11:16:08     37s] 0.02    0.59    0.00      1         Improving fragments clock skew
[06/04 11:16:08     37s] 0.01    0.34    0.01      1         Approximately balancing step
[06/04 11:16:08     37s] 0.01    0.20    0.00      1           Resolve constraints - Approximately balancing
[06/04 11:16:08     37s] 0.00    0.06    0.00      1           Approximately balancing, wire and cell delays
[06/04 11:16:08     37s] 0.00    0.09    0.00      1         Fixing clock tree overload
[06/04 11:16:08     37s] 0.00    0.11    0.00      1         Approximately balancing paths
[06/04 11:16:08     37s] 0.37   10.75    0.37      1       Stage::Polishing
[06/04 11:16:08     37s] 0.01    0.23    0.00      1         Merging balancing drivers for power
[06/04 11:16:08     37s] 0.00    0.11    0.00      1           Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 11:16:08     37s] 0.15    4.26    0.00      1         Improving clock skew
[06/04 11:16:08     37s] 0.15    4.45    0.15      1         Moving gates to reduce wire capacitance
[06/04 11:16:08     37s] 0.00    0.13    0.00      2           Artificially removing short and long paths
[06/04 11:16:08     37s] 0.02    0.50    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[06/04 11:16:08     37s] 0.06    1.73    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[06/04 11:16:08     37s] 0.00    0.00    0.00      2           Reverting Artificially removing short and long paths
[06/04 11:16:08     37s] 0.02    0.49    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[06/04 11:16:08     37s] 0.05    1.43    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[06/04 11:16:08     37s] 0.01    0.41    0.00      1         Reducing clock tree power 3
[06/04 11:16:08     37s] 0.00    0.05    0.00      1           Artificially removing short and long paths
[06/04 11:16:08     37s] 0.00    0.04    0.00      1           Legalizing clock trees
[06/04 11:16:08     37s] 0.00    0.00    0.00      1           Reverting Artificially removing short and long paths
[06/04 11:16:08     37s] 0.00    0.12    0.00      1         Improving insertion delay
[06/04 11:16:08     37s] 0.04    1.26    0.03      1         Wire Opt OverFix
[06/04 11:16:08     37s] 0.02    0.65    0.02      1           Wire Reduction extra effort
[06/04 11:16:08     37s] 0.00    0.07    0.00      1             Artificially removing short and long paths
[06/04 11:16:08     37s] 0.00    0.01    0.00      1             Global shorten wires A0
[06/04 11:16:08     37s] 0.00    0.02    0.00      2             Move For Wirelength - core
[06/04 11:16:08     37s] 0.00    0.00    0.00      1             Global shorten wires A1
[06/04 11:16:08     37s] 0.01    0.38    0.00      1             Global shorten wires B
[06/04 11:16:08     37s] 0.00    0.03    0.00      1             Move For Wirelength - branch
[06/04 11:16:08     37s] 0.00    0.00    0.00      1             Reverting Artificially removing short and long paths
[06/04 11:16:08     37s] 0.01    0.32    0.01      1           Optimizing orientation
[06/04 11:16:08     37s] 0.01    0.32    0.00      1             FlipOpt
[06/04 11:16:08     37s] 0.03    0.79    0.01      1       Stage::Updating netlist
[06/04 11:16:08     37s] 0.01    0.36    0.00      1         Leaving CCOpt scope - ClockRefiner
[06/04 11:16:08     37s] 0.25    7.09    0.21      1     CCOpt::Phase::eGRPC
[06/04 11:16:08     37s] 0.09    2.62    0.09      1       Leaving CCOpt scope - Routing Tools
[06/04 11:16:08     37s] 0.09    2.51    0.00      1         Early Global Route - eGR only step
[06/04 11:16:08     37s] 0.03    0.85    0.00      1       Leaving CCOpt scope - extractRC
[06/04 11:16:08     37s] 0.00    0.12    0.00      1       Reset bufferability constraints
[06/04 11:16:08     37s] 0.00    0.12    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 11:16:08     37s] 0.00    0.12    0.00      1       eGRPC Moving buffers
[06/04 11:16:08     37s] 0.00    0.02    0.00      1         Violation analysis
[06/04 11:16:08     37s] 0.01    0.36    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[06/04 11:16:08     37s] 0.00    0.02    0.00      1         Artificially removing long paths
[06/04 11:16:08     37s] 0.00    0.12    0.00      1       eGRPC Fixing DRVs
[06/04 11:16:08     37s] 0.01    0.22    0.00      1       Reconnecting optimized routes
[06/04 11:16:08     37s] 0.00    0.07    0.00      1       Violation analysis
[06/04 11:16:08     37s] 0.06    1.58    0.00      1       Leaving CCOpt scope - ClockRefiner
[06/04 11:16:08     37s] 1.83   52.47    1.82      1     CCOpt::Phase::Routing
[06/04 11:16:08     37s] 1.78   51.23    1.77      1       Leaving CCOpt scope - Routing Tools
[06/04 11:16:08     37s] 0.09    2.66    0.00      1         Early Global Route - eGR->NR step
[06/04 11:16:08     37s] 1.60   45.92    0.00      1         NanoRoute
[06/04 11:16:08     37s] 0.08    2.23    0.00      1         Route Remaining Unrouted Nets
[06/04 11:16:08     37s] 0.03    0.88    0.00      1       Leaving CCOpt scope - extractRC
[06/04 11:16:08     37s] 0.00    0.13    0.00      1       Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 11:16:08     37s] 0.13    3.63    0.10      1     CCOpt::Phase::PostConditioning
[06/04 11:16:08     37s] 0.00    0.00    0.00      1       Reset bufferability constraints
[06/04 11:16:08     37s] 0.01    0.39    0.00      1       PostConditioning Upsizing To Fix DRVs
[06/04 11:16:08     37s] 0.01    0.20    0.00      1       Recomputing CTS skew targets
[06/04 11:16:08     37s] 0.00    0.11    0.00      1       PostConditioning Fixing DRVs
[06/04 11:16:08     37s] 0.00    0.10    0.00      1       Buffering to fix DRVs
[06/04 11:16:08     37s] 0.01    0.16    0.00      1       PostConditioning Fixing Skew by cell sizing
[06/04 11:16:08     37s] 0.01    0.26    0.00      1       Reconnecting optimized routes
[06/04 11:16:08     37s] 0.05    1.48    0.00      1       Leaving CCOpt scope - ClockRefiner
[06/04 11:16:08     37s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[06/04 11:16:08     37s] 0.01    0.17    0.00      1       Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 11:16:08     37s] 0.00    0.14    0.00      1     Post-balance tidy up or trial balance steps
[06/04 11:16:08     37s] 0.06    1.84    0.06      1     Tidy Up And Update Timing
[06/04 11:16:08     37s] 0.06    1.69    0.00      1       External - Set all clocks to propagated mode
[06/04 11:16:08     37s] -----------------------------------------------------------------------------------------------------------------
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 11:16:08     37s] Synthesizing clock trees with CCOpt done.
[06/04 11:16:08     37s] Set place::cacheFPlanSiteMark to 0
[06/04 11:16:08     37s] All LLGs are deleted
[06/04 11:16:08     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1228.7M
[06/04 11:16:08     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1228.7M
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] *** Summary of all messages that are not suppressed in this session:
[06/04 11:16:08     37s] Severity  ID               Count  Summary                                  
[06/04 11:16:08     37s] WARNING   IMPSP-105           18  'setPlaceMode -maxRouteLayer' will becom...
[06/04 11:16:08     37s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[06/04 11:16:08     37s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[06/04 11:16:08     37s] WARNING   IMPCCOPT-1058        4  Slackened off %s from %s to %s.          
[06/04 11:16:08     37s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[06/04 11:16:08     37s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[06/04 11:16:08     37s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[06/04 11:16:08     37s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[06/04 11:16:08     37s] *** Message Summary: 32 warning(s), 0 error(s)
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] =============================================================================================
[06/04 11:16:08     37s]  Final TAT Report for ccopt_design
[06/04 11:16:08     37s] =============================================================================================
[06/04 11:16:08     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:16:08     37s] ---------------------------------------------------------------------------------------------
[06/04 11:16:08     37s] [ IncrReplace            ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.0    1.0
[06/04 11:16:08     37s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:16:08     37s] [ GlobalRoute            ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    0.9
[06/04 11:16:08     37s] [ DetailRoute            ]      1   0:00:01.0  (  28.5 % )     0:00:01.0 /  0:00:01.0    1.0
[06/04 11:16:08     37s] [ MISC                   ]          0:00:02.3  (  65.7 % )     0:00:02.3 /  0:00:02.4    1.0
[06/04 11:16:08     37s] ---------------------------------------------------------------------------------------------
[06/04 11:16:08     37s]  ccopt_design TOTAL                 0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.5    1.0
[06/04 11:16:08     37s] ---------------------------------------------------------------------------------------------
[06/04 11:16:08     37s] 
[06/04 11:16:08     37s] #% End ccopt_design (date=06/04 11:16:08, total cpu=0:00:03.5, real=0:00:04.0, peak res=954.8M, current mem=947.6M)
[06/04 11:20:12     57s] <CMD> saveDesign ../restore/cts_init.globals
[06/04 11:20:12     57s] #% Begin save design ... (date=06/04 11:20:12, mem=946.6M)
[06/04 11:20:12     57s] % Begin Save ccopt configuration ... (date=06/04 11:20:12, mem=948.6M)
[06/04 11:20:12     57s] % End Save ccopt configuration ... (date=06/04 11:20:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=949.7M, current mem=949.7M)
[06/04 11:20:12     57s] % Begin Save netlist data ... (date=06/04 11:20:12, mem=949.7M)
[06/04 11:20:12     57s] Writing Binary DB to ../restore/cts_init.globals.dat/CONV.v.bin in single-threaded mode...
[06/04 11:20:12     57s] % End Save netlist data ... (date=06/04 11:20:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.1M, current mem=950.1M)
[06/04 11:20:12     57s] Saving symbol-table file ...
[06/04 11:20:12     57s] Saving congestion map file ../restore/cts_init.globals.dat/CONV.route.congmap.gz ...
[06/04 11:20:12     57s] % Begin Save AAE data ... (date=06/04 11:20:12, mem=950.6M)
[06/04 11:20:12     57s] Saving AAE Data ...
[06/04 11:20:12     57s] % End Save AAE data ... (date=06/04 11:20:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.6M, current mem=950.6M)
[06/04 11:20:12     57s] Saving preference file ../restore/cts_init.globals.dat/gui.pref.tcl ...
[06/04 11:20:12     57s] Saving mode setting ...
[06/04 11:20:12     57s] Saving global file ...
[06/04 11:20:13     57s] % Begin Save floorplan data ... (date=06/04 11:20:13, mem=951.7M)
[06/04 11:20:13     57s] Saving floorplan file ...
[06/04 11:20:13     57s] % End Save floorplan data ... (date=06/04 11:20:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=951.9M, current mem=951.9M)
[06/04 11:20:13     57s] Saving PG file ../restore/cts_init.globals.dat/CONV.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Jun  4 11:20:13 2025)
[06/04 11:20:13     57s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1192.5M) ***
[06/04 11:20:13     57s] Saving Drc markers ...
[06/04 11:20:13     57s] ... No Drc file written since there is no markers found.
[06/04 11:20:13     57s] % Begin Save placement data ... (date=06/04 11:20:13, mem=952.0M)
[06/04 11:20:13     57s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/04 11:20:13     57s] Save Adaptive View Pruning View Names to Binary file
[06/04 11:20:13     57s] AV_func_max
[06/04 11:20:13     57s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1195.5M) ***
[06/04 11:20:13     57s] % End Save placement data ... (date=06/04 11:20:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=952.0M, current mem=952.0M)
[06/04 11:20:13     57s] % Begin Save routing data ... (date=06/04 11:20:13, mem=952.0M)
[06/04 11:20:13     57s] Saving route file ...
[06/04 11:20:13     57s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1192.5M) ***
[06/04 11:20:13     57s] % End Save routing data ... (date=06/04 11:20:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=952.2M, current mem=952.2M)
[06/04 11:20:13     57s] Saving property file ../restore/cts_init.globals.dat/CONV.prop
[06/04 11:20:13     57s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1195.5M) ***
[06/04 11:20:13     57s] #Saving pin access data to file ../restore/cts_init.globals.dat/CONV.apa ...
[06/04 11:20:13     57s] #
[06/04 11:20:13     57s] % Begin Save power constraints data ... (date=06/04 11:20:13, mem=952.7M)
[06/04 11:20:13     57s] % End Save power constraints data ... (date=06/04 11:20:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=952.7M, current mem=952.7M)
[06/04 11:20:15     59s] Generated self-contained design cts_init.globals.dat
[06/04 11:20:15     60s] #% End save design ... (date=06/04 11:20:15, total cpu=0:00:02.3, real=0:00:03.0, peak res=982.2M, current mem=955.4M)
[06/04 11:20:15     60s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 11:20:15     60s] 
[06/04 11:20:40     62s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/04 11:20:40     62s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_postCTS -outDir timingReports
[06/04 11:20:40     62s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:20:40     62s] All LLGs are deleted
[06/04 11:20:40     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1240.5M
[06/04 11:20:40     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1240.5M
[06/04 11:20:40     62s] Start to check current routing status for nets...
[06/04 11:20:40     62s] All nets are already routed correctly.
[06/04 11:20:40     62s] End to check current routing status for nets (mem=1240.5M)
[06/04 11:20:40     62s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1240.5M
[06/04 11:20:40     62s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1240.5M
[06/04 11:20:40     62s] Fast DP-INIT is on for default
[06/04 11:20:40     62s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1240.5M
[06/04 11:20:40     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1240.5M
[06/04 11:20:40     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1240.5M
[06/04 11:20:40     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1240.5M
[06/04 11:20:40     62s] Starting delay calculation for Setup views
[06/04 11:20:40     62s] #################################################################################
[06/04 11:20:40     62s] # Design Stage: PreRoute
[06/04 11:20:40     62s] # Design Name: CONV
[06/04 11:20:40     62s] # Design Mode: 180nm
[06/04 11:20:40     62s] # Analysis Mode: MMMC Non-OCV 
[06/04 11:20:40     62s] # Parasitics Mode: No SPEF/RCDB
[06/04 11:20:40     62s] # Signoff Settings: SI Off 
[06/04 11:20:40     62s] #################################################################################
[06/04 11:20:40     62s] Calculate delays in BcWc mode...
[06/04 11:20:40     62s] Calculate delays in BcWc mode...
[06/04 11:20:40     62s] Topological Sorting (REAL = 0:00:00.0, MEM = 1254.8M, InitMEM = 1254.8M)
[06/04 11:20:40     62s] Start delay calculation (fullDC) (1 T). (MEM=1254.82)
[06/04 11:20:40     62s] End AAE Lib Interpolated Model. (MEM=1254.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:20:40     62s] First Iteration Infinite Tw... 
[06/04 11:20:41     63s] Total number of fetched objects 2471
[06/04 11:20:41     63s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:20:41     63s] End delay calculation. (MEM=1288.05 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 11:20:41     63s] End delay calculation (fullDC). (MEM=1260.97 CPU=0:00:00.3 REAL=0:00:01.0)
[06/04 11:20:41     63s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1261.0M) ***
[06/04 11:20:41     63s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:03 mem=1261.0M)
[06/04 11:20:41     63s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.710  |  5.066  |  0.000  |  2.626  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.740%
Routing Overflow: 3.48% H and 0.40% V
------------------------------------------------------------
Reported timing to dir timingReports
[06/04 11:20:41     63s] Total CPU time: 0.63 sec
[06/04 11:20:41     63s] Total Real time: 1.0 sec
[06/04 11:20:41     63s] Total Memory Usage: 1238.230469 Mbytes
[06/04 11:20:41     63s] 
[06/04 11:20:41     63s] =============================================================================================
[06/04 11:20:41     63s]  Final TAT Report for timeDesign
[06/04 11:20:41     63s] =============================================================================================
[06/04 11:20:41     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:20:41     63s] ---------------------------------------------------------------------------------------------
[06/04 11:20:41     63s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:20:41     63s] [ TimingUpdate           ]      1   0:00:00.0  (   3.6 % )     0:00:00.4 /  0:00:00.4    1.0
[06/04 11:20:41     63s] [ FullDelayCalc          ]      1   0:00:00.4  (  35.6 % )     0:00:00.4 /  0:00:00.4    1.0
[06/04 11:20:41     63s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.1 % )     0:00:01.0 /  0:00:00.6    0.6
[06/04 11:20:41     63s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[06/04 11:20:41     63s] [ DrvReport              ]      1   0:00:00.4  (  39.0 % )     0:00:00.4 /  0:00:00.1    0.1
[06/04 11:20:41     63s] [ GenerateReports        ]      1   0:00:00.1  (  13.3 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 11:20:41     63s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[06/04 11:20:41     63s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.5
[06/04 11:20:41     63s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.5
[06/04 11:20:41     63s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:20:41     63s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.9
[06/04 11:20:41     63s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.4
[06/04 11:20:41     63s] [ MISC                   ]          0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 11:20:41     63s] ---------------------------------------------------------------------------------------------
[06/04 11:20:41     63s]  timeDesign TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.6    0.6
[06/04 11:20:41     63s] ---------------------------------------------------------------------------------------------
[06/04 11:20:41     63s] 
[06/04 11:20:50     64s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/04 11:20:50     64s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix CONV_postCTS -outDir timingReports
[06/04 11:20:50     64s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:20:50     64s] All LLGs are deleted
[06/04 11:20:50     64s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1209.9M
[06/04 11:20:50     64s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1209.9M
[06/04 11:20:50     64s] Start to check current routing status for nets...
[06/04 11:20:50     64s] All nets are already routed correctly.
[06/04 11:20:50     64s] End to check current routing status for nets (mem=1209.9M)
[06/04 11:20:50     64s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1209.9M
[06/04 11:20:50     64s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1209.9M
[06/04 11:20:50     64s] Fast DP-INIT is on for default
[06/04 11:20:50     64s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1226.7M
[06/04 11:20:50     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1226.7M
[06/04 11:20:50     64s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1226.7M
[06/04 11:20:50     64s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1226.7M
[06/04 11:20:50     64s] Starting delay calculation for Hold views
[06/04 11:20:50     64s] #################################################################################
[06/04 11:20:50     64s] # Design Stage: PreRoute
[06/04 11:20:50     64s] # Design Name: CONV
[06/04 11:20:50     64s] # Design Mode: 180nm
[06/04 11:20:50     64s] # Analysis Mode: MMMC Non-OCV 
[06/04 11:20:50     64s] # Parasitics Mode: No SPEF/RCDB
[06/04 11:20:50     64s] # Signoff Settings: SI Off 
[06/04 11:20:50     64s] #################################################################################
[06/04 11:20:50     64s] Calculate delays in BcWc mode...
[06/04 11:20:50     64s] Calculate delays in BcWc mode...
[06/04 11:20:50     64s] Topological Sorting (REAL = 0:00:00.0, MEM = 1249.0M, InitMEM = 1249.0M)
[06/04 11:20:50     64s] Start delay calculation (fullDC) (1 T). (MEM=1249.01)
[06/04 11:20:50     64s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[06/04 11:20:51     64s] End AAE Lib Interpolated Model. (MEM=1249.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:20:51     64s] Total number of fetched objects 2471
[06/04 11:20:51     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:20:51     64s] End delay calculation. (MEM=1265.7 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 11:20:51     64s] End delay calculation (fullDC). (MEM=1265.7 CPU=0:00:00.4 REAL=0:00:01.0)
[06/04 11:20:51     64s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1265.7M) ***
[06/04 11:20:51     64s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:05 mem=1265.7M)
[06/04 11:20:51     64s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 AV_func_min AV_scan_min 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.735  |  0.014  |  0.028  | -0.376  | -0.735  |   N/A   |  0.000  |
|           TNS (ns):| -45.025 |  0.000  |  0.000  | -17.485 | -27.540 |   N/A   |  0.000  |
|    Violating Paths:|   120   |    0    |    0    |   59    |   61    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 58.740%
Routing Overflow: 3.48% H and 0.40% V
------------------------------------------------------------
Reported timing to dir timingReports
[06/04 11:20:51     64s] Total CPU time: 0.58 sec
[06/04 11:20:51     64s] Total Real time: 1.0 sec
[06/04 11:20:51     64s] Total Memory Usage: 1197.402344 Mbytes
[06/04 11:20:51     64s] 
[06/04 11:20:51     64s] =============================================================================================
[06/04 11:20:51     64s]  Final TAT Report for timeDesign
[06/04 11:20:51     64s] =============================================================================================
[06/04 11:20:51     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:20:51     64s] ---------------------------------------------------------------------------------------------
[06/04 11:20:51     64s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:20:51     64s] [ TimingUpdate           ]      1   0:00:00.0  (   5.4 % )     0:00:00.4 /  0:00:00.4    1.0
[06/04 11:20:51     64s] [ FullDelayCalc          ]      1   0:00:00.4  (  70.5 % )     0:00:00.4 /  0:00:00.4    1.0
[06/04 11:20:51     64s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.9 % )     0:00:00.5 /  0:00:00.5    1.0
[06/04 11:20:51     64s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 11:20:51     64s] [ GenerateReports        ]      1   0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.1    0.9
[06/04 11:20:51     64s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 11:20:51     64s] [ MISC                   ]          0:00:00.0  (   8.7 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 11:20:51     64s] ---------------------------------------------------------------------------------------------
[06/04 11:20:51     64s]  timeDesign TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[06/04 11:20:51     64s] ---------------------------------------------------------------------------------------------
[06/04 11:20:51     64s] 
[06/04 11:21:19     67s] <CMD> setOptMode -fixCap false -fixTran false -fixFanoutLoad false
[06/04 11:21:19     67s] <CMD> optDesign -postCTS -hold
[06/04 11:21:19     67s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 948.4M, totSessionCpu=0:01:07 **
[06/04 11:21:19     67s] **INFO: User settings:
[06/04 11:21:19     67s] setDesignMode -process                              180
[06/04 11:21:19     67s] setExtractRCMode -coupling_c_th                     3
[06/04 11:21:19     67s] setExtractRCMode -engine                            preRoute
[06/04 11:21:19     67s] setExtractRCMode -relative_c_th                     0.03
[06/04 11:21:19     67s] setExtractRCMode -total_c_th                        5
[06/04 11:21:19     67s] setUsefulSkewMode -maxAllowedDelay                  1
[06/04 11:21:19     67s] setUsefulSkewMode -maxSkew                          false
[06/04 11:21:19     67s] setUsefulSkewMode -noBoundary                       false
[06/04 11:21:19     67s] setUsefulSkewMode -useCells                         {DEL4 DEL3 DEL2 DEL1 BUFFD8 BUFFD6 BUFFD4 BUFFD3 BUFFD2 BUFFD1 BUFFD12 BUFFD10 INVD8 INVD6 INVD4 INVD3 INVD2 INVD1 INVD12 INVD10}
[06/04 11:21:19     67s] setDelayCalMode -enable_high_fanout                 true
[06/04 11:21:19     67s] setDelayCalMode -eng_copyNetPropToNewNet            true
[06/04 11:21:19     67s] setDelayCalMode -engine                             aae
[06/04 11:21:19     67s] setDelayCalMode -ignoreNetLoad                      false
[06/04 11:21:19     67s] setOptMode -activeHoldViews                         { AV_func_min AV_scan_min }
[06/04 11:21:19     67s] setOptMode -activeSetupViews                        { AV_func_max AV_scan_max }
[06/04 11:21:19     67s] setOptMode -autoSetupViews                          {AV_scan_max AV_func_max}
[06/04 11:21:19     67s] setOptMode -autoTDGRSetupViews                      { AV_scan_max}
[06/04 11:21:19     67s] setOptMode -drcMargin                               0
[06/04 11:21:19     67s] setOptMode -fixCap                                  false
[06/04 11:21:19     67s] setOptMode -fixDrc                                  true
[06/04 11:21:19     67s] setOptMode -fixFanoutLoad                           false
[06/04 11:21:19     67s] setOptMode -fixTran                                 false
[06/04 11:21:19     67s] setOptMode -optimizeFF                              true
[06/04 11:21:19     67s] setOptMode -placementSetupViews                     { AV_func_max  }
[06/04 11:21:19     67s] setOptMode -preserveAllSequential                   false
[06/04 11:21:19     67s] setOptMode -setupTargetSlack                        0
[06/04 11:21:19     67s] setPlaceMode -maxRouteLayer                         6
[06/04 11:21:19     67s] setPlaceMode -place_detail_check_route              false
[06/04 11:21:19     67s] setPlaceMode -place_detail_preserve_routing         true
[06/04 11:21:19     67s] setPlaceMode -place_detail_remove_affected_routing  false
[06/04 11:21:19     67s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/04 11:21:19     67s] setPlaceMode -place_global_clock_gate_aware         true
[06/04 11:21:19     67s] setPlaceMode -place_global_cong_effort              auto
[06/04 11:21:19     67s] setPlaceMode -place_global_ignore_scan              true
[06/04 11:21:19     67s] setPlaceMode -place_global_ignore_spare             true
[06/04 11:21:19     67s] setPlaceMode -place_global_module_aware_spare       false
[06/04 11:21:19     67s] setPlaceMode -place_global_place_io_pins            true
[06/04 11:21:19     67s] setPlaceMode -place_global_reorder_scan             false
[06/04 11:21:19     67s] setPlaceMode -powerDriven                           false
[06/04 11:21:19     67s] setPlaceMode -timingDriven                          true
[06/04 11:21:19     67s] setAnalysisMode -analysisType                       bcwc
[06/04 11:21:19     67s] setAnalysisMode -checkType                          setup
[06/04 11:21:19     67s] setAnalysisMode -clkSrcPath                         true
[06/04 11:21:19     67s] setAnalysisMode -clockPropagation                   sdcControl
[06/04 11:21:19     67s] setAnalysisMode -skew                               true
[06/04 11:21:19     67s] setAnalysisMode -usefulSkew                         true
[06/04 11:21:19     67s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/04 11:21:19     67s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/04 11:21:19     67s] 
[06/04 11:21:19     67s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/04 11:21:19     67s] info: unfix 8 clock instances placement locations
[06/04 11:21:19     67s] info: these clock instances will be remarked as fixed at the end of optimiztion
[06/04 11:21:19     67s] Need call spDPlaceInit before registerPrioInstLoc.
[06/04 11:21:19     67s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:21:19     67s] OPERPROF: Starting DPlace-Init at level 1, MEM:1205.4M
[06/04 11:21:19     67s] #spOpts: N=180 mergeVia=F 
[06/04 11:21:19     67s] All LLGs are deleted
[06/04 11:21:19     67s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1205.4M
[06/04 11:21:19     67s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1205.4M
[06/04 11:21:19     67s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1205.4M
[06/04 11:21:19     67s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1205.4M
[06/04 11:21:19     67s] Core basic site is Core8T
[06/04 11:21:19     67s] Fast DP-INIT is on for default
[06/04 11:21:19     67s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 11:21:19     67s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.005, MEM:1237.4M
[06/04 11:21:19     67s] OPERPROF:     Starting CMU at level 3, MEM:1237.4M
[06/04 11:21:19     67s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1237.4M
[06/04 11:21:19     67s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1237.4M
[06/04 11:21:19     67s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1237.4MB).
[06/04 11:21:19     67s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1237.4M
[06/04 11:21:19     67s] Cell 'VSSI33' is marked internal dont-use due to tech site checking failure.
[06/04 11:21:19     67s] Cell 'VSSI18' is marked internal dont-use due to tech site checking failure.
[06/04 11:21:19     67s] Cell 'VSSE33' is marked internal dont-use due to tech site checking failure.
[06/04 11:21:19     67s] Cell 'VSSE18' is marked internal dont-use due to tech site checking failure.
[06/04 11:21:19     67s] Cell 'VDDI33' is marked internal dont-use due to tech site checking failure.
[06/04 11:21:19     67s] Cell 'VDDI18' is marked internal dont-use due to tech site checking failure.
[06/04 11:21:19     67s] Cell 'VDDE33' is marked internal dont-use due to tech site checking failure.
[06/04 11:21:19     67s] Cell 'VDDE18' is marked internal dont-use due to tech site checking failure.
[06/04 11:21:19     67s] Cell 'TAP_LVL' is marked internal dont-use due to tech site checking failure.
[06/04 11:21:19     67s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[06/04 11:21:19     67s] Cell 'FILL4_LVL' is marked internal dont-use due to tech site checking failure.
[06/04 11:21:19     67s] Cell 'FILL1_LVL' is marked internal dont-use due to tech site checking failure.
[06/04 11:21:19     67s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[06/04 11:21:19     67s] 	Cell FILL1_LVL, site bCore8T.
[06/04 11:21:19     67s] 	Cell FILL4_LVL, site bCore8T.
[06/04 11:21:19     67s] 	Cell LVLLHD4, site bCore8T.
[06/04 11:21:19     67s] 	Cell TAP_LVL, site bCore8T.
[06/04 11:21:19     67s] 	Cell VDDE18, site pad.
[06/04 11:21:19     67s] 	Cell VDDE33, site pad.
[06/04 11:21:19     67s] 	Cell VDDI18, site pad.
[06/04 11:21:19     67s] 	Cell VDDI33, site pad.
[06/04 11:21:19     67s] 	Cell VSSE18, site pad.
[06/04 11:21:19     67s] 	Cell VSSE33, site pad.
[06/04 11:21:19     67s] 	Cell VSSI18, site pad.
[06/04 11:21:19     67s] 	Cell VSSI33, site pad.
[06/04 11:21:19     67s] .
[06/04 11:21:19     67s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:21:19     67s] 
[06/04 11:21:19     67s] Creating Lib Analyzer ...
[06/04 11:21:19     67s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:21:19     67s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 11:21:19     67s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 11:21:19     67s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 11:21:19     67s] 
[06/04 11:21:19     67s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:21:20     68s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:08 mem=1243.5M
[06/04 11:21:20     68s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:08 mem=1243.5M
[06/04 11:21:20     68s] Creating Lib Analyzer, finished. 
[06/04 11:21:20     68s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 979.3M, totSessionCpu=0:01:08 **
[06/04 11:21:20     68s] *** optDesign -postCTS ***
[06/04 11:21:20     68s] DRC Margin: user margin 0.0
[06/04 11:21:20     68s] Hold Target Slack: user slack 0
[06/04 11:21:20     68s] Setup Target Slack: user slack 0;
[06/04 11:21:20     68s] setUsefulSkewMode -ecoRoute false
[06/04 11:21:20     68s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1243.5M
[06/04 11:21:20     68s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1243.5M
[06/04 11:21:20     68s] Deleting Cell Server ...
[06/04 11:21:20     68s] Deleting Lib Analyzer.
[06/04 11:21:20     68s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 11:21:20     68s] Summary for sequential cells identification: 
[06/04 11:21:20     68s]   Identified SBFF number: 14
[06/04 11:21:20     68s]   Identified MBFF number: 0
[06/04 11:21:20     68s]   Identified SB Latch number: 0
[06/04 11:21:20     68s]   Identified MB Latch number: 0
[06/04 11:21:20     68s]   Not identified SBFF number: 0
[06/04 11:21:20     68s]   Not identified MBFF number: 0
[06/04 11:21:20     68s]   Not identified SB Latch number: 0
[06/04 11:21:20     68s]   Not identified MB Latch number: 0
[06/04 11:21:20     68s]   Number of sequential cells which are not FFs: 13
[06/04 11:21:20     68s]  Visiting view : AV_func_max
[06/04 11:21:20     68s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:21:20     68s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:21:20     68s]  Visiting view : AV_scan_max
[06/04 11:21:20     68s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:21:20     68s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:21:20     68s]  Visiting view : AV_func_min
[06/04 11:21:20     68s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:21:20     68s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:21:20     68s]  Visiting view : AV_scan_min
[06/04 11:21:20     68s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:21:20     68s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:21:20     68s]  Setting StdDelay to 58.40
[06/04 11:21:20     68s] Creating Cell Server, finished. 
[06/04 11:21:20     68s] 
[06/04 11:21:20     68s] Deleting Cell Server ...
[06/04 11:21:20     68s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:21:20     68s] All LLGs are deleted
[06/04 11:21:20     68s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1243.5M
[06/04 11:21:20     68s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1243.5M
[06/04 11:21:20     68s] Start to check current routing status for nets...
[06/04 11:21:20     68s] All nets are already routed correctly.
[06/04 11:21:20     68s] End to check current routing status for nets (mem=1243.5M)
[06/04 11:21:20     68s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 11:21:20     68s] ### Creating PhyDesignMc. totSessionCpu=0:01:08 mem=1243.5M
[06/04 11:21:20     68s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/04 11:21:20     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:1243.5M
[06/04 11:21:20     68s] #spOpts: N=180 mergeVia=F 
[06/04 11:21:20     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1243.5M
[06/04 11:21:20     68s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1243.5M
[06/04 11:21:20     68s] Core basic site is Core8T
[06/04 11:21:20     68s] Fast DP-INIT is on for default
[06/04 11:21:20     68s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 11:21:20     68s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1243.5M
[06/04 11:21:20     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1243.5M
[06/04 11:21:20     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1243.5MB).
[06/04 11:21:20     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1243.5M
[06/04 11:21:20     68s] TotalInstCnt at PhyDesignMc Initialization: 2,073
[06/04 11:21:20     68s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:08 mem=1243.5M
[06/04 11:21:20     68s] TotalInstCnt at PhyDesignMc Destruction: 2,073
[06/04 11:21:20     68s] GigaOpt Hold Optimizer is used
[06/04 11:21:20     68s] End AAE Lib Interpolated Model. (MEM=1243.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:21:20     68s] 
[06/04 11:21:20     68s] Creating Lib Analyzer ...
[06/04 11:21:20     68s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 11:21:20     68s] Summary for sequential cells identification: 
[06/04 11:21:20     68s]   Identified SBFF number: 14
[06/04 11:21:20     68s]   Identified MBFF number: 0
[06/04 11:21:20     68s]   Identified SB Latch number: 0
[06/04 11:21:20     68s]   Identified MB Latch number: 0
[06/04 11:21:20     68s]   Not identified SBFF number: 0
[06/04 11:21:20     68s]   Not identified MBFF number: 0
[06/04 11:21:20     68s]   Not identified SB Latch number: 0
[06/04 11:21:20     68s]   Not identified MB Latch number: 0
[06/04 11:21:20     68s]   Number of sequential cells which are not FFs: 13
[06/04 11:21:20     68s]  Visiting view : AV_func_max
[06/04 11:21:20     68s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:21:20     68s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:21:20     68s]  Visiting view : AV_scan_max
[06/04 11:21:20     68s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:21:20     68s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:21:20     68s]  Visiting view : AV_func_min
[06/04 11:21:20     68s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:21:20     68s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:21:20     68s]  Visiting view : AV_scan_min
[06/04 11:21:20     68s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:21:20     68s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:21:20     68s]  Setting StdDelay to 58.40
[06/04 11:21:20     68s] Creating Cell Server, finished. 
[06/04 11:21:20     68s] 
[06/04 11:21:20     68s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:21:20     68s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 11:21:20     68s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 11:21:20     68s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 11:21:20     68s] 
[06/04 11:21:20     68s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:21:21     69s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:09 mem=1243.5M
[06/04 11:21:21     69s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:09 mem=1243.5M
[06/04 11:21:21     69s] Creating Lib Analyzer, finished. 
[06/04 11:21:21     69s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:09 mem=1243.5M ***
[06/04 11:21:21     69s] Starting delay calculation for Hold views
[06/04 11:21:21     69s] #################################################################################
[06/04 11:21:21     69s] # Design Stage: PreRoute
[06/04 11:21:21     69s] # Design Name: CONV
[06/04 11:21:21     69s] # Design Mode: 180nm
[06/04 11:21:21     69s] # Analysis Mode: MMMC Non-OCV 
[06/04 11:21:21     69s] # Parasitics Mode: No SPEF/RCDB
[06/04 11:21:21     69s] # Signoff Settings: SI Off 
[06/04 11:21:21     69s] #################################################################################
[06/04 11:21:21     69s] Calculate delays in BcWc mode...
[06/04 11:21:21     69s] Calculate delays in BcWc mode...
[06/04 11:21:21     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 1257.8M, InitMEM = 1257.8M)
[06/04 11:21:21     69s] Start delay calculation (fullDC) (1 T). (MEM=1257.75)
[06/04 11:21:21     69s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[06/04 11:21:21     69s] End AAE Lib Interpolated Model. (MEM=1257.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:21:21     69s] Total number of fetched objects 2471
[06/04 11:21:21     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:21:21     69s] End delay calculation. (MEM=1273.44 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 11:21:21     69s] End delay calculation (fullDC). (MEM=1273.44 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 11:21:21     69s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1273.4M) ***
[06/04 11:21:21     69s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:10 mem=1273.4M)
[06/04 11:21:21     69s] 
[06/04 11:21:21     69s] Active hold views:
[06/04 11:21:21     69s]  AV_func_min
[06/04 11:21:21     69s]   Dominating endpoints: 218
[06/04 11:21:21     69s]   Dominating TNS: -27.540
[06/04 11:21:21     69s] 
[06/04 11:21:21     69s]  AV_scan_min
[06/04 11:21:21     69s]   Dominating endpoints: 85
[06/04 11:21:21     69s]   Dominating TNS: -17.486
[06/04 11:21:21     69s] 
[06/04 11:21:21     69s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:10 mem=1288.7M ***
[06/04 11:21:22     69s] Done building hold timer [4069 node(s), 6816 edge(s), 2 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:10 mem=1288.7M ***
[06/04 11:21:22     69s] Starting delay calculation for Setup views
[06/04 11:21:22     69s] #################################################################################
[06/04 11:21:22     69s] # Design Stage: PreRoute
[06/04 11:21:22     69s] # Design Name: CONV
[06/04 11:21:22     69s] # Design Mode: 180nm
[06/04 11:21:22     69s] # Analysis Mode: MMMC Non-OCV 
[06/04 11:21:22     69s] # Parasitics Mode: No SPEF/RCDB
[06/04 11:21:22     69s] # Signoff Settings: SI Off 
[06/04 11:21:22     69s] #################################################################################
[06/04 11:21:22     69s] Calculate delays in BcWc mode...
[06/04 11:21:22     69s] Calculate delays in BcWc mode...
[06/04 11:21:22     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 1288.7M, InitMEM = 1288.7M)
[06/04 11:21:22     69s] Start delay calculation (fullDC) (1 T). (MEM=1288.71)
[06/04 11:21:22     69s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[06/04 11:21:22     69s] End AAE Lib Interpolated Model. (MEM=1288.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:21:22     70s] Total number of fetched objects 2471
[06/04 11:21:22     70s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:21:22     70s] End delay calculation. (MEM=1292.52 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 11:21:22     70s] End delay calculation (fullDC). (MEM=1292.52 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 11:21:22     70s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1292.5M) ***
[06/04 11:21:22     70s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:10 mem=1292.5M)
[06/04 11:21:22     70s] Done building cte setup timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:01:10 mem=1292.5M ***
[06/04 11:21:22     70s] *info: category slack lower bound [L 0.0] in2out in2reg reg2out default
[06/04 11:21:22     70s] *info: category slack lower bound [H 0.0] reg2cgate 
[06/04 11:21:22     70s] *info: category slack lower bound [H 0.0] reg2reg 
[06/04 11:21:22     70s] --------------------------------------------------- 
[06/04 11:21:22     70s]    Setup Violation Summary with Target Slack (0.000 ns)
[06/04 11:21:22     70s] --------------------------------------------------- 
[06/04 11:21:22     70s]          WNS    reg2regWNS
[06/04 11:21:22     70s]     0.000 ns      0.710 ns
[06/04 11:21:22     70s] --------------------------------------------------- 
[06/04 11:21:22     70s] 
[06/04 11:21:22     70s] *Info: minBufDelay = 134.1 ps, libStdDelay = 58.4 ps, minBufSize = 10035200 (4.0)
[06/04 11:21:22     70s] *Info: worst delay setup view: AV_func_max AV_scan_max
[06/04 11:21:22     70s] Footprint list for hold buffering (delay unit: ps)
[06/04 11:21:22     70s] =================================================================
[06/04 11:21:22     70s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[06/04 11:21:22     70s] ------------------------------------------------------------------
[06/04 11:21:22     70s] *Info:       71.4       2.05    4.0  36.28 BUFFD1 (I,Z)
[06/04 11:21:22     70s] *Info:      131.9       2.22    5.0  50.52 DEL1 (I,Z)
[06/04 11:21:22     70s] *Info:       69.0       2.14    6.0  18.38 BUFFD2 (I,Z)
[06/04 11:21:22     70s] *Info:       76.1       2.14    7.0  12.39 BUFFD3 (I,Z)
[06/04 11:21:22     70s] *Info:       62.8       2.14    9.0   9.26 BUFFD4 (I,Z)
[06/04 11:21:22     70s] *Info:      214.3       2.37   10.0  51.35 DEL2 (I,Z)
[06/04 11:21:22     70s] *Info:       72.3       2.10   12.0   6.24 BUFFD6 (I,Z)
[06/04 11:21:22     70s] *Info:       71.6       2.11   16.0   4.65 BUFFD8 (I,Z)
[06/04 11:21:22     70s] *Info:      365.0       2.42   16.0  51.96 DEL3 (I,Z)
[06/04 11:21:22     70s] *Info:       70.4       2.11   20.0   3.72 BUFFD10 (I,Z)
[06/04 11:21:22     70s] *Info:       74.4       2.10   22.0   3.12 BUFFD12 (I,Z)
[06/04 11:21:22     70s] *Info:      515.9       2.44   22.0  52.20 DEL4 (I,Z)
[06/04 11:21:22     70s] =================================================================
[06/04 11:21:22     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1292.5M
[06/04 11:21:22     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1292.5M
[06/04 11:21:22     70s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max
Hold  views included:
 AV_func_min AV_scan_min

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.710  |  5.066  |  0.000  |  2.626  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.735  |  0.014  |  0.028  | -0.376  | -0.735  |   N/A   |  0.000  |
|           TNS (ns):| -45.025 |  0.000  |  0.000  | -17.485 | -27.540 |   N/A   |  0.000  |
|    Violating Paths:|   120   |    0    |    0    |   59    |   61    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.740%
------------------------------------------------------------
Deleting Cell Server ...
[06/04 11:21:22     70s] Deleting Lib Analyzer.
[06/04 11:21:22     70s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 11:21:22     70s] Summary for sequential cells identification: 
[06/04 11:21:22     70s]   Identified SBFF number: 14
[06/04 11:21:22     70s]   Identified MBFF number: 0
[06/04 11:21:22     70s]   Identified SB Latch number: 0
[06/04 11:21:22     70s]   Identified MB Latch number: 0
[06/04 11:21:22     70s]   Not identified SBFF number: 0
[06/04 11:21:22     70s]   Not identified MBFF number: 0
[06/04 11:21:22     70s]   Not identified SB Latch number: 0
[06/04 11:21:22     70s]   Not identified MB Latch number: 0
[06/04 11:21:22     70s]   Number of sequential cells which are not FFs: 13
[06/04 11:21:22     70s]  Visiting view : AV_func_max
[06/04 11:21:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:21:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:21:22     70s]  Visiting view : AV_scan_max
[06/04 11:21:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:21:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:21:22     70s]  Visiting view : AV_func_min
[06/04 11:21:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:21:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:21:22     70s]  Visiting view : AV_scan_min
[06/04 11:21:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:21:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:21:22     70s]  Setting StdDelay to 58.40
[06/04 11:21:22     70s] Creating Cell Server, finished. 
[06/04 11:21:22     70s] 
[06/04 11:21:22     70s] Deleting Cell Server ...
[06/04 11:21:22     70s] 
[06/04 11:21:22     70s] Creating Lib Analyzer ...
[06/04 11:21:22     70s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 11:21:22     70s] Summary for sequential cells identification: 
[06/04 11:21:22     70s]   Identified SBFF number: 14
[06/04 11:21:22     70s]   Identified MBFF number: 0
[06/04 11:21:22     70s]   Identified SB Latch number: 0
[06/04 11:21:22     70s]   Identified MB Latch number: 0
[06/04 11:21:22     70s]   Not identified SBFF number: 0
[06/04 11:21:22     70s]   Not identified MBFF number: 0
[06/04 11:21:22     70s]   Not identified SB Latch number: 0
[06/04 11:21:22     70s]   Not identified MB Latch number: 0
[06/04 11:21:22     70s]   Number of sequential cells which are not FFs: 13
[06/04 11:21:22     70s]  Visiting view : AV_func_max
[06/04 11:21:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:21:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:21:22     70s]  Visiting view : AV_scan_max
[06/04 11:21:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:21:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:21:22     70s]  Visiting view : AV_func_min
[06/04 11:21:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:21:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:21:22     70s]  Visiting view : AV_scan_min
[06/04 11:21:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:21:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:21:22     70s]  Setting StdDelay to 58.40
[06/04 11:21:22     70s] Creating Cell Server, finished. 
[06/04 11:21:22     70s] 
[06/04 11:21:22     70s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:21:22     70s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 11:21:22     70s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 11:21:22     70s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 11:21:22     70s] 
[06/04 11:21:22     70s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:21:23     71s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:11 mem=1323.8M
[06/04 11:21:23     71s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:11 mem=1323.8M
[06/04 11:21:23     71s] Creating Lib Analyzer, finished. 
[06/04 11:21:23     71s] Hold Timer stdDelay = 58.4ps
[06/04 11:21:23     71s]  Visiting view : AV_func_min
[06/04 11:21:23     71s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:21:23     71s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:21:23     71s]  Visiting view : AV_scan_min
[06/04 11:21:23     71s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:21:23     71s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:21:23     71s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1014.8M, totSessionCpu=0:01:11 **
[06/04 11:21:23     71s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:11.2/0:08:48.5 (0.1), mem = 1268.8M
[06/04 11:21:23     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.53946.1
[06/04 11:21:23     71s] 
[06/04 11:21:23     71s] Footprint cell information for calculating maxBufDist
[06/04 11:21:23     71s] *info: There are 9 candidate Buffer cells
[06/04 11:21:23     71s] *info: There are 8 candidate Inverter cells
[06/04 11:21:23     71s] 
[06/04 11:21:23     71s] ### Creating LA Mngr. totSessionCpu=0:01:11 mem=1370.4M
[06/04 11:21:23     71s] ### Creating LA Mngr, finished. totSessionCpu=0:01:11 mem=1370.4M
[06/04 11:21:23     71s] gigaOpt Hold fixing search radius: 179.200000 Microns (40 stdCellHgt)
[06/04 11:21:23     71s] gigaOpt Hold fixing search radius on new term: 22.400000 Microns (5 stdCellHgt)
[06/04 11:21:23     71s] gigaOpt Hold fixing search radius: 179.200000 Microns (40 stdCellHgt)
[06/04 11:21:23     71s] gigaOpt Hold fixing search radius on new term: 22.400000 Microns (5 stdCellHgt)
[06/04 11:21:23     71s] *info: Run optDesign holdfix with 1 thread.
[06/04 11:21:23     71s] Info: 9 nets with fixed/cover wires excluded.
[06/04 11:21:23     71s] Info: 1 ideal net excluded from IPO operation.
[06/04 11:21:23     71s] Info: 9 clock nets excluded from IPO operation.
[06/04 11:21:23     71s] --------------------------------------------------- 
[06/04 11:21:23     71s]    Hold Timing Summary  - Initial 
[06/04 11:21:23     71s] --------------------------------------------------- 
[06/04 11:21:23     71s]  Target slack:       0.0000 ns
[06/04 11:21:23     71s]  View: AV_func_min 
[06/04 11:21:23     71s]    WNS:      -0.7352
[06/04 11:21:23     71s]    TNS:     -27.5395
[06/04 11:21:23     71s]    VP :           61
[06/04 11:21:23     71s]    Worst hold path end point: cwr 
[06/04 11:21:23     71s]  View: AV_scan_min 
[06/04 11:21:23     71s]    WNS:      -0.3757
[06/04 11:21:23     71s]    TNS:     -17.4857
[06/04 11:21:23     71s]    VP :           59
[06/04 11:21:23     71s]    Worst hold path end point: maxpool_res_reg_5_/D 
[06/04 11:21:23     71s] --------------------------------------------------- 
[06/04 11:21:23     71s] Info: Done creating the CCOpt slew target map.
[06/04 11:21:23     71s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 11:21:23     71s] ### Creating PhyDesignMc. totSessionCpu=0:01:11 mem=1389.4M
[06/04 11:21:23     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:1389.4M
[06/04 11:21:23     71s] #spOpts: N=180 mergeVia=F 
[06/04 11:21:23     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1389.4M
[06/04 11:21:23     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:1389.4M
[06/04 11:21:23     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1389.4MB).
[06/04 11:21:23     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1389.4M
[06/04 11:21:23     71s] TotalInstCnt at PhyDesignMc Initialization: 2,073
[06/04 11:21:23     71s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:11 mem=1389.4M
[06/04 11:21:23     71s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1389.4M
[06/04 11:21:23     71s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1389.4M
[06/04 11:21:23     71s] 
[06/04 11:21:23     71s] *** Starting Core Fixing (fixHold) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:01:11 mem=1389.4M density=58.740% ***
[06/04 11:21:23     71s] Optimizer Target Slack 0.000 StdDelay is 0.058  
[06/04 11:21:23     71s] 
[06/04 11:21:23     71s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.710  |  5.066  |  0.000  |  2.626  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 58.740%
------------------------------------------------------------
[06/04 11:21:23     71s] *info: Hold Batch Commit is enabled
[06/04 11:21:23     71s] *info: Levelized Batch Commit is enabled
[06/04 11:21:23     71s] 
[06/04 11:21:23     71s] Phase I ......
[06/04 11:21:23     71s] Executing transform: ECO Safe Resize
[06/04 11:21:23     71s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/04 11:21:23     71s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[06/04 11:21:23     71s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/04 11:21:23     71s] Worst hold path end point:
[06/04 11:21:23     71s]   cwr
[06/04 11:21:23     71s]     net: cwr (nrTerm=2)
[06/04 11:21:23     71s] |   0|  -0.735|   -45.03|     120|          0|       0(     0)|    58.74%|   0:00:00.0|  1389.4M|
[06/04 11:21:23     71s] Worst hold path end point:
[06/04 11:21:23     71s]   cwr
[06/04 11:21:23     71s]     net: cwr (nrTerm=2)
[06/04 11:21:23     71s] |   1|  -0.735|   -45.03|     120|          0|       0(     0)|    58.74%|   0:00:00.0|  1389.4M|
[06/04 11:21:23     71s] 
[06/04 11:21:23     71s] Capturing REF for hold ...
[06/04 11:21:23     71s]    Hold Timing Snapshot: (REF)
[06/04 11:21:23     71s]              All PG WNS: -0.735
[06/04 11:21:23     71s]              All PG TNS: -45.025
[06/04 11:21:23     71s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/04 11:21:23     71s] Executing transform: AddBuffer + LegalResize
[06/04 11:21:23     71s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/04 11:21:23     71s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[06/04 11:21:23     71s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/04 11:21:23     71s] Worst hold path end point:
[06/04 11:21:23     71s]   cwr
[06/04 11:21:23     71s]     net: cwr (nrTerm=2)
[06/04 11:21:23     71s] |   0|  -0.735|   -45.03|     120|          0|       0(     0)|    58.74%|   0:00:00.0|  1389.4M|
[06/04 11:21:24     71s] Worst hold path end point:
[06/04 11:21:24     71s]   cwr
[06/04 11:21:24     71s]     net: cwr (nrTerm=2)
[06/04 11:21:24     71s] |   1|  -0.059|    -0.38|      21|        103|       0(     0)|    64.64%|   0:00:01.0|  1401.5M|
[06/04 11:21:24     72s] Worst hold path end point:
[06/04 11:21:24     72s]   cdata_wr[2]
[06/04 11:21:24     72s]     net: cdata_wr[2] (nrTerm=2)
[06/04 11:21:24     72s] |   2|   0.000|     0.00|       0|         24|       0(     0)|    64.95%|   0:00:00.0|  1401.5M|
[06/04 11:21:24     72s] 
[06/04 11:21:24     72s] Capturing REF for hold ...
[06/04 11:21:24     72s]    Hold Timing Snapshot: (REF)
[06/04 11:21:24     72s]              All PG WNS: 0.000
[06/04 11:21:24     72s]              All PG TNS: 0.000
[06/04 11:21:24     72s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/04 11:21:24     72s] 
[06/04 11:21:24     72s] *info:    Total 127 cells added for Phase I
[06/04 11:21:24     72s] --------------------------------------------------- 
[06/04 11:21:24     72s]    Hold Timing Summary  - Phase I 
[06/04 11:21:24     72s] --------------------------------------------------- 
[06/04 11:21:24     72s]  Target slack:       0.0000 ns
[06/04 11:21:24     72s]  View: AV_func_min 
[06/04 11:21:24     72s]    WNS:       0.0001
[06/04 11:21:24     72s]    TNS:       0.0000
[06/04 11:21:24     72s]    VP :            0
[06/04 11:21:24     72s]    Worst hold path end point: cdata_wr[2] 
[06/04 11:21:24     72s]  View: AV_scan_min 
[06/04 11:21:24     72s]    WNS:       0.0005
[06/04 11:21:24     72s]    TNS:       0.0000
[06/04 11:21:24     72s]    VP :            0
[06/04 11:21:24     72s]    Worst hold path end point: maxpool_res_reg_15_/D 
[06/04 11:21:24     72s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.710  |  5.066  |  0.000  |  1.629  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 64.946%
Routing Overflow: 3.48% H and 0.40% V
------------------------------------------------------------
[06/04 11:21:24     72s] 
[06/04 11:21:24     72s] *** Finished Core Fixing (fixHold) cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:01:12 mem=1409.5M density=64.946% ***
[06/04 11:21:24     72s] 
[06/04 11:21:24     72s] *info:
[06/04 11:21:24     72s] *info: Added a total of 127 cells to fix/reduce hold violation
[06/04 11:21:24     72s] *info:          in which 80 termBuffering
[06/04 11:21:24     72s] *info:          in which 0 dummyBuffering
[06/04 11:21:24     72s] *info:
[06/04 11:21:24     72s] *info: Summary: 
[06/04 11:21:24     72s] *info:           23 cells of type 'BUFFD1' (4.0, 	36.279) used
[06/04 11:21:24     72s] *info:            1 cell  of type 'DEL1' (5.0, 	50.518) used
[06/04 11:21:24     72s] *info:            6 cells of type 'DEL2' (10.0, 	51.348) used
[06/04 11:21:24     72s] *info:           56 cells of type 'DEL3' (16.0, 	51.962) used
[06/04 11:21:24     72s] *info:           41 cells of type 'DEL4' (22.0, 	52.205) used
[06/04 11:21:24     72s] 
[06/04 11:21:24     72s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1409.5M
[06/04 11:21:24     72s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1409.5M
[06/04 11:21:24     72s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1409.5M
[06/04 11:21:24     72s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.002, MEM:1409.5M
[06/04 11:21:24     72s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1409.5M
[06/04 11:21:24     72s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1409.5M
[06/04 11:21:24     72s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.004, MEM:1409.5M
[06/04 11:21:24     72s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.004, MEM:1409.5M
[06/04 11:21:24     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.53946.5
[06/04 11:21:24     72s] OPERPROF: Starting RefinePlace at level 1, MEM:1409.5M
[06/04 11:21:24     72s] *** Starting refinePlace (0:01:12 mem=1409.5M) ***
[06/04 11:21:24     72s] Total net bbox length = 7.315e+04 (3.617e+04 3.698e+04) (ext = 1.460e+04)
[06/04 11:21:24     72s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:21:24     72s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1409.5M
[06/04 11:21:24     72s] Starting refinePlace ...
[06/04 11:21:24     72s]   Spread Effort: high, standalone mode, useDDP on.
[06/04 11:21:24     72s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1409.5MB) @(0:01:12 - 0:01:12).
[06/04 11:21:24     72s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:21:24     72s] wireLenOptFixPriorityInst 155 inst fixed
[06/04 11:21:24     72s] 
[06/04 11:21:24     72s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[06/04 11:21:24     72s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:21:24     72s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1409.5MB) @(0:01:12 - 0:01:12).
[06/04 11:21:24     72s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:21:24     72s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1409.5MB
[06/04 11:21:24     72s] Statistics of distance of Instance movement in refine placement:
[06/04 11:21:24     72s]   maximum (X+Y) =         0.00 um
[06/04 11:21:24     72s]   mean    (X+Y) =         0.00 um
[06/04 11:21:24     72s] Summary Report:
[06/04 11:21:24     72s] Instances move: 0 (out of 2192 movable)
[06/04 11:21:24     72s] Instances flipped: 0
[06/04 11:21:24     72s] Mean displacement: 0.00 um
[06/04 11:21:24     72s] Max displacement: 0.00 um 
[06/04 11:21:24     72s] Total instances moved : 0
[06/04 11:21:24     72s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.045, MEM:1409.5M
[06/04 11:21:24     72s] Total net bbox length = 7.315e+04 (3.617e+04 3.698e+04) (ext = 1.460e+04)
[06/04 11:21:24     72s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1409.5MB
[06/04 11:21:24     72s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1409.5MB) @(0:01:12 - 0:01:12).
[06/04 11:21:24     72s] *** Finished refinePlace (0:01:12 mem=1409.5M) ***
[06/04 11:21:24     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.53946.5
[06/04 11:21:24     72s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.049, MEM:1409.5M
[06/04 11:21:24     72s] *** maximum move = 0.00 um ***
[06/04 11:21:24     72s] *** Finished re-routing un-routed nets (1409.5M) ***
[06/04 11:21:24     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:1409.5M
[06/04 11:21:24     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1409.5M
[06/04 11:21:24     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:1409.5M
[06/04 11:21:24     72s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1409.5M
[06/04 11:21:24     72s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1409.5M
[06/04 11:21:24     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1409.5M
[06/04 11:21:24     72s] 
[06/04 11:21:24     72s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1409.5M) ***

------------------------------------------------------------
     After refinePlace Timing Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.710  |  5.066  |  0.000  |  1.629  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 64.946%
Routing Overflow: 3.48% H and 0.40% V
------------------------------------------------------------
[06/04 11:21:24     72s] *** Finish Post CTS Hold Fixing (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:01:12 mem=1409.5M density=64.946%) ***
[06/04 11:21:24     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.53946.1
[06/04 11:21:24     72s] *** HoldOpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:12.2/0:08:49.5 (0.1), mem = 1390.4M
[06/04 11:21:24     72s] **INFO: total 127 insts, 0 nets marked don't touch
[06/04 11:21:24     72s] **INFO: total 127 insts, 0 nets marked don't touch DB property
[06/04 11:21:24     72s] **INFO: total 127 insts, 0 nets unmarked don't touch

[06/04 11:21:24     72s] TotalInstCnt at PhyDesignMc Destruction: 2,200
[06/04 11:21:24     72s] 
[06/04 11:21:24     72s] =============================================================================================
[06/04 11:21:24     72s]  Step TAT Report for HoldOpt #1
[06/04 11:21:24     72s] =============================================================================================
[06/04 11:21:24     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:21:24     72s] ---------------------------------------------------------------------------------------------
[06/04 11:21:24     72s] [ ViewPruning            ]      5   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[06/04 11:21:24     72s] [ RefinePlace            ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[06/04 11:21:24     72s] [ TimingUpdate           ]      7   0:00:00.1  (   2.4 % )     0:00:00.8 /  0:00:00.8    1.0
[06/04 11:21:24     72s] [ FullDelayCalc          ]      2   0:00:00.7  (  17.5 % )     0:00:00.7 /  0:00:00.7    1.0
[06/04 11:21:24     72s] [ OptSummaryReport       ]      4   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[06/04 11:21:24     72s] [ TimingReport           ]      5   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 11:21:24     72s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 11:21:24     72s] [ SlackTraversorInit     ]      6   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.1
[06/04 11:21:24     72s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.4
[06/04 11:21:24     72s] [ LibAnalyzerInit        ]      2   0:00:01.6  (  42.0 % )     0:00:01.6 /  0:00:01.6    1.0
[06/04 11:21:24     72s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   27.3
[06/04 11:21:24     72s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[06/04 11:21:24     72s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:21:24     72s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[06/04 11:21:24     72s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[06/04 11:21:24     72s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:21:24     72s] [ OptEval                ]      3   0:00:00.3  (   8.6 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 11:21:24     72s] [ OptCommit              ]      3   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.2    1.0
[06/04 11:21:24     72s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.5
[06/04 11:21:24     72s] [ PostCommitDelayCalc    ]      6   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[06/04 11:21:24     72s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[06/04 11:21:24     72s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 11:21:24     72s] [ HoldTimerCalcSummary   ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:21:24     72s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 11:21:24     72s] [ HoldTimerNodeList      ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 11:21:24     72s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:21:24     72s] [ HoldReEval             ]      6   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.1    1.0
[06/04 11:21:24     72s] [ HoldCollectNode        ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.0
[06/04 11:21:24     72s] [ HoldSortNodeList       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:21:24     72s] [ HoldBottleneckCount    ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 11:21:24     72s] [ HoldCacheNodeWeight    ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.7
[06/04 11:21:24     72s] [ HoldBuildSlackGraph    ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:21:24     72s] [ HoldDBCommit           ]      6   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 11:21:24     72s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:21:24     72s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[06/04 11:21:24     72s] [ ReportAnalysisSummary  ]     10   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 11:21:24     72s] [ MISC                   ]          0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.0
[06/04 11:21:24     72s] ---------------------------------------------------------------------------------------------
[06/04 11:21:24     72s]  HoldOpt #1 TOTAL                   0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[06/04 11:21:24     72s] ---------------------------------------------------------------------------------------------
[06/04 11:21:24     72s] 
[06/04 11:21:24     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1334.4M
[06/04 11:21:24     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1334.4M
[06/04 11:21:24     72s] *** Steiner Routed Nets: 9.562%; Threshold: 100; Threshold for Hold: 100
[06/04 11:21:24     72s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=1334.4M
[06/04 11:21:24     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=1334.4M
[06/04 11:21:24     72s] Re-routed 0 nets
[06/04 11:21:24     72s] GigaOpt_HOLD: Recover setup timing after hold fixing
[06/04 11:21:24     72s] Deleting Cell Server ...
[06/04 11:21:24     72s] Deleting Lib Analyzer.
[06/04 11:21:24     72s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 11:21:24     72s] Summary for sequential cells identification: 
[06/04 11:21:24     72s]   Identified SBFF number: 14
[06/04 11:21:24     72s]   Identified MBFF number: 0
[06/04 11:21:24     72s]   Identified SB Latch number: 0
[06/04 11:21:24     72s]   Identified MB Latch number: 0
[06/04 11:21:24     72s]   Not identified SBFF number: 0
[06/04 11:21:24     72s]   Not identified MBFF number: 0
[06/04 11:21:24     72s]   Not identified SB Latch number: 0
[06/04 11:21:24     72s]   Not identified MB Latch number: 0
[06/04 11:21:24     72s]   Number of sequential cells which are not FFs: 13
[06/04 11:21:24     72s]  Visiting view : AV_func_max
[06/04 11:21:24     72s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:21:24     72s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:21:24     72s]  Visiting view : AV_scan_max
[06/04 11:21:24     72s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:21:24     72s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:21:24     72s]  Visiting view : AV_func_min
[06/04 11:21:24     72s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:21:24     72s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:21:24     72s]  Visiting view : AV_scan_min
[06/04 11:21:24     72s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:21:24     72s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:21:24     72s]  Setting StdDelay to 58.40
[06/04 11:21:24     72s] Creating Cell Server, finished. 
[06/04 11:21:24     72s] 
[06/04 11:21:24     72s] Deleting Cell Server ...
[06/04 11:21:24     72s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 11:21:24     72s] Summary for sequential cells identification: 
[06/04 11:21:24     72s]   Identified SBFF number: 14
[06/04 11:21:24     72s]   Identified MBFF number: 0
[06/04 11:21:24     72s]   Identified SB Latch number: 0
[06/04 11:21:24     72s]   Identified MB Latch number: 0
[06/04 11:21:24     72s]   Not identified SBFF number: 0
[06/04 11:21:24     72s]   Not identified MBFF number: 0
[06/04 11:21:24     72s]   Not identified SB Latch number: 0
[06/04 11:21:24     72s]   Not identified MB Latch number: 0
[06/04 11:21:24     72s]   Number of sequential cells which are not FFs: 13
[06/04 11:21:24     72s]  Visiting view : AV_func_max
[06/04 11:21:24     72s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:21:24     72s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:21:24     72s]  Visiting view : AV_scan_max
[06/04 11:21:24     72s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:21:24     72s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:21:24     72s]  Visiting view : AV_func_min
[06/04 11:21:24     72s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:21:24     72s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:21:24     72s]  Visiting view : AV_scan_min
[06/04 11:21:24     72s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:21:24     72s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:21:24     72s]  Setting StdDelay to 58.40
[06/04 11:21:24     72s] Creating Cell Server, finished. 
[06/04 11:21:24     72s] 
[06/04 11:21:24     72s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[06/04 11:21:24     72s] GigaOpt: WNS bump threshold: 0.0292
[06/04 11:21:24     72s] GigaOpt: Skipping postEco optimization
[06/04 11:21:24     72s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[06/04 11:21:24     72s] GigaOpt: Skipping nonLegal postEco optimization
[06/04 11:21:24     72s] *** Steiner Routed Nets: 9.562%; Threshold: 100; Threshold for Hold: 100
[06/04 11:21:24     72s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:21:24     72s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:21:24     72s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=1334.4M
[06/04 11:21:24     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=1334.4M
[06/04 11:21:24     72s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:21:24     72s] Re-routed 0 nets
[06/04 11:21:24     72s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0292)
[06/04 11:21:24     72s] GigaOpt: Skipping post-eco TNS optimization
[06/04 11:21:24     72s] 
[06/04 11:21:24     72s] Active setup views:
[06/04 11:21:24     72s]  AV_scan_max
[06/04 11:21:24     72s]   Dominating endpoints: 80
[06/04 11:21:24     72s]   Dominating TNS: -0.000
[06/04 11:21:24     72s] 
[06/04 11:21:24     72s]  AV_func_max
[06/04 11:21:24     72s]   Dominating endpoints: 22
[06/04 11:21:24     72s]   Dominating TNS: -0.000
[06/04 11:21:24     72s] 
[06/04 11:21:24     72s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Started Loading and Dumping File ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Reading DB...
[06/04 11:21:24     72s] (I)       Read data from FE... (mem=1334.4M)
[06/04 11:21:24     72s] (I)       Read nodes and places... (mem=1334.4M)
[06/04 11:21:24     72s] (I)       Done Read nodes and places (cpu=0.000s, mem=1334.4M)
[06/04 11:21:24     72s] (I)       Read nets... (mem=1334.4M)
[06/04 11:21:24     72s] (I)       Done Read nets (cpu=0.000s, mem=1334.4M)
[06/04 11:21:24     72s] (I)       Done Read data from FE (cpu=0.000s, mem=1334.4M)
[06/04 11:21:24     72s] (I)       before initializing RouteDB syMemory usage = 1334.4 MB
[06/04 11:21:24     72s] (I)       == Non-default Options ==
[06/04 11:21:24     72s] (I)       Build term to term wires                           : false
[06/04 11:21:24     72s] (I)       Maximum routing layer                              : 6
[06/04 11:21:24     72s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 11:21:24     72s] (I)       Use row-based GCell size
[06/04 11:21:24     72s] (I)       GCell unit size  : 4480
[06/04 11:21:24     72s] (I)       GCell multiplier : 1
[06/04 11:21:24     72s] (I)       build grid graph
[06/04 11:21:24     72s] (I)       build grid graph start
[06/04 11:21:24     72s] [NR-eGR] Track table information for default rule: 
[06/04 11:21:24     72s] [NR-eGR] ME1 has no routable track
[06/04 11:21:24     72s] [NR-eGR] ME2 has single uniform track structure
[06/04 11:21:24     72s] [NR-eGR] ME3 has single uniform track structure
[06/04 11:21:24     72s] [NR-eGR] ME4 has single uniform track structure
[06/04 11:21:24     72s] [NR-eGR] ME5 has single uniform track structure
[06/04 11:21:24     72s] [NR-eGR] ME6 has single uniform track structure
[06/04 11:21:24     72s] (I)       build grid graph end
[06/04 11:21:24     72s] (I)       ===========================================================================
[06/04 11:21:24     72s] (I)       == Report All Rule Vias ==
[06/04 11:21:24     72s] (I)       ===========================================================================
[06/04 11:21:24     72s] (I)        Via Rule : (Default)
[06/04 11:21:24     72s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 11:21:24     72s] (I)       ---------------------------------------------------------------------------
[06/04 11:21:24     72s] (I)        1    4 : VIA12_VV                   33 : VIA12_HH_2cut_E          
[06/04 11:21:24     72s] (I)        2    7 : VIA23_VH                   43 : VIA23_HH_2cut_E          
[06/04 11:21:24     72s] (I)        3   11 : VIA34_VH                   53 : VIA34_HH_2cut_E          
[06/04 11:21:24     72s] (I)        4   15 : VIA45_VH                   63 : VIA45_HH_2cut_E          
[06/04 11:21:24     72s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 11:21:24     72s] (I)       ===========================================================================
[06/04 11:21:24     72s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Num PG vias on layer 2 : 0
[06/04 11:21:24     72s] (I)       Num PG vias on layer 3 : 0
[06/04 11:21:24     72s] (I)       Num PG vias on layer 4 : 0
[06/04 11:21:24     72s] (I)       Num PG vias on layer 5 : 0
[06/04 11:21:24     72s] (I)       Num PG vias on layer 6 : 0
[06/04 11:21:24     72s] [NR-eGR] Read 9034 PG shapes
[06/04 11:21:24     72s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] [NR-eGR] #Routing Blockages  : 0
[06/04 11:21:24     72s] [NR-eGR] #Instance Blockages : 0
[06/04 11:21:24     72s] [NR-eGR] #PG Blockages       : 9034
[06/04 11:21:24     72s] [NR-eGR] #Halo Blockages     : 0
[06/04 11:21:24     72s] [NR-eGR] #Boundary Blockages : 0
[06/04 11:21:24     72s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 11:21:24     72s] [NR-eGR] Num Prerouted Nets = 9  Num Prerouted Wires = 815
[06/04 11:21:24     72s] (I)       readDataFromPlaceDB
[06/04 11:21:24     72s] (I)       Read net information..
[06/04 11:21:24     72s] [NR-eGR] Read numTotalNets=2468  numIgnoredNets=9
[06/04 11:21:24     72s] (I)       Read testcase time = 0.000 seconds
[06/04 11:21:24     72s] 
[06/04 11:21:24     72s] (I)       early_global_route_priority property id does not exist.
[06/04 11:21:24     72s] (I)       Start initializing grid graph
[06/04 11:21:24     72s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 11:21:24     72s] (I)       End initializing grid graph
[06/04 11:21:24     72s] (I)       Model blockages into capacity
[06/04 11:21:24     72s] (I)       Read Num Blocks=9034  Num Prerouted Wires=815  Num CS=0
[06/04 11:21:24     72s] (I)       Started Modeling ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 399
[06/04 11:21:24     72s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 276
[06/04 11:21:24     72s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 130
[06/04 11:21:24     72s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 10
[06/04 11:21:24     72s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 11:21:24     72s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       -- layer congestion ratio --
[06/04 11:21:24     72s] (I)       Layer 1 : 0.100000
[06/04 11:21:24     72s] (I)       Layer 2 : 0.700000
[06/04 11:21:24     72s] (I)       Layer 3 : 0.700000
[06/04 11:21:24     72s] (I)       Layer 4 : 0.700000
[06/04 11:21:24     72s] (I)       Layer 5 : 0.700000
[06/04 11:21:24     72s] (I)       Layer 6 : 0.700000
[06/04 11:21:24     72s] (I)       ----------------------------
[06/04 11:21:24     72s] (I)       Number of ignored nets = 9
[06/04 11:21:24     72s] (I)       Number of fixed nets = 9.  Ignored: Yes
[06/04 11:21:24     72s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 11:21:24     72s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 11:21:24     72s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 11:21:24     72s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 11:21:24     72s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 11:21:24     72s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 11:21:24     72s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 11:21:24     72s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 11:21:24     72s] (I)       Before initializing Early Global Route syMemory usage = 1334.4 MB
[06/04 11:21:24     72s] (I)       Ndr track 0 does not exist
[06/04 11:21:24     72s] (I)       Ndr track 0 does not exist
[06/04 11:21:24     72s] (I)       ---------------------Grid Graph Info--------------------
[06/04 11:21:24     72s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 11:21:24     72s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 11:21:24     72s] (I)       Site width          :   560  (dbu)
[06/04 11:21:24     72s] (I)       Row height          :  4480  (dbu)
[06/04 11:21:24     72s] (I)       GCell width         :  4480  (dbu)
[06/04 11:21:24     72s] (I)       GCell height        :  4480  (dbu)
[06/04 11:21:24     72s] (I)       Grid                :    93    90     6
[06/04 11:21:24     72s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 11:21:24     72s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 11:21:24     72s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 11:21:24     72s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 11:21:24     72s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 11:21:24     72s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 11:21:24     72s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 11:21:24     72s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 11:21:24     72s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 11:21:24     72s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 11:21:24     72s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 11:21:24     72s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 11:21:24     72s] (I)       --------------------------------------------------------
[06/04 11:21:24     72s] 
[06/04 11:21:24     72s] [NR-eGR] ============ Routing rule table ============
[06/04 11:21:24     72s] [NR-eGR] Rule id: 0  Nets: 2459 
[06/04 11:21:24     72s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 11:21:24     72s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 11:21:24     72s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:21:24     72s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:21:24     72s] [NR-eGR] Rule id: 1  Nets: 0 
[06/04 11:21:24     72s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/04 11:21:24     72s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[06/04 11:21:24     72s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[06/04 11:21:24     72s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 11:21:24     72s] [NR-eGR] ========================================
[06/04 11:21:24     72s] [NR-eGR] 
[06/04 11:21:24     72s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 11:21:24     72s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 11:21:24     72s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 11:21:24     72s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 11:21:24     72s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 11:21:24     72s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 11:21:24     72s] (I)       After initializing Early Global Route syMemory usage = 1334.4 MB
[06/04 11:21:24     72s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Reset routing kernel
[06/04 11:21:24     72s] (I)       Started Global Routing ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       ============= Initialization =============
[06/04 11:21:24     72s] (I)       totalPins=6927  totalGlobalPin=6711 (96.88%)
[06/04 11:21:24     72s] (I)       Started Net group 1 ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Started Build MST ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Generate topology with single threads
[06/04 11:21:24     72s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 11:21:24     72s] [NR-eGR] Layer group 1: route 2459 net(s) in layer range [2, 6]
[06/04 11:21:24     72s] (I)       
[06/04 11:21:24     72s] (I)       ============  Phase 1a Route ============
[06/04 11:21:24     72s] (I)       Started Phase 1a ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Started Pattern routing ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 84
[06/04 11:21:24     72s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Usage: 17515 = (8626 H, 8889 V) = (9.60% H, 8.87% V) = (3.864e+04um H, 3.982e+04um V)
[06/04 11:21:24     72s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       
[06/04 11:21:24     72s] (I)       ============  Phase 1b Route ============
[06/04 11:21:24     72s] (I)       Started Phase 1b ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Started Monotonic routing ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Usage: 17537 = (8638 H, 8899 V) = (9.62% H, 8.88% V) = (3.870e+04um H, 3.987e+04um V)
[06/04 11:21:24     72s] (I)       Overflow of layer group 1: 8.88% H + 1.74% V. EstWL: 7.856576e+04um
[06/04 11:21:24     72s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       
[06/04 11:21:24     72s] (I)       ============  Phase 1c Route ============
[06/04 11:21:24     72s] (I)       Started Phase 1c ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Started Two level routing ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Level2 Grid: 19 x 18
[06/04 11:21:24     72s] (I)       Started Two Level Routing ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Usage: 17543 = (8638 H, 8905 V) = (9.62% H, 8.89% V) = (3.870e+04um H, 3.989e+04um V)
[06/04 11:21:24     72s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       
[06/04 11:21:24     72s] (I)       ============  Phase 1d Route ============
[06/04 11:21:24     72s] (I)       Started Phase 1d ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Started Detoured routing ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Usage: 17543 = (8638 H, 8905 V) = (9.62% H, 8.89% V) = (3.870e+04um H, 3.989e+04um V)
[06/04 11:21:24     72s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       
[06/04 11:21:24     72s] (I)       ============  Phase 1e Route ============
[06/04 11:21:24     72s] (I)       Started Phase 1e ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Started Route legalization ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Usage: 17640 = (8637 H, 9003 V) = (9.62% H, 8.99% V) = (3.869e+04um H, 4.033e+04um V)
[06/04 11:21:24     72s] [NR-eGR] Early Global Route overflow of layer group 1: 8.70% H + 1.76% V. EstWL: 7.902720e+04um
[06/04 11:21:24     72s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Started Layer assignment ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Running layer assignment with 1 threads
[06/04 11:21:24     72s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       
[06/04 11:21:24     72s] (I)       ============  Phase 1l Route ============
[06/04 11:21:24     72s] (I)       Started Phase 1l ( Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       
[06/04 11:21:24     72s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 11:21:24     72s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/04 11:21:24     72s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/04 11:21:24     72s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[06/04 11:21:24     72s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 11:21:24     72s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 11:21:24     72s] [NR-eGR]     ME2  (2)        78( 0.94%)         6( 0.07%)         0( 0.00%)   ( 1.01%) 
[06/04 11:21:24     72s] [NR-eGR]     ME3  (3)       392( 4.77%)        33( 0.40%)         2( 0.02%)   ( 5.19%) 
[06/04 11:21:24     72s] [NR-eGR]     ME4  (4)        37( 0.45%)         0( 0.00%)         0( 0.00%)   ( 0.45%) 
[06/04 11:21:24     72s] [NR-eGR]     ME5  (5)       205( 2.49%)         1( 0.01%)         0( 0.00%)   ( 2.51%) 
[06/04 11:21:24     72s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 11:21:24     72s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 11:21:24     72s] [NR-eGR] Total              712( 1.83%)        40( 0.10%)         2( 0.01%)   ( 1.94%) 
[06/04 11:21:24     72s] [NR-eGR] 
[06/04 11:21:24     72s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] (I)       total 2D Cap : 193856 = (91713 H, 102143 V)
[06/04 11:21:24     72s] [NR-eGR] Overflow after Early Global Route (GR compatible) 3.86% H + 0.43% V
[06/04 11:21:24     72s] [NR-eGR] Overflow after Early Global Route 4.88% H + 0.48% V
[06/04 11:21:24     72s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1334.41 MB )
[06/04 11:21:24     72s] OPERPROF: Starting HotSpotCal at level 1, MEM:1334.4M
[06/04 11:21:24     72s] [hotspot] +------------+---------------+---------------+
[06/04 11:21:24     72s] [hotspot] |            |   max hotspot | total hotspot |
[06/04 11:21:24     72s] [hotspot] +------------+---------------+---------------+
[06/04 11:21:24     72s] [hotspot] | normalized |          7.00 |         13.00 |
[06/04 11:21:24     72s] [hotspot] +------------+---------------+---------------+
[06/04 11:21:24     72s] Local HotSpot Analysis: normalized max congestion hotspot area = 7.00, normalized total congestion hotspot area = 13.00 (area is in unit of 4 std-cell row bins)
[06/04 11:21:24     72s] [hotspot] max/total 7.00/13.00, big hotspot (>10) total 0.00
[06/04 11:21:24     72s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[06/04 11:21:24     72s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:21:24     72s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/04 11:21:24     72s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:21:24     72s] [hotspot] |  1  |   233.90   198.24   269.74   287.84 |        7.00   |
[06/04 11:21:24     72s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:21:24     72s] [hotspot] |  2  |    90.54   108.64   108.46   126.56 |        1.00   |
[06/04 11:21:24     72s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:21:24     72s] [hotspot] |  3  |    72.62   144.48    90.54   162.40 |        1.00   |
[06/04 11:21:24     72s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:21:24     72s] [hotspot] |  4  |   108.46   144.48   126.38   162.40 |        1.00   |
[06/04 11:21:24     72s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:21:24     72s] [hotspot] |  5  |   233.90   144.48   251.82   162.40 |        1.00   |
[06/04 11:21:24     72s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:21:24     72s] Top 5 hotspots total area: 11.00
[06/04 11:21:24     72s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1334.4M
[06/04 11:21:24     72s] Reported timing to dir ./timingReports
[06/04 11:21:24     72s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1022.4M, totSessionCpu=0:01:12 **
[06/04 11:21:24     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1303.1M
[06/04 11:21:24     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1303.1M
[06/04 11:21:24     72s] Starting delay calculation for Hold views
[06/04 11:21:24     72s] #################################################################################
[06/04 11:21:24     72s] # Design Stage: PreRoute
[06/04 11:21:24     72s] # Design Name: CONV
[06/04 11:21:24     72s] # Design Mode: 180nm
[06/04 11:21:24     72s] # Analysis Mode: MMMC Non-OCV 
[06/04 11:21:24     72s] # Parasitics Mode: No SPEF/RCDB
[06/04 11:21:24     72s] # Signoff Settings: SI Off 
[06/04 11:21:24     72s] #################################################################################
[06/04 11:21:24     72s] Calculate delays in BcWc mode...
[06/04 11:21:24     72s] Calculate delays in BcWc mode...
[06/04 11:21:24     72s] Topological Sorting (REAL = 0:00:00.0, MEM = 1317.5M, InitMEM = 1317.5M)
[06/04 11:21:24     72s] Start delay calculation (fullDC) (1 T). (MEM=1317.45)
[06/04 11:21:24     72s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[06/04 11:21:24     72s] End AAE Lib Interpolated Model. (MEM=1317.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:21:24     72s] Total number of fetched objects 2600
[06/04 11:21:24     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:21:24     72s] End delay calculation. (MEM=1333.88 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 11:21:24     72s] End delay calculation (fullDC). (MEM=1333.88 CPU=0:00:00.4 REAL=0:00:00.0)
[06/04 11:21:24     72s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1333.9M) ***
[06/04 11:21:25     72s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:13 mem=1333.9M)
[06/04 11:21:25     72s] Starting delay calculation for Setup views
[06/04 11:21:25     72s] #################################################################################
[06/04 11:21:25     72s] # Design Stage: PreRoute
[06/04 11:21:25     72s] # Design Name: CONV
[06/04 11:21:25     72s] # Design Mode: 180nm
[06/04 11:21:25     72s] # Analysis Mode: MMMC Non-OCV 
[06/04 11:21:25     72s] # Parasitics Mode: No SPEF/RCDB
[06/04 11:21:25     72s] # Signoff Settings: SI Off 
[06/04 11:21:25     72s] #################################################################################
[06/04 11:21:25     72s] Calculate delays in BcWc mode...
[06/04 11:21:25     72s] Calculate delays in BcWc mode...
[06/04 11:21:25     72s] Topological Sorting (REAL = 0:00:00.0, MEM = 1291.9M, InitMEM = 1291.9M)
[06/04 11:21:25     72s] Start delay calculation (fullDC) (1 T). (MEM=1291.88)
[06/04 11:21:25     72s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[06/04 11:21:25     72s] End AAE Lib Interpolated Model. (MEM=1291.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:21:25     73s] Total number of fetched objects 2600
[06/04 11:21:25     73s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:21:25     73s] End delay calculation. (MEM=1339.57 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 11:21:25     73s] End delay calculation (fullDC). (MEM=1339.57 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 11:21:25     73s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1339.6M) ***
[06/04 11:21:25     73s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:13 mem=1339.6M)
[06/04 11:21:26     73s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 
Hold  views included:
 AV_func_min AV_scan_min

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.710  |  5.066  |  0.000  |  1.629  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.014  |  0.028  |  0.001  |  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.946%
Routing Overflow: 4.88% H and 0.48% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:01.2, REAL=0:00:02.0, MEM=1306.8M
[06/04 11:21:26     73s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1069.2M, totSessionCpu=0:01:14 **
[06/04 11:21:26     73s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/04 11:21:26     73s] *** Finished optDesign ***
[06/04 11:21:26     73s] Info: pop threads available for lower-level modules during optimization.
[06/04 11:21:26     73s] Info: Destroy the CCOpt slew target map.
[06/04 11:21:26     73s] clean pInstBBox. size 0
[06/04 11:21:26     73s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[06/04 11:21:26     73s] All LLGs are deleted
[06/04 11:21:26     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1306.8M
[06/04 11:21:26     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1306.8M
[06/04 11:21:26     73s] 
[06/04 11:21:26     73s] =============================================================================================
[06/04 11:21:26     73s]  Final TAT Report for optDesign
[06/04 11:21:26     73s] =============================================================================================
[06/04 11:21:26     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:21:26     73s] ---------------------------------------------------------------------------------------------
[06/04 11:21:26     73s] [ HoldOpt                ]      1   0:00:02.8  (  44.3 % )     0:00:03.8 /  0:00:03.8    1.0
[06/04 11:21:26     73s] [ ViewPruning            ]      8   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[06/04 11:21:26     73s] [ RefinePlace            ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[06/04 11:21:26     73s] [ TimingUpdate           ]     10   0:00:00.2  (   2.7 % )     0:00:01.5 /  0:00:01.6    1.0
[06/04 11:21:26     73s] [ FullDelayCalc          ]      4   0:00:01.4  (  21.4 % )     0:00:01.4 /  0:00:01.4    1.0
[06/04 11:21:26     73s] [ OptSummaryReport       ]      5   0:00:00.2  (   2.5 % )     0:00:01.6 /  0:00:01.3    0.8
[06/04 11:21:26     73s] [ TimingReport           ]      7   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[06/04 11:21:26     73s] [ DrvReport              ]      2   0:00:00.4  (   6.7 % )     0:00:00.4 /  0:00:00.1    0.1
[06/04 11:21:26     73s] [ GenerateReports        ]      2   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/04 11:21:26     73s] [ MISC                   ]          0:00:01.0  (  15.6 % )     0:00:01.0 /  0:00:01.0    1.0
[06/04 11:21:26     73s] ---------------------------------------------------------------------------------------------
[06/04 11:21:26     73s]  optDesign TOTAL                    0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:06.1    0.9
[06/04 11:21:26     73s] ---------------------------------------------------------------------------------------------
[06/04 11:21:26     73s] 
[06/04 11:21:26     73s] Deleting Cell Server ...
[06/04 11:21:37     74s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/04 11:21:37     74s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_postCTS -outDir timingReports
[06/04 11:21:37     74s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:21:37     74s] All LLGs are deleted
[06/04 11:21:37     74s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1269.8M
[06/04 11:21:37     74s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1269.8M
[06/04 11:21:37     74s] Start to check current routing status for nets...
[06/04 11:21:37     74s] All nets are already routed correctly.
[06/04 11:21:37     74s] End to check current routing status for nets (mem=1269.8M)
[06/04 11:21:37     74s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1269.8M
[06/04 11:21:37     74s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1269.8M
[06/04 11:21:37     74s] Fast DP-INIT is on for default
[06/04 11:21:37     74s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.006, MEM:1286.6M
[06/04 11:21:37     74s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.007, MEM:1286.6M
[06/04 11:21:37     74s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1286.6M
[06/04 11:21:37     74s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1286.6M
[06/04 11:21:37     74s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.710  |  5.066  |  0.000  |  1.629  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.946%
Routing Overflow: 4.88% H and 0.48% V
------------------------------------------------------------
Reported timing to dir timingReports
[06/04 11:21:37     74s] Total CPU time: 0.27 sec
[06/04 11:21:37     74s] Total Real time: 0.0 sec
[06/04 11:21:37     74s] Total Memory Usage: 1286.582031 Mbytes
[06/04 11:21:37     74s] 
[06/04 11:21:37     74s] =============================================================================================
[06/04 11:21:37     74s]  Final TAT Report for timeDesign
[06/04 11:21:37     74s] =============================================================================================
[06/04 11:21:37     74s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:21:37     74s] ---------------------------------------------------------------------------------------------
[06/04 11:21:37     74s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:21:37     74s] [ TimingUpdate           ]      1   0:00:00.0  (   7.4 % )     0:00:00.0 /  0:00:00.0    0.8
[06/04 11:21:37     74s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.9 % )     0:00:00.6 /  0:00:00.3    0.4
[06/04 11:21:37     74s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[06/04 11:21:37     74s] [ DrvReport              ]      1   0:00:00.4  (  59.0 % )     0:00:00.4 /  0:00:00.0    0.1
[06/04 11:21:37     74s] [ GenerateReports        ]      1   0:00:00.1  (  22.1 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 11:21:37     74s] [ ReportTranViolation    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.4
[06/04 11:21:37     74s] [ ReportCapViolation     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:21:37     74s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    2.8
[06/04 11:21:37     74s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:21:37     74s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.9
[06/04 11:21:37     74s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.5
[06/04 11:21:37     74s] [ MISC                   ]          0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:21:37     74s] ---------------------------------------------------------------------------------------------
[06/04 11:21:37     74s]  timeDesign TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.3    0.4
[06/04 11:21:37     74s] ---------------------------------------------------------------------------------------------
[06/04 11:21:37     74s] 
[06/04 11:21:37     74s] Info: pop threads available for lower-level modules during optimization.
[06/04 11:21:54     76s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/04 11:21:54     76s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix CONV_postCTS -outDir timingReports
[06/04 11:21:54     76s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:21:54     76s] All LLGs are deleted
[06/04 11:21:54     76s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1265.8M
[06/04 11:21:54     76s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1265.8M
[06/04 11:21:54     76s] Start to check current routing status for nets...
[06/04 11:21:54     76s] All nets are already routed correctly.
[06/04 11:21:54     76s] End to check current routing status for nets (mem=1265.8M)
[06/04 11:21:54     76s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1265.8M
[06/04 11:21:54     76s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1265.8M
[06/04 11:21:54     76s] Fast DP-INIT is on for default
[06/04 11:21:54     76s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1265.8M
[06/04 11:21:54     76s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1265.8M
[06/04 11:21:54     76s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1265.8M
[06/04 11:21:54     76s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1265.8M
[06/04 11:21:54     76s] Starting delay calculation for Hold views
[06/04 11:21:54     76s] #################################################################################
[06/04 11:21:54     76s] # Design Stage: PreRoute
[06/04 11:21:54     76s] # Design Name: CONV
[06/04 11:21:54     76s] # Design Mode: 180nm
[06/04 11:21:54     76s] # Analysis Mode: MMMC Non-OCV 
[06/04 11:21:54     76s] # Parasitics Mode: No SPEF/RCDB
[06/04 11:21:54     76s] # Signoff Settings: SI Off 
[06/04 11:21:54     76s] #################################################################################
[06/04 11:21:54     76s] Calculate delays in BcWc mode...
[06/04 11:21:54     76s] Calculate delays in BcWc mode...
[06/04 11:21:54     76s] Topological Sorting (REAL = 0:00:00.0, MEM = 1288.1M, InitMEM = 1288.1M)
[06/04 11:21:54     76s] Start delay calculation (fullDC) (1 T). (MEM=1288.13)
[06/04 11:21:54     76s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[06/04 11:21:54     76s] End AAE Lib Interpolated Model. (MEM=1288.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:21:54     76s] Total number of fetched objects 2600
[06/04 11:21:54     76s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:21:54     76s] End delay calculation. (MEM=1303.82 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 11:21:54     76s] End delay calculation (fullDC). (MEM=1303.82 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 11:21:54     76s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1303.8M) ***
[06/04 11:21:54     76s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:17 mem=1303.8M)
[06/04 11:21:54     77s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 AV_func_min AV_scan_min 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.014  |  0.028  |  0.001  |  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 64.946%
Routing Overflow: 4.88% H and 0.48% V
------------------------------------------------------------
Reported timing to dir timingReports
[06/04 11:21:54     77s] Total CPU time: 0.6 sec
[06/04 11:21:54     77s] Total Real time: 0.0 sec
[06/04 11:21:54     77s] Total Memory Usage: 1234.519531 Mbytes
[06/04 11:21:54     77s] 
[06/04 11:21:54     77s] =============================================================================================
[06/04 11:21:54     77s]  Final TAT Report for timeDesign
[06/04 11:21:54     77s] =============================================================================================
[06/04 11:21:54     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:21:54     77s] ---------------------------------------------------------------------------------------------
[06/04 11:21:54     77s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:21:54     77s] [ TimingUpdate           ]      1   0:00:00.0  (   5.1 % )     0:00:00.4 /  0:00:00.5    1.0
[06/04 11:21:54     77s] [ FullDelayCalc          ]      1   0:00:00.4  (  70.4 % )     0:00:00.4 /  0:00:00.4    1.0
[06/04 11:21:54     77s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.0 % )     0:00:00.5 /  0:00:00.5    1.0
[06/04 11:21:54     77s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 11:21:54     77s] [ GenerateReports        ]      1   0:00:00.1  (  13.6 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 11:21:54     77s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 11:21:54     77s] [ MISC                   ]          0:00:00.0  (   7.2 % )     0:00:00.0 /  0:00:00.1    1.2
[06/04 11:21:54     77s] ---------------------------------------------------------------------------------------------
[06/04 11:21:54     77s]  timeDesign TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[06/04 11:21:54     77s] ---------------------------------------------------------------------------------------------
[06/04 11:21:54     77s] 
[06/04 11:23:44     86s] <CMD> addTieHiLo -cell {TIEL TIEH} -prefix LTIE
[06/04 11:23:44     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:1234.5M
[06/04 11:23:44     86s] #spOpts: N=180 mergeVia=F 
[06/04 11:23:44     86s] All LLGs are deleted
[06/04 11:23:44     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1234.5M
[06/04 11:23:44     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1234.5M
[06/04 11:23:44     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1234.5M
[06/04 11:23:44     86s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1234.5M
[06/04 11:23:44     86s] Core basic site is Core8T
[06/04 11:23:44     86s] Fast DP-INIT is on for default
[06/04 11:23:44     86s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 11:23:44     86s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:1266.5M
[06/04 11:23:44     86s] OPERPROF:     Starting CMU at level 3, MEM:1266.5M
[06/04 11:23:44     86s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1266.5M
[06/04 11:23:44     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1266.5M
[06/04 11:23:44     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1266.5MB).
[06/04 11:23:44     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.014, MEM:1266.5M
[06/04 11:23:44     86s] Options: No distance constraint, No Fan-out constraint.
[06/04 11:23:44     86s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1266.5M
[06/04 11:23:44     86s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1266.5M
[06/04 11:23:44     86s] INFO: Total Number of Tie Cells (TIEL) placed: 0  
[06/04 11:23:44     86s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1266.5M
[06/04 11:23:44     86s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1266.5M
[06/04 11:23:44     86s] INFO: Total Number of Tie Cells (TIEH) placed: 0  
[06/04 11:23:44     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1266.5M
[06/04 11:23:44     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1266.5M
[06/04 11:23:44     86s] All LLGs are deleted
[06/04 11:23:44     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1266.5M
[06/04 11:23:44     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1266.5M
[06/04 11:23:49     87s] <CMD> checkDesign -tieHiLo
[06/04 11:23:49     87s] Creating directory checkDesign.
[06/04 11:23:49     87s] 
[06/04 11:23:49     87s] ------ Design Rule Checking:
[06/04 11:23:49     87s] 
[06/04 11:23:49     87s] Number of Output Pins connect to Power/Ground *: 0
[06/04 11:23:49     87s] Number of Insts with Input Pins tied together ?: 0
[06/04 11:23:49     87s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[06/04 11:23:49     87s] Number of Input/InOut Floating Pins            : 0
[06/04 11:23:49     87s] Number of Output Floating Pins                 : 0
[06/04 11:23:49     87s] Number of Output Term Marked TieHi/Lo         *: 0
[06/04 11:23:49     87s] 
[06/04 11:23:49     87s] Design check done.
[06/04 11:23:49     87s] Report saved in file checkDesign/CONV.main.htm.ascii
[06/04 11:23:49     87s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 11:23:49     87s] 
[06/04 11:24:01     88s] <CMD> saveDesign ../restore/cts_finish.globals
[06/04 11:24:01     88s] #% Begin save design ... (date=06/04 11:24:01, mem=980.4M)
[06/04 11:24:01     88s] % Begin Save ccopt configuration ... (date=06/04 11:24:01, mem=980.4M)
[06/04 11:24:01     88s] % End Save ccopt configuration ... (date=06/04 11:24:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=980.6M, current mem=980.6M)
[06/04 11:24:01     88s] % Begin Save netlist data ... (date=06/04 11:24:01, mem=980.6M)
[06/04 11:24:01     88s] Writing Binary DB to ../restore/cts_finish.globals.dat/CONV.v.bin in single-threaded mode...
[06/04 11:24:01     88s] % End Save netlist data ... (date=06/04 11:24:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=980.6M, current mem=980.6M)
[06/04 11:24:01     88s] Saving symbol-table file ...
[06/04 11:24:01     88s] Saving congestion map file ../restore/cts_finish.globals.dat/CONV.route.congmap.gz ...
[06/04 11:24:01     88s] % Begin Save AAE data ... (date=06/04 11:24:01, mem=980.8M)
[06/04 11:24:01     88s] Saving AAE Data ...
[06/04 11:24:01     88s] % End Save AAE data ... (date=06/04 11:24:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=980.8M, current mem=980.8M)
[06/04 11:24:01     88s] Saving preference file ../restore/cts_finish.globals.dat/gui.pref.tcl ...
[06/04 11:24:01     88s] Saving mode setting ...
[06/04 11:24:01     88s] Saving global file ...
[06/04 11:24:01     88s] % Begin Save floorplan data ... (date=06/04 11:24:01, mem=981.3M)
[06/04 11:24:01     88s] Saving floorplan file ...
[06/04 11:24:01     88s] % End Save floorplan data ... (date=06/04 11:24:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=981.3M, current mem=981.3M)
[06/04 11:24:01     88s] Saving PG file ../restore/cts_finish.globals.dat/CONV.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Jun  4 11:24:01 2025)
[06/04 11:24:01     88s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1266.1M) ***
[06/04 11:24:01     88s] Saving Drc markers ...
[06/04 11:24:01     88s] ... No Drc file written since there is no markers found.
[06/04 11:24:01     88s] % Begin Save placement data ... (date=06/04 11:24:01, mem=981.3M)
[06/04 11:24:01     88s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/04 11:24:01     88s] Save Adaptive View Pruning View Names to Binary file
[06/04 11:24:01     88s] AV_func_max
[06/04 11:24:01     88s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1269.1M) ***
[06/04 11:24:01     88s] % End Save placement data ... (date=06/04 11:24:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=981.3M, current mem=981.3M)
[06/04 11:24:01     88s] % Begin Save routing data ... (date=06/04 11:24:01, mem=981.3M)
[06/04 11:24:01     88s] Saving route file ...
[06/04 11:24:01     88s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1266.1M) ***
[06/04 11:24:01     88s] % End Save routing data ... (date=06/04 11:24:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=981.3M, current mem=980.4M)
[06/04 11:24:01     88s] Saving property file ../restore/cts_finish.globals.dat/CONV.prop
[06/04 11:24:01     88s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1269.1M) ***
[06/04 11:24:01     88s] #Saving pin access data to file ../restore/cts_finish.globals.dat/CONV.apa ...
[06/04 11:24:01     88s] #
[06/04 11:24:01     88s] Saving rc congestion map ../restore/cts_finish.globals.dat/CONV.congmap.gz ...
[06/04 11:24:01     88s] % Begin Save power constraints data ... (date=06/04 11:24:01, mem=980.4M)
[06/04 11:24:01     88s] % End Save power constraints data ... (date=06/04 11:24:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=980.4M, current mem=980.4M)
[06/04 11:24:04     91s] Generated self-contained design cts_finish.globals.dat
[06/04 11:24:04     91s] #% End save design ... (date=06/04 11:24:04, total cpu=0:00:02.4, real=0:00:03.0, peak res=982.1M, current mem=982.1M)
[06/04 11:24:04     91s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 11:24:04     91s] 
[06/04 11:25:06     96s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[06/04 11:25:06     96s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[06/04 11:25:06     96s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[06/04 11:25:06     96s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[06/04 11:25:06     96s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[06/04 11:25:06     96s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[06/04 11:25:06     96s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[06/04 11:25:06     96s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/04 11:25:06     96s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[06/04 11:25:06     96s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[06/04 11:25:06     96s] Running Native NanoRoute ...
[06/04 11:25:06     96s] <CMD> routeDesign -globalDetail
[06/04 11:25:06     96s] ### Time Record (routeDesign) is installed.
[06/04 11:25:06     96s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 983.56 (MB), peak = 1105.14 (MB)
[06/04 11:25:06     96s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[06/04 11:25:06     96s] **INFO: User settings:
[06/04 11:25:06     96s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[06/04 11:25:06     96s] setNanoRouteMode -extractThirdPartyCompatible                   false
[06/04 11:25:06     96s] setNanoRouteMode -grouteExpTdStdDelay                           58.4
[06/04 11:25:06     96s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[06/04 11:25:06     96s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[06/04 11:25:06     96s] setNanoRouteMode -routeInsertAntennaDiode                       true
[06/04 11:25:06     96s] setNanoRouteMode -routeWithSiDriven                             true
[06/04 11:25:06     96s] setNanoRouteMode -routeWithTimingDriven                         true
[06/04 11:25:06     96s] setNanoRouteMode -timingEngine                                  {}
[06/04 11:25:06     96s] setDesignMode -process                                          180
[06/04 11:25:06     96s] setExtractRCMode -coupling_c_th                                 3
[06/04 11:25:06     96s] setExtractRCMode -engine                                        preRoute
[06/04 11:25:06     96s] setExtractRCMode -relative_c_th                                 0.03
[06/04 11:25:06     96s] setExtractRCMode -total_c_th                                    5
[06/04 11:25:06     96s] setDelayCalMode -enable_high_fanout                             true
[06/04 11:25:06     96s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[06/04 11:25:06     96s] setDelayCalMode -engine                                         aae
[06/04 11:25:06     96s] setDelayCalMode -ignoreNetLoad                                  false
[06/04 11:25:06     96s] setSIMode -separate_delta_delay_on_data                         true
[06/04 11:25:06     96s] 
[06/04 11:25:06     96s] #**INFO: setDesignMode -flowEffort standard
[06/04 11:25:06     96s] #**INFO: multi-cut via swapping will not be performed after routing.
[06/04 11:25:06     96s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[06/04 11:25:06     96s] OPERPROF: Starting checkPlace at level 1, MEM:1269.8M
[06/04 11:25:06     96s] #spOpts: N=180 
[06/04 11:25:06     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1269.8M
[06/04 11:25:06     96s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1269.8M
[06/04 11:25:06     96s] Core basic site is Core8T
[06/04 11:25:06     96s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 11:25:06     96s] SiteArray: use 208,896 bytes
[06/04 11:25:06     96s] SiteArray: current memory after site array memory allocation 1269.8M
[06/04 11:25:06     96s] SiteArray: FP blocked sites are writable
[06/04 11:25:06     96s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1269.8M
[06/04 11:25:06     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1269.8M
[06/04 11:25:06     96s] Begin checking placement ... (start mem=1269.8M, init mem=1269.8M)
[06/04 11:25:06     96s] 
[06/04 11:25:06     96s] Running CheckPlace using 1 thread in normal mode...
[06/04 11:25:06     96s] 
[06/04 11:25:06     96s] ...checkPlace normal is done!
[06/04 11:25:06     96s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1269.8M
[06/04 11:25:06     96s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1269.8M
[06/04 11:25:06     96s] *info: Placed = 2200           (Fixed = 16)
[06/04 11:25:06     96s] *info: Unplaced = 0           
[06/04 11:25:06     96s] Placement Density:64.95%(51325/79027)
[06/04 11:25:06     96s] Placement Density (including fixed std cells):64.95%(51325/79027)
[06/04 11:25:06     96s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1269.8M
[06/04 11:25:06     96s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1269.8M
[06/04 11:25:06     96s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1269.8M)
[06/04 11:25:06     96s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.017, MEM:1269.8M
[06/04 11:25:06     96s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[06/04 11:25:06     96s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[06/04 11:25:06     96s] 
[06/04 11:25:06     96s] changeUseClockNetStatus Option :  -noFixedNetWires 
[06/04 11:25:06     96s] *** Changed status on (9) nets in Clock.
[06/04 11:25:06     96s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1269.8M) ***
[06/04 11:25:06     96s] 
[06/04 11:25:06     96s] globalDetailRoute
[06/04 11:25:06     96s] 
[06/04 11:25:06     96s] ### Time Record (globalDetailRoute) is installed.
[06/04 11:25:06     96s] #Start globalDetailRoute on Wed Jun  4 11:25:06 2025
[06/04 11:25:06     96s] #
[06/04 11:25:06     96s] ### Time Record (Pre Callback) is installed.
[06/04 11:25:06     96s] RC Grid backup saved.
[06/04 11:25:06     96s] ### Time Record (Pre Callback) is uninstalled.
[06/04 11:25:06     96s] ### Time Record (DB Import) is installed.
[06/04 11:25:06     96s] ### Time Record (Timing Data Generation) is installed.
[06/04 11:25:06     96s] #Generating timing data, please wait...
[06/04 11:25:06     96s] #2468 total nets, 2468 already routed, 2468 will ignore in trialRoute
[06/04 11:25:06     96s] ### run_trial_route starts on Wed Jun  4 11:25:06 2025 with memory = 983.11 (MB), peak = 1105.14 (MB)
[06/04 11:25:06     96s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:983.9 MB, peak:1.1 GB
[06/04 11:25:06     96s] ### dump_timing_file starts on Wed Jun  4 11:25:06 2025 with memory = 983.91 (MB), peak = 1105.14 (MB)
[06/04 11:25:06     96s] ### extractRC starts on Wed Jun  4 11:25:06 2025 with memory = 982.54 (MB), peak = 1105.14 (MB)
[06/04 11:25:06     96s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:25:06     96s] ### extractRC cpu:00:00:00, real:00:00:00, mem:983.1 MB, peak:1.1 GB
[06/04 11:25:06     96s] ### view AV_func_max is currectly active
[06/04 11:25:06     96s] ### view AV_scan_max is currectly active
[06/04 11:25:06     96s] 0 out of 2 active views are pruned
[06/04 11:25:06     96s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.48 (MB), peak = 1105.14 (MB)
[06/04 11:25:06     96s] ### generate_timing_data starts on Wed Jun  4 11:25:06 2025 with memory = 975.48 (MB), peak = 1105.14 (MB)
[06/04 11:25:06     96s] #Reporting timing...
[06/04 11:25:06     97s] ### report_timing starts on Wed Jun  4 11:25:06 2025 with memory = 975.48 (MB), peak = 1105.14 (MB)
[06/04 11:25:06     97s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:06     97s] #Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 15.00
[06/04 11:25:06     97s] #OPT Pruned View (First enabled view): AV_func_max
[06/04 11:25:06     97s] #Default setup view is reset to AV_func_max.
[06/04 11:25:06     97s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1042.49 (MB), peak = 1105.14 (MB)
[06/04 11:25:06     97s] #Library Standard Delay: 58.40ps
[06/04 11:25:06     97s] #Slack threshold: 116.80ps
[06/04 11:25:06     97s] ### generate_cdm_net_timing starts on Wed Jun  4 11:25:06 2025 with memory = 1042.49 (MB), peak = 1105.14 (MB)
[06/04 11:25:06     97s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:06     97s] #*** Analyzed 0 timing critical paths
[06/04 11:25:06     97s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1042.53 (MB), peak = 1105.14 (MB)
[06/04 11:25:06     97s] ### Use bna from skp: 0
[06/04 11:25:06     97s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:25:07     98s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1047.45 (MB), peak = 1105.14 (MB)
[06/04 11:25:07     98s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1047.45 (MB), peak = 1105.14 (MB)
[06/04 11:25:07     98s] ### generate_timing_data cpu:00:00:01, real:00:00:01, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:07     98s] #Current view: AV_func_max AV_scan_max 
[06/04 11:25:07     98s] #Current enabled view: AV_func_max AV_scan_max 
[06/04 11:25:07     98s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1047.45 (MB), peak = 1105.14 (MB)
[06/04 11:25:07     98s] ### dump_timing_file cpu:00:00:02, real:00:00:02, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:07     98s] #Done generating timing data.
[06/04 11:25:07     98s] ### Time Record (Timing Data Generation) is uninstalled.
[06/04 11:25:07     98s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[06/04 11:25:07     98s] ### Net info: total nets: 2470
[06/04 11:25:07     98s] ### Net info: dirty nets: 236
[06/04 11:25:07     98s] ### Net info: marked as disconnected nets: 0
[06/04 11:25:07     98s] #num needed restored net=0
[06/04 11:25:07     98s] #need_extraction net=0 (total=2470)
[06/04 11:25:07     98s] ### Net info: fully routed nets: 9
[06/04 11:25:07     98s] ### Net info: trivial (< 2 pins) nets: 2
[06/04 11:25:07     98s] ### Net info: unrouted nets: 2459
[06/04 11:25:07     98s] ### Net info: re-extraction nets: 0
[06/04 11:25:07     98s] ### Net info: ignored nets: 0
[06/04 11:25:07     98s] ### Net info: skip routing nets: 0
[06/04 11:25:07     98s] ### import design signature (20): route=540797929 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1755737007 dirty_area=1217529332, del_dirty_area=0 cell=1220184651 placement=1268665418 pin_access=949076368
[06/04 11:25:07     98s] ### Time Record (DB Import) is uninstalled.
[06/04 11:25:07     98s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[06/04 11:25:07     98s] #RTESIG:78da8dd4cd6e83300c00e09df71456da039306739c98c0b1937a6553d5f55a319152247e
[06/04 11:25:07     98s] #       2608efbf48bbae243905e593711c27bbfde578024198494c7f10f5554275223f912a4552
[06/04 11:25:07     98s] #       fa8df0ea97bedec5f36efff179e692414801c9e2e66e6c5f615dec0c8b75ce7fbdfc9982
[06/04 11:25:07     98s] #       096e75bf5848bea7a9ffd7944a829bd72d225197801932fa01c9ad9f6af7001a0271efda
[06/04 11:25:07     98s] #       fb765ede1571012552303b9232b84b8f0c6848bad1d9d6ce0f0c21a4bee419623031d21a
[06/04 11:25:07     98s] #       380ee620338e8039014545341135295484e10893078d921c614cd8f84ee422d3e10a281d
[06/04 11:25:07     98s] #       911573b82b548e2006db74eb10e8586530f84b963edaa13a1fabea1008c7147751b85420
[06/04 11:25:07     98s] #       16578f4d3d37deda711d1e490d629c46bba94c1ede8629c22f42c13ac26c9df9d32fc81d
[06/04 11:25:07     98s] #       7975
[06/04 11:25:07     98s] #
[06/04 11:25:07     98s] ### Time Record (Data Preparation) is installed.
[06/04 11:25:07     98s] #RTESIG:78da8dd4cd6ec3200c00e09df71416ed2193d6cc181cc8b1937acda6aadbb5ca14da46ca
[06/04 11:25:07     98s] #       cf9490f71fdaae6b8013884fc65886cdf6f3700441984bdc7d23eab384ea486122d50e49
[06/04 11:25:07     98s] #       e917c273d8fa78158f9beddbfb894b06210564b39fdae1fa0ccbec26989df761f5f4672c
[06/04 11:25:07     98s] #       135cea6e76907d8d63f7af2995043f2d6b44a22e0173640c03b24b37d6fe0e3404e2d65e
[06/04 11:25:07     98s] #       6feb790567d3024aa468762465f4960119d090b583775737dd3184b00b25cf11a38991d6
[06/04 11:25:07     98s] #       c069b0009973022c082829a249a889550986134c11354a72823171133a916daee315503a
[06/04 11:25:07     98s] #       212be67857a80241f4ae69973ed2b1ca60f4489621dabe3a1daa6a1f09c794f650b85420
[06/04 11:25:07     98s] #       665f0f4d3d35c1ba61e9ef490d621807b7aa0ab2207ecb1239d814f1fb1a1bff3a2ceb04
[06/04 11:25:07     98s] #       b3d61c0f3f34ea862a
[06/04 11:25:07     98s] #
[06/04 11:25:07     98s] ### Time Record (Data Preparation) is uninstalled.
[06/04 11:25:07     98s] ### Time Record (Data Preparation) is installed.
[06/04 11:25:07     98s] #Start routing data preparation on Wed Jun  4 11:25:07 2025
[06/04 11:25:07     98s] #
[06/04 11:25:07     98s] #Minimum voltage of a net in the design = 0.000.
[06/04 11:25:07     98s] #Maximum voltage of a net in the design = 1.980.
[06/04 11:25:07     98s] #Voltage range [0.000 - 1.980] has 2468 nets.
[06/04 11:25:07     98s] #Voltage range [1.620 - 1.980] has 1 net.
[06/04 11:25:07     98s] #Voltage range [0.000 - 0.000] has 1 net.
[06/04 11:25:07     98s] ### Time Record (Cell Pin Access) is installed.
[06/04 11:25:07     98s] ### Time Record (Cell Pin Access) is uninstalled.
[06/04 11:25:07     98s] # ME1          H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[06/04 11:25:07     98s] # ME2          V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/04 11:25:07     98s] # ME3          H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/04 11:25:07     98s] # ME4          V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/04 11:25:07     98s] # ME5          H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/04 11:25:07     98s] # ME6          V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[06/04 11:25:07     98s] #Monitoring time of adding inner blkg by smac
[06/04 11:25:07     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.02 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] #Regenerating Ggrids automatically.
[06/04 11:25:08     98s] #Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.5600.
[06/04 11:25:08     98s] #Using automatically generated G-grids.
[06/04 11:25:08     98s] #Done routing data preparation.
[06/04 11:25:08     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1059.63 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### Time Record (Data Preparation) is uninstalled.
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #Summary of active signal nets routing constraints set by OPT:
[06/04 11:25:08     98s] #	preferred routing layers      : 0
[06/04 11:25:08     98s] #	preferred routing layer effort: 0
[06/04 11:25:08     98s] #	preferred extra space         : 0
[06/04 11:25:08     98s] #	preferred multi-cut via       : 0
[06/04 11:25:08     98s] #	avoid detour                  : 0
[06/04 11:25:08     98s] #	expansion ratio               : 0
[06/04 11:25:08     98s] #	net priority                  : 0
[06/04 11:25:08     98s] #	s2s control                   : 0
[06/04 11:25:08     98s] #	avoid chaining                : 0
[06/04 11:25:08     98s] #	inst-based stacking via       : 0
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #Summary of active signal nets routing constraints set by USER:
[06/04 11:25:08     98s] #	preferred routing layers      : 0
[06/04 11:25:08     98s] #	preferred routing layer effort     : 0
[06/04 11:25:08     98s] #	preferred extra space              : 0
[06/04 11:25:08     98s] #	preferred multi-cut via            : 0
[06/04 11:25:08     98s] #	avoid detour                       : 0
[06/04 11:25:08     98s] #	net weight                         : 0
[06/04 11:25:08     98s] #	avoid chaining                     : 0
[06/04 11:25:08     98s] #	cell-based stacking via (required) : 0
[06/04 11:25:08     98s] #	cell-based stacking via (optional) : 0
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #Start timing driven prevention iteration
[06/04 11:25:08     98s] ### td_prevention_read_timing_data starts on Wed Jun  4 11:25:08 2025 with memory = 1059.64 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #----------------------------------------------------
[06/04 11:25:08     98s] # Summary of active signal nets routing constraints
[06/04 11:25:08     98s] #+--------------------------+-----------+
[06/04 11:25:08     98s] #+--------------------------+-----------+
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #----------------------------------------------------
[06/04 11:25:08     98s] #Done timing-driven prevention
[06/04 11:25:08     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1060.24 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### Time Record (Data Preparation) is installed.
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #Finished routing data preparation on Wed Jun  4 11:25:08 2025
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #Cpu time = 00:00:00
[06/04 11:25:08     98s] #Elapsed time = 00:00:00
[06/04 11:25:08     98s] #Increased memory = 0.06 (MB)
[06/04 11:25:08     98s] #Total memory = 1060.30 (MB)
[06/04 11:25:08     98s] #Peak memory = 1105.14 (MB)
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] ### Time Record (Data Preparation) is uninstalled.
[06/04 11:25:08     98s] ### Time Record (Global Routing) is installed.
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #Start global routing on Wed Jun  4 11:25:08 2025
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #Start global routing initialization on Wed Jun  4 11:25:08 2025
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #Number of eco nets is 2
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #Start global routing data preparation on Wed Jun  4 11:25:08 2025
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] ### build_merged_routing_blockage_rect_list starts on Wed Jun  4 11:25:08 2025 with memory = 1060.48 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] #Start routing resource analysis on Wed Jun  4 11:25:08 2025
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] ### init_is_bin_blocked starts on Wed Jun  4 11:25:08 2025 with memory = 1060.48 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Jun  4 11:25:08 2025 with memory = 1060.79 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] ### adjust_flow_cap starts on Wed Jun  4 11:25:08 2025 with memory = 1061.04 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] ### adjust_partial_route_blockage starts on Wed Jun  4 11:25:08 2025 with memory = 1061.04 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] ### set_via_blocked starts on Wed Jun  4 11:25:08 2025 with memory = 1061.04 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] ### copy_flow starts on Wed Jun  4 11:25:08 2025 with memory = 1061.04 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] #Routing resource analysis is done on Wed Jun  4 11:25:08 2025
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] ### report_flow_cap starts on Wed Jun  4 11:25:08 2025 with memory = 1061.04 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] #  Resource Analysis:
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/04 11:25:08     98s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/04 11:25:08     98s] #  --------------------------------------------------------------
[06/04 11:25:08     98s] #  ME1            H         716           0        2352    43.07%
[06/04 11:25:08     98s] #  ME2            V         667           0        2352     0.00%
[06/04 11:25:08     98s] #  ME3            H         690          26        2352    51.02%
[06/04 11:25:08     98s] #  ME4            V         630          37        2352    54.25%
[06/04 11:25:08     98s] #  ME5            H         684          32        2352    51.02%
[06/04 11:25:08     98s] #  ME6            V         158           8        2352    56.72%
[06/04 11:25:08     98s] #  --------------------------------------------------------------
[06/04 11:25:08     98s] #  Total                   3546       3.02%       14112    42.68%
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #  8 nets (0.32%) with 1 preferred extra spacing.
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] ### analyze_m2_tracks starts on Wed Jun  4 11:25:08 2025 with memory = 1061.04 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] ### report_initial_resource starts on Wed Jun  4 11:25:08 2025 with memory = 1061.04 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] ### mark_pg_pins_accessibility starts on Wed Jun  4 11:25:08 2025 with memory = 1061.04 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] ### set_net_region starts on Wed Jun  4 11:25:08 2025 with memory = 1061.04 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #Global routing data preparation is done on Wed Jun  4 11:25:08 2025
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1061.04 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] ### prepare_level starts on Wed Jun  4 11:25:08 2025 with memory = 1061.04 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### init level 1 starts on Wed Jun  4 11:25:08 2025 with memory = 1061.04 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] ### Level 1 hgrid = 49 X 48
[06/04 11:25:08     98s] ### prepare_level_flow starts on Wed Jun  4 11:25:08 2025 with memory = 1061.04 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #Global routing initialization is done on Wed Jun  4 11:25:08 2025
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1061.04 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] #
[06/04 11:25:08     98s] #Skip 1/2 round for no nets in the round...
[06/04 11:25:08     98s] #Route nets in 2/2 round...
[06/04 11:25:08     98s] #start global routing iteration 1...
[06/04 11:25:08     98s] ### init_flow_edge starts on Wed Jun  4 11:25:08 2025 with memory = 1061.04 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] ### cal_flow starts on Wed Jun  4 11:25:08 2025 with memory = 1064.32 (MB), peak = 1105.14 (MB)
[06/04 11:25:08     98s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:08     98s] ### routing at level 1 (topmost level) iter 0
[06/04 11:25:09    100s] ### measure_qor starts on Wed Jun  4 11:25:09 2025 with memory = 1070.07 (MB), peak = 1105.14 (MB)
[06/04 11:25:09    100s] ### measure_congestion starts on Wed Jun  4 11:25:09 2025 with memory = 1070.07 (MB), peak = 1105.14 (MB)
[06/04 11:25:09    100s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:09    100s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:09    100s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1067.75 (MB), peak = 1105.14 (MB)
[06/04 11:25:09    100s] #
[06/04 11:25:09    100s] #start global routing iteration 2...
[06/04 11:25:09    100s] ### routing at level 1 (topmost level) iter 1
[06/04 11:25:10    101s] ### measure_qor starts on Wed Jun  4 11:25:10 2025 with memory = 1069.21 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] ### measure_congestion starts on Wed Jun  4 11:25:10 2025 with memory = 1069.21 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1067.45 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] #
[06/04 11:25:10    101s] ### route_end starts on Wed Jun  4 11:25:10 2025 with memory = 1067.45 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] #
[06/04 11:25:10    101s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[06/04 11:25:10    101s] #Total number of routable nets = 2468.
[06/04 11:25:10    101s] #Total number of nets in the design = 2470.
[06/04 11:25:10    101s] #
[06/04 11:25:10    101s] #2461 routable nets have only global wires.
[06/04 11:25:10    101s] #7 routable nets have only detail routed wires.
[06/04 11:25:10    101s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/04 11:25:10    101s] #7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/04 11:25:10    101s] #
[06/04 11:25:10    101s] #Routed nets constraints summary:
[06/04 11:25:10    101s] #------------------------------------------------
[06/04 11:25:10    101s] #        Rules   Pref Extra Space   Unconstrained  
[06/04 11:25:10    101s] #------------------------------------------------
[06/04 11:25:10    101s] #      Default                  1            2460  
[06/04 11:25:10    101s] #------------------------------------------------
[06/04 11:25:10    101s] #        Total                  1            2460  
[06/04 11:25:10    101s] #------------------------------------------------
[06/04 11:25:10    101s] #
[06/04 11:25:10    101s] #Routing constraints summary of the whole design:
[06/04 11:25:10    101s] #------------------------------------------------
[06/04 11:25:10    101s] #        Rules   Pref Extra Space   Unconstrained  
[06/04 11:25:10    101s] #------------------------------------------------
[06/04 11:25:10    101s] #      Default                  8            2460  
[06/04 11:25:10    101s] #------------------------------------------------
[06/04 11:25:10    101s] #        Total                  8            2460  
[06/04 11:25:10    101s] #------------------------------------------------
[06/04 11:25:10    101s] #
[06/04 11:25:10    101s] ### cal_base_flow starts on Wed Jun  4 11:25:10 2025 with memory = 1067.45 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] ### init_flow_edge starts on Wed Jun  4 11:25:10 2025 with memory = 1067.45 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] ### cal_flow starts on Wed Jun  4 11:25:10 2025 with memory = 1067.45 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] ### report_overcon starts on Wed Jun  4 11:25:10 2025 with memory = 1067.45 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] #
[06/04 11:25:10    101s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/04 11:25:10    101s] #
[06/04 11:25:10    101s] #                 OverCon       OverCon       OverCon       OverCon          
[06/04 11:25:10    101s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[06/04 11:25:10    101s] #     Layer        (1-15)       (16-30)       (31-45)       (46-61)   OverCon  Flow/Cap
[06/04 11:25:10    101s] #  ----------------------------------------------------------------------------------------
[06/04 11:25:10    101s] #  ME1         128(8.09%)     17(1.07%)      3(0.19%)      0(0.00%)   (9.35%)     0.48  
[06/04 11:25:10    101s] #  ME2         628(26.7%)    351(14.9%)     88(3.74%)     32(1.36%)   (46.7%)     1.20  
[06/04 11:25:10    101s] #  ME3         641(31.5%)      0(0.00%)      0(0.00%)      0(0.00%)   (31.5%)     0.59  
[06/04 11:25:10    101s] #  ME4         331(16.4%)      0(0.00%)      0(0.00%)      0(0.00%)   (16.4%)     0.59  
[06/04 11:25:10    101s] #  ME5         101(4.97%)      0(0.00%)      0(0.00%)      0(0.00%)   (4.97%)     0.49  
[06/04 11:25:10    101s] #  ME6           0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.53  
[06/04 11:25:10    101s] #  ----------------------------------------------------------------------------------------
[06/04 11:25:10    101s] #     Total   1829(15.3%)    368(3.07%)     91(0.76%)     32(0.27%)   (19.4%)
[06/04 11:25:10    101s] #
[06/04 11:25:10    101s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 61
[06/04 11:25:10    101s] #  Overflow after GR: 7.42% H + 11.93% V
[06/04 11:25:10    101s] #
[06/04 11:25:10    101s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] ### cal_base_flow starts on Wed Jun  4 11:25:10 2025 with memory = 1067.45 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] ### init_flow_edge starts on Wed Jun  4 11:25:10 2025 with memory = 1067.45 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] ### cal_flow starts on Wed Jun  4 11:25:10 2025 with memory = 1067.45 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] ### export_cong_map starts on Wed Jun  4 11:25:10 2025 with memory = 1067.45 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] ### PDZT_Export::export_cong_map starts on Wed Jun  4 11:25:10 2025 with memory = 1067.45 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] ### import_cong_map starts on Wed Jun  4 11:25:10 2025 with memory = 1067.45 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] #Hotspot report including placement blocked areas
[06/04 11:25:10    101s] OPERPROF: Starting HotSpotCal at level 1, MEM:1331.4M
[06/04 11:25:10    101s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/04 11:25:10    101s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[06/04 11:25:10    101s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/04 11:25:10    101s] [hotspot] |  ME1(H)    |        246.00 |        246.00 |    53.75    35.83   340.47   358.39 |
[06/04 11:25:10    101s] [hotspot] |  ME2(V)    |        258.00 |        258.00 |    53.75    35.83   340.47   376.31 |
[06/04 11:25:10    101s] [hotspot] |  ME3(H)    |        244.00 |        244.00 |    53.75    35.83   358.39   358.39 |
[06/04 11:25:10    101s] [hotspot] |  ME4(V)    |         58.00 |        171.00 |    35.83   107.51   376.31   179.19 |
[06/04 11:25:10    101s] [hotspot] |  ME5(H)    |         36.00 |        155.00 |   107.51    35.83   143.35   358.39 |
[06/04 11:25:10    101s] [hotspot] |  ME6(V)    |         38.00 |        152.00 |    35.83   107.51   376.31   143.35 |
[06/04 11:25:10    101s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/04 11:25:10    101s] [hotspot] |   worst    |(ME2)   258.00 |(ME2)   258.00 |                                     |
[06/04 11:25:10    101s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/04 11:25:10    101s] [hotspot] | all layers |        272.00 |        272.00 |                                     |
[06/04 11:25:10    101s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/04 11:25:10    101s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 272.00, normalized total congestion hotspot area = 272.00 (area is in unit of 4 std-cell row bins)
[06/04 11:25:10    101s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 272.00/272.00 (area is in unit of 4 std-cell row bins)
[06/04 11:25:10    101s] [hotspot] max/total 272.00/272.00, big hotspot (>10) total 272.00
[06/04 11:25:10    101s] [hotspot] top 1 congestion hotspot bounding boxes and scores of all layers hotspot
[06/04 11:25:10    101s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:25:10    101s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/04 11:25:10    101s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:25:10    101s] [hotspot] |  1  |    53.75    35.83   340.47   358.39 |      272.00   |
[06/04 11:25:10    101s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:25:10    101s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1331.4M
[06/04 11:25:10    101s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] ### update starts on Wed Jun  4 11:25:10 2025 with memory = 1067.46 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] #Complete Global Routing.
[06/04 11:25:10    101s] #Total number of nets with non-default rule or having extra spacing = 8
[06/04 11:25:10    101s] #Total wire length = 285861 um.
[06/04 11:25:10    101s] #Total half perimeter of net bounding box = 79471 um.
[06/04 11:25:10    101s] #Total wire length on LAYER ME1 = 37514 um.
[06/04 11:25:10    101s] #Total wire length on LAYER ME2 = 222129 um.
[06/04 11:25:10    101s] #Total wire length on LAYER ME3 = 14466 um.
[06/04 11:25:10    101s] #Total wire length on LAYER ME4 = 8208 um.
[06/04 11:25:10    101s] #Total wire length on LAYER ME5 = 3544 um.
[06/04 11:25:10    101s] #Total wire length on LAYER ME6 = 0 um.
[06/04 11:25:10    101s] #Total number of vias = 12690
[06/04 11:25:10    101s] #Up-Via Summary (total 12690):
[06/04 11:25:10    101s] #           
[06/04 11:25:10    101s] #-----------------------
[06/04 11:25:10    101s] # ME1              9375
[06/04 11:25:10    101s] # ME2              2227
[06/04 11:25:10    101s] # ME3               862
[06/04 11:25:10    101s] # ME4               226
[06/04 11:25:10    101s] #-----------------------
[06/04 11:25:10    101s] #                 12690 
[06/04 11:25:10    101s] #
[06/04 11:25:10    101s] #Total number of involved regular nets 243
[06/04 11:25:10    101s] #Maximum src to sink distance  1172.2
[06/04 11:25:10    101s] #Average of max src_to_sink distance  323.0
[06/04 11:25:10    101s] #Average of ave src_to_sink distance  205.2
[06/04 11:25:10    101s] #Total number of involved priority nets 2
[06/04 11:25:10    101s] #Maximum src to sink distance for priority net 456.9
[06/04 11:25:10    101s] #Average of max src_to_sink distance for priority net 417.9
[06/04 11:25:10    101s] #Average of ave src_to_sink distance for priority net 309.3
[06/04 11:25:10    101s] ### update cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] ### report_overcon starts on Wed Jun  4 11:25:10 2025 with memory = 1067.88 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] ### report_overcon starts on Wed Jun  4 11:25:10 2025 with memory = 1067.88 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] #Max overcon = 61 tracks.
[06/04 11:25:10    101s] #Total overcon = 19.35%.
[06/04 11:25:10    101s] #Worst layer Gcell overcon rate = 31.55%.
[06/04 11:25:10    101s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] ### global_route design signature (23): route=240551872 net_attr=1251548419
[06/04 11:25:10    101s] #
[06/04 11:25:10    101s] #Global routing statistics:
[06/04 11:25:10    101s] #Cpu time = 00:00:02
[06/04 11:25:10    101s] #Elapsed time = 00:00:02
[06/04 11:25:10    101s] #Increased memory = 7.16 (MB)
[06/04 11:25:10    101s] #Total memory = 1067.46 (MB)
[06/04 11:25:10    101s] #Peak memory = 1105.14 (MB)
[06/04 11:25:10    101s] #
[06/04 11:25:10    101s] #Finished global routing on Wed Jun  4 11:25:10 2025
[06/04 11:25:10    101s] #
[06/04 11:25:10    101s] #
[06/04 11:25:10    101s] ### Time Record (Global Routing) is uninstalled.
[06/04 11:25:10    101s] ### Time Record (Data Preparation) is installed.
[06/04 11:25:10    101s] ### Time Record (Data Preparation) is uninstalled.
[06/04 11:25:10    101s] ### track-assign external-init starts on Wed Jun  4 11:25:10 2025 with memory = 1067.17 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] ### Time Record (Track Assignment) is installed.
[06/04 11:25:10    101s] ### Time Record (Track Assignment) is uninstalled.
[06/04 11:25:10    101s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1067.17 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] ### track-assign engine-init starts on Wed Jun  4 11:25:10 2025 with memory = 1067.17 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] ### Time Record (Track Assignment) is installed.
[06/04 11:25:10    101s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:10    101s] ### track-assign core-engine starts on Wed Jun  4 11:25:10 2025 with memory = 1067.17 (MB), peak = 1105.14 (MB)
[06/04 11:25:10    101s] #Start Track Assignment.
[06/04 11:25:10    101s] #Done with 2732 horizontal wires in 2 hboxes and 5014 vertical wires in 2 hboxes.
[06/04 11:25:11    101s] #Done with 557 horizontal wires in 2 hboxes and 1236 vertical wires in 2 hboxes.
[06/04 11:25:11    101s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[06/04 11:25:11    101s] #
[06/04 11:25:11    101s] #Track assignment summary:
[06/04 11:25:11    101s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/04 11:25:11    101s] #------------------------------------------------------------------------
[06/04 11:25:11    101s] # ME1        36929.38 	  7.80%  	  0.00% 	  1.84%
[06/04 11:25:11    101s] # ME2       219514.79 	 44.54%  	 25.81% 	  0.97%
[06/04 11:25:11    101s] # ME3        13132.88 	  0.01%  	  0.00% 	  0.00%
[06/04 11:25:11    101s] # ME4         7217.28 	  0.07%  	  0.00% 	  0.00%
[06/04 11:25:11    101s] # ME5         2908.52 	  0.00%  	  0.00% 	  0.00%
[06/04 11:25:11    101s] # ME6            0.00 	  0.00%  	  0.00% 	  0.00%
[06/04 11:25:11    101s] #------------------------------------------------------------------------
[06/04 11:25:11    101s] # All      279702.85  	 35.99% 	 20.26% 	  0.00%
[06/04 11:25:11    101s] #Complete Track Assignment.
[06/04 11:25:11    101s] #Total number of nets with non-default rule or having extra spacing = 8
[06/04 11:25:11    101s] #Total wire length = 286578 um.
[06/04 11:25:11    101s] #Total half perimeter of net bounding box = 79471 um.
[06/04 11:25:11    101s] #Total wire length on LAYER ME1 = 37935 um.
[06/04 11:25:11    101s] #Total wire length on LAYER ME2 = 222021 um.
[06/04 11:25:11    101s] #Total wire length on LAYER ME3 = 14639 um.
[06/04 11:25:11    101s] #Total wire length on LAYER ME4 = 8602 um.
[06/04 11:25:11    101s] #Total wire length on LAYER ME5 = 3381 um.
[06/04 11:25:11    101s] #Total wire length on LAYER ME6 = 0 um.
[06/04 11:25:11    101s] #Total number of vias = 12690
[06/04 11:25:11    101s] #Up-Via Summary (total 12690):
[06/04 11:25:11    101s] #           
[06/04 11:25:11    101s] #-----------------------
[06/04 11:25:11    101s] # ME1              9375
[06/04 11:25:11    101s] # ME2              2227
[06/04 11:25:11    101s] # ME3               862
[06/04 11:25:11    101s] # ME4               226
[06/04 11:25:11    101s] #-----------------------
[06/04 11:25:11    101s] #                 12690 
[06/04 11:25:11    101s] #
[06/04 11:25:11    101s] ### track_assign design signature (26): route=320632
[06/04 11:25:11    101s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.0 GB, peak:1.1 GB
[06/04 11:25:11    101s] ### Time Record (Track Assignment) is uninstalled.
[06/04 11:25:11    101s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1067.20 (MB), peak = 1105.14 (MB)
[06/04 11:25:11    101s] #
[06/04 11:25:11    101s] #number of short segments in preferred routing layers
[06/04 11:25:11    101s] #	
[06/04 11:25:11    101s] #	
[06/04 11:25:11    101s] #
[06/04 11:25:11    101s] #Start post global route fixing for timing critical nets ...
[06/04 11:25:11    101s] #
[06/04 11:25:11    101s] ### update_timing_after_routing starts on Wed Jun  4 11:25:11 2025 with memory = 1067.26 (MB), peak = 1105.14 (MB)
[06/04 11:25:11    101s] ### Time Record (Timing Data Generation) is installed.
[06/04 11:25:11    101s] #* Updating design timing data...
[06/04 11:25:11    101s] #Extracting RC...
[06/04 11:25:11    101s] Un-suppress "**WARN ..." messages.
[06/04 11:25:11    101s] #
[06/04 11:25:11    101s] #Start tQuantus RC extraction...
[06/04 11:25:11    101s] #Extract in track assign mode
[06/04 11:25:11    101s] #Start building rc corner(s)...
[06/04 11:25:11    101s] #Number of RC Corner = 2
[06/04 11:25:11    101s] #Corner RC_best /cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/FireIce/icecaps.tch 25.000000 (real) 
[06/04 11:25:11    101s] #Corner RC_worst /cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/FireIce/icecaps.tch 25.000000 (real) 
[06/04 11:25:11    101s] #ME1_C -> ME1 (1)
[06/04 11:25:11    101s] #ME2_C -> ME2 (2)
[06/04 11:25:11    101s] #ME3_C -> ME3 (3)
[06/04 11:25:11    101s] #ME4_C -> ME4 (4)
[06/04 11:25:11    101s] #ME5_C -> ME5 (5)
[06/04 11:25:11    101s] #ME6_C -> ME6 (6)
[06/04 11:25:11    101s] #SADV_On
[06/04 11:25:11    101s] # Corner(s) : 
[06/04 11:25:11    101s] #RC_best [25.00] 
[06/04 11:25:11    101s] #RC_worst [25.00]
[06/04 11:25:11    101s] # Corner id: 0
[06/04 11:25:11    101s] # Layout Scale: 1.000000
[06/04 11:25:11    101s] # Has Metal Fill model: yes
[06/04 11:25:11    101s] # Temperature was set
[06/04 11:25:11    101s] # Temperature : 25.000000
[06/04 11:25:11    101s] # Ref. Temp   : 25.000000
[06/04 11:25:11    101s] # Corner id: 1
[06/04 11:25:11    101s] # Layout Scale: 1.000000
[06/04 11:25:11    101s] # Has Metal Fill model: yes
[06/04 11:25:11    101s] # Temperature was set
[06/04 11:25:11    101s] # Temperature : 25.000000
[06/04 11:25:11    101s] # Ref. Temp   : 25.000000
[06/04 11:25:11    101s] #SADV_Off
[06/04 11:25:11    101s] #total pattern=56 [6, 147]
[06/04 11:25:11    101s] #Generating the tQuantus model file automatically.
[06/04 11:25:11    101s] #num_tile=4440 avg_aspect_ratio=0.985628 
[06/04 11:25:11    101s] #Vertical num_row 23 per_row= 192 halo= 110938 
[06/04 11:25:11    101s] #hor_num_col = 104 final aspect_ratio= 0.385689
[06/04 11:25:14    105s] #Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1089.69 (MB), peak = 1206.80 (MB)
[06/04 11:25:15    105s] #Start init net ripin tree building
[06/04 11:25:15    105s] #Finish init net ripin tree building
[06/04 11:25:15    105s] #Cpu time = 00:00:00
[06/04 11:25:15    105s] #Elapsed time = 00:00:00
[06/04 11:25:15    105s] #Increased memory = 0.00 (MB)
[06/04 11:25:15    105s] #Total memory = 1098.16 (MB)
[06/04 11:25:15    105s] #Peak memory = 1206.80 (MB)
[06/04 11:25:15    105s] ### track-assign external-init starts on Wed Jun  4 11:25:15 2025 with memory = 1098.16 (MB), peak = 1206.80 (MB)
[06/04 11:25:15    105s] ### Time Record (Track Assignment) is installed.
[06/04 11:25:15    105s] ### Time Record (Track Assignment) is uninstalled.
[06/04 11:25:15    105s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:15    105s] ### track-assign engine-init starts on Wed Jun  4 11:25:15 2025 with memory = 1098.16 (MB), peak = 1206.80 (MB)
[06/04 11:25:15    105s] ### Time Record (Track Assignment) is installed.
[06/04 11:25:15    105s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:15    105s] #
[06/04 11:25:15    105s] #Start Post Track Assignment Wire Spread.
[06/04 11:25:15    105s] #Done with 336 horizontal wires in 2 hboxes and 331 vertical wires in 2 hboxes.
[06/04 11:25:15    105s] #Complete Post Track Assignment Wire Spread.
[06/04 11:25:15    105s] #
[06/04 11:25:15    105s] ### Time Record (Track Assignment) is uninstalled.
[06/04 11:25:15    105s] #Length limit = 200 pitches
[06/04 11:25:15    105s] #opt mode = 2
[06/04 11:25:15    105s] #Init Design Signature = 380171009
[06/04 11:25:15    105s] #Start generate extraction boxes.
[06/04 11:25:15    105s] #
[06/04 11:25:15    105s] #Extract using 30 x 30 Hboxes
[06/04 11:25:15    105s] #3x3 initial hboxes
[06/04 11:25:15    105s] #Use area based hbox pruning.
[06/04 11:25:15    105s] #0/0 hboxes pruned.
[06/04 11:25:15    105s] #Complete generating extraction boxes.
[06/04 11:25:15    105s] #Extract 4 hboxes with single thread on machine with  3.69GHz 512KB Cache 4CPU...
[06/04 11:25:15    105s] #Process 0 special clock nets for rc extraction
[06/04 11:25:15    105s] #0 temporary NDR added
[06/04 11:25:15    105s] #Total 2468 nets were built. 485 nodes added to break long wires. 0 net(s) have incomplete routes.
[06/04 11:25:15    106s] #Run Statistics for Extraction:
[06/04 11:25:15    106s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/04 11:25:15    106s] #   Increased memory =    26.64 (MB), total memory =  1124.54 (MB), peak memory =  1206.80 (MB)
[06/04 11:25:15    106s] #
[06/04 11:25:15    106s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[06/04 11:25:15    106s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.57 (MB), peak = 1206.80 (MB)
[06/04 11:25:15    106s] #RC Statistics: 0 Res, 8508 Ground Cap, 0 XCap (Edge to Edge)
[06/04 11:25:15    106s] #Start writing rcdb into /tmp/innovus_temp_53946_eda_host_NyJ4BI/nr53946_RF8s8c.rcdb.d
[06/04 11:25:15    106s] #Finish writing rcdb with 15607 nodes, 13139 edges, and 0 xcaps
[06/04 11:25:15    106s] #485 inserted nodes are removed
[06/04 11:25:15    106s] ### track-assign external-init starts on Wed Jun  4 11:25:15 2025 with memory = 1109.55 (MB), peak = 1206.80 (MB)
[06/04 11:25:15    106s] ### Time Record (Track Assignment) is installed.
[06/04 11:25:15    106s] ### Time Record (Track Assignment) is uninstalled.
[06/04 11:25:15    106s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:15    106s] ### track-assign engine-init starts on Wed Jun  4 11:25:15 2025 with memory = 1109.55 (MB), peak = 1206.80 (MB)
[06/04 11:25:15    106s] ### Time Record (Track Assignment) is installed.
[06/04 11:25:15    106s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:15    106s] #Remove Post Track Assignment Wire Spread
[06/04 11:25:15    106s] ### Time Record (Track Assignment) is uninstalled.
[06/04 11:25:15    106s] Restoring parasitic data from file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/nr53946_RF8s8c.rcdb.d' ...
[06/04 11:25:15    106s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/nr53946_RF8s8c.rcdb.d' for reading (mem: 1493.375M)
[06/04 11:25:15    106s] Reading RCDB with compressed RC data.
[06/04 11:25:15    106s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/nr53946_RF8s8c.rcdb.d' for content verification (mem: 1493.375M)
[06/04 11:25:15    106s] Reading RCDB with compressed RC data.
[06/04 11:25:15    106s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/nr53946_RF8s8c.rcdb.d': 0 access done (mem: 1493.375M)
[06/04 11:25:15    106s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/nr53946_RF8s8c.rcdb.d': 0 access done (mem: 1493.375M)
[06/04 11:25:15    106s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1493.375M)
[06/04 11:25:15    106s] Following multi-corner parasitics specified:
[06/04 11:25:15    106s] 	/tmp/innovus_temp_53946_eda_host_NyJ4BI/nr53946_RF8s8c.rcdb.d (rcdb)
[06/04 11:25:15    106s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/nr53946_RF8s8c.rcdb.d' for reading (mem: 1493.375M)
[06/04 11:25:15    106s] Reading RCDB with compressed RC data.
[06/04 11:25:15    106s] 		Cell CONV has rcdb /tmp/innovus_temp_53946_eda_host_NyJ4BI/nr53946_RF8s8c.rcdb.d specified
[06/04 11:25:15    106s] Cell CONV, hinst 
[06/04 11:25:15    106s] processing rcdb (/tmp/innovus_temp_53946_eda_host_NyJ4BI/nr53946_RF8s8c.rcdb.d) for hinst (top) of cell (CONV);
[06/04 11:25:15    106s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/nr53946_RF8s8c.rcdb.d': 0 access done (mem: 1493.375M)
[06/04 11:25:15    106s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1469.375M)
[06/04 11:25:15    106s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_tRWGta.rcdb.d/CONV.rcdb.d' for reading (mem: 1469.375M)
[06/04 11:25:15    106s] Reading RCDB with compressed RC data.
[06/04 11:25:15    106s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_tRWGta.rcdb.d/CONV.rcdb.d': 0 access done (mem: 1469.375M)
[06/04 11:25:15    106s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1469.375M)
[06/04 11:25:15    106s] Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 1469.375M)
[06/04 11:25:15    106s] #
[06/04 11:25:15    106s] #Restore RCDB.
[06/04 11:25:15    106s] ### track-assign external-init starts on Wed Jun  4 11:25:15 2025 with memory = 1107.00 (MB), peak = 1206.80 (MB)
[06/04 11:25:15    106s] ### Time Record (Track Assignment) is installed.
[06/04 11:25:15    106s] ### Time Record (Track Assignment) is uninstalled.
[06/04 11:25:15    106s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:15    106s] ### track-assign engine-init starts on Wed Jun  4 11:25:15 2025 with memory = 1107.00 (MB), peak = 1206.80 (MB)
[06/04 11:25:15    106s] ### Time Record (Track Assignment) is installed.
[06/04 11:25:15    106s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:15    106s] #Remove Post Track Assignment Wire Spread
[06/04 11:25:15    106s] ### Time Record (Track Assignment) is uninstalled.
[06/04 11:25:15    106s] #Final Design Signature = 342718228
[06/04 11:25:15    106s] #
[06/04 11:25:15    106s] #Complete tQuantus RC extraction.
[06/04 11:25:15    106s] #Cpu time = 00:00:05
[06/04 11:25:15    106s] #Elapsed time = 00:00:05
[06/04 11:25:15    106s] #Increased memory = 39.74 (MB)
[06/04 11:25:15    106s] #Total memory = 1107.00 (MB)
[06/04 11:25:15    106s] #Peak memory = 1206.80 (MB)
[06/04 11:25:15    106s] #
[06/04 11:25:15    106s] Un-suppress "**WARN ..." messages.
[06/04 11:25:15    106s] #RC Extraction Completed...
[06/04 11:25:15    106s] ### update_timing starts on Wed Jun  4 11:25:15 2025 with memory = 1107.00 (MB), peak = 1206.80 (MB)
[06/04 11:25:15    106s] ### generate_timing_data starts on Wed Jun  4 11:25:15 2025 with memory = 1084.31 (MB), peak = 1206.80 (MB)
[06/04 11:25:15    106s] #Reporting timing...
[06/04 11:25:15    106s] ### report_timing starts on Wed Jun  4 11:25:15 2025 with memory = 1084.31 (MB), peak = 1206.80 (MB)
[06/04 11:25:17    107s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:17    107s] #Normalized TNS: -138.65 -> -9.24, r2r -137.07 -> -9.14, unit 1000.00, clk period 15.00
[06/04 11:25:17    107s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1107.19 (MB), peak = 1206.80 (MB)
[06/04 11:25:17    107s] #Library Standard Delay: 58.40ps
[06/04 11:25:17    107s] #Slack threshold: 0.00ps
[06/04 11:25:17    107s] ### generate_cdm_net_timing starts on Wed Jun  4 11:25:17 2025 with memory = 1107.19 (MB), peak = 1206.80 (MB)
[06/04 11:25:17    107s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:17    107s] #*** Analyzed 40 timing critical paths
[06/04 11:25:17    107s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1107.46 (MB), peak = 1206.80 (MB)
[06/04 11:25:17    107s] ### Use bna from skp: 0
[06/04 11:25:17    107s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1107.46 (MB), peak = 1206.80 (MB)
[06/04 11:25:17    107s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[06/04 11:25:17    107s] Worst slack reported in the design = 10.648627 (late)
[06/04 11:25:17    107s] *** writeDesignTiming (0:00:00.1) ***
[06/04 11:25:17    107s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1107.65 (MB), peak = 1206.80 (MB)
[06/04 11:25:17    107s] Un-suppress "**WARN ..." messages.
[06/04 11:25:17    107s] ### generate_timing_data cpu:00:00:01, real:00:00:01, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:17    108s] #Number of victim nets: 0
[06/04 11:25:17    108s] #Number of aggressor nets: 0
[06/04 11:25:17    108s] #Number of weak nets: 81
[06/04 11:25:17    108s] #Number of critical nets: 81
[06/04 11:25:17    108s] #	level 1 [-6726.8, -302.0]: 77 nets
[06/04 11:25:17    108s] #	level 2 [-6726.8, -1000.0]: 2 nets
[06/04 11:25:17    108s] #	level 3 [-6726.8, -1000.0]: 2 nets
[06/04 11:25:17    108s] #Total number of nets: 2468
[06/04 11:25:17    108s] ### update_timing cpu:00:00:02, real:00:00:02, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:17    108s] ### Time Record (Timing Data Generation) is uninstalled.
[06/04 11:25:17    108s] ### update_timing_after_routing cpu:00:00:06, real:00:00:06, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:17    108s] #Total number of significant detoured timing critical nets is 0
[06/04 11:25:17    108s] #Total number of selected detoured timing critical nets is 4
[06/04 11:25:17    108s] #3 critical nets are selected for extra spacing.
[06/04 11:25:17    108s] #Postfix stack gain threshold: Min=0.2 ps, 1-stack=116.8 ps
[06/04 11:25:18    108s] #0 nets (0 um) assigned to layer ME5
[06/04 11:25:18    108s] #0 inserted nodes are removed
[06/04 11:25:18    108s] ### Time Record (Data Preparation) is installed.
[06/04 11:25:18    108s] ### Time Record (Data Preparation) is uninstalled.
[06/04 11:25:18    108s] ### cal_base_flow starts on Wed Jun  4 11:25:18 2025 with memory = 1111.93 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    108s] ### init_flow_edge starts on Wed Jun  4 11:25:18 2025 with memory = 1111.93 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    108s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:18    108s] ### cal_flow starts on Wed Jun  4 11:25:18 2025 with memory = 1111.93 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    108s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:18    108s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:18    108s] ### report_overcon starts on Wed Jun  4 11:25:18 2025 with memory = 1111.93 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    108s] #
[06/04 11:25:18    108s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/04 11:25:18    108s] #
[06/04 11:25:18    108s] #                 OverCon       OverCon       OverCon       OverCon          
[06/04 11:25:18    108s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[06/04 11:25:18    108s] #     Layer        (1-15)       (16-30)       (31-45)       (46-61)   OverCon  Flow/Cap
[06/04 11:25:18    108s] #  ----------------------------------------------------------------------------------------
[06/04 11:25:18    108s] #  ME1         128(8.09%)     17(1.07%)      3(0.19%)      0(0.00%)   (9.35%)     0.48  
[06/04 11:25:18    108s] #  ME2         630(26.8%)    349(14.8%)     88(3.74%)     32(1.36%)   (46.7%)     1.20  
[06/04 11:25:18    108s] #  ME3         641(31.5%)      0(0.00%)      0(0.00%)      0(0.00%)   (31.5%)     0.59  
[06/04 11:25:18    108s] #  ME4         331(16.4%)      0(0.00%)      0(0.00%)      0(0.00%)   (16.4%)     0.59  
[06/04 11:25:18    108s] #  ME5         101(4.97%)      0(0.00%)      0(0.00%)      0(0.00%)   (4.97%)     0.49  
[06/04 11:25:18    108s] #  ME6           0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.53  
[06/04 11:25:18    108s] #  ----------------------------------------------------------------------------------------
[06/04 11:25:18    108s] #     Total   1831(15.3%)    366(3.05%)     91(0.76%)     32(0.27%)   (19.4%)
[06/04 11:25:18    108s] #
[06/04 11:25:18    108s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 61
[06/04 11:25:18    108s] #  Overflow after GR: 7.42% H + 11.93% V
[06/04 11:25:18    108s] #
[06/04 11:25:18    108s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:18    108s] ### cal_base_flow starts on Wed Jun  4 11:25:18 2025 with memory = 1111.93 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    108s] ### init_flow_edge starts on Wed Jun  4 11:25:18 2025 with memory = 1111.93 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    108s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:18    108s] ### cal_flow starts on Wed Jun  4 11:25:18 2025 with memory = 1111.93 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    108s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:18    108s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:18    108s] ### export_cong_map starts on Wed Jun  4 11:25:18 2025 with memory = 1111.93 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    108s] ### PDZT_Export::export_cong_map starts on Wed Jun  4 11:25:18 2025 with memory = 1111.93 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    108s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:18    108s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:18    108s] ### import_cong_map starts on Wed Jun  4 11:25:18 2025 with memory = 1111.93 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    108s] #Hotspot report including placement blocked areas
[06/04 11:25:18    108s] OPERPROF: Starting HotSpotCal at level 1, MEM:1446.7M
[06/04 11:25:18    108s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/04 11:25:18    108s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[06/04 11:25:18    108s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/04 11:25:18    108s] [hotspot] |  ME1(H)    |        246.00 |        246.00 |    53.75    35.83   340.47   358.39 |
[06/04 11:25:18    108s] [hotspot] |  ME2(V)    |        259.00 |        259.00 |    53.75    35.83   340.47   376.31 |
[06/04 11:25:18    108s] [hotspot] |  ME3(H)    |        244.00 |        244.00 |    53.75    35.83   358.39   358.39 |
[06/04 11:25:18    108s] [hotspot] |  ME4(V)    |         58.00 |        171.00 |    35.83   107.51   376.31   179.19 |
[06/04 11:25:18    108s] [hotspot] |  ME5(H)    |         36.00 |        155.00 |   107.51    35.83   143.35   358.39 |
[06/04 11:25:18    108s] [hotspot] |  ME6(V)    |         38.00 |        152.00 |    35.83   107.51   376.31   143.35 |
[06/04 11:25:18    108s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/04 11:25:18    108s] [hotspot] |   worst    |(ME2)   259.00 |(ME2)   259.00 |                                     |
[06/04 11:25:18    108s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/04 11:25:18    108s] [hotspot] | all layers |        272.00 |        272.00 |                                     |
[06/04 11:25:18    108s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/04 11:25:18    108s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 272.00, normalized total congestion hotspot area = 272.00 (area is in unit of 4 std-cell row bins)
[06/04 11:25:18    108s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 272.00/272.00 (area is in unit of 4 std-cell row bins)
[06/04 11:25:18    108s] [hotspot] max/total 272.00/272.00, big hotspot (>10) total 272.00
[06/04 11:25:18    108s] [hotspot] top 1 congestion hotspot bounding boxes and scores of all layers hotspot
[06/04 11:25:18    108s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:25:18    108s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/04 11:25:18    108s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:25:18    108s] [hotspot] |  1  |    53.75    35.83   340.47   358.39 |      272.00   |
[06/04 11:25:18    108s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 11:25:18    108s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1446.7M
[06/04 11:25:18    108s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:18    108s] ### update starts on Wed Jun  4 11:25:18 2025 with memory = 1111.93 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    108s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:18    108s] ### report_overcon starts on Wed Jun  4 11:25:18 2025 with memory = 1111.93 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    108s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:18    108s] ### report_overcon starts on Wed Jun  4 11:25:18 2025 with memory = 1111.93 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    108s] #Max overcon = 61 tracks.
[06/04 11:25:18    108s] #Total overcon = 19.39%.
[06/04 11:25:18    108s] #Worst layer Gcell overcon rate = 31.55%.
[06/04 11:25:18    108s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:18    108s] #Complete Global Routing.
[06/04 11:25:18    108s] #Total number of nets with non-default rule or having extra spacing = 11
[06/04 11:25:18    108s] #Total wire length = 286608 um.
[06/04 11:25:18    108s] #Total half perimeter of net bounding box = 79471 um.
[06/04 11:25:18    108s] #Total wire length on LAYER ME1 = 38230 um.
[06/04 11:25:18    108s] #Total wire length on LAYER ME2 = 222066 um.
[06/04 11:25:18    108s] #Total wire length on LAYER ME3 = 14367 um.
[06/04 11:25:18    108s] #Total wire length on LAYER ME4 = 8579 um.
[06/04 11:25:18    108s] #Total wire length on LAYER ME5 = 3366 um.
[06/04 11:25:18    108s] #Total wire length on LAYER ME6 = 0 um.
[06/04 11:25:18    108s] #Total number of vias = 12690
[06/04 11:25:18    108s] #Up-Via Summary (total 12690):
[06/04 11:25:18    108s] #           
[06/04 11:25:18    108s] #-----------------------
[06/04 11:25:18    108s] # ME1              9375
[06/04 11:25:18    108s] # ME2              2227
[06/04 11:25:18    108s] # ME3               862
[06/04 11:25:18    108s] # ME4               226
[06/04 11:25:18    108s] #-----------------------
[06/04 11:25:18    108s] #                 12690 
[06/04 11:25:18    108s] #
[06/04 11:25:18    108s] #Total number of involved regular nets 247
[06/04 11:25:18    108s] #Maximum src to sink distance  1166.1
[06/04 11:25:18    108s] #Average of max src_to_sink distance  320.4
[06/04 11:25:18    108s] #Average of ave src_to_sink distance  204.6
[06/04 11:25:18    108s] #Total number of involved priority nets 9
[06/04 11:25:18    108s] #Maximum src to sink distance for priority net 564.9
[06/04 11:25:18    108s] #Average of max src_to_sink distance for priority net 229.8
[06/04 11:25:18    108s] #Average of ave src_to_sink distance for priority net 143.4
[06/04 11:25:18    108s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1111.62 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    108s] ### run_free_timing_graph starts on Wed Jun  4 11:25:18 2025 with memory = 1111.62 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    108s] ### Time Record (Timing Data Generation) is installed.
[06/04 11:25:18    109s] ### Time Record (Timing Data Generation) is uninstalled.
[06/04 11:25:18    109s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:18    109s] ### run_build_timing_graph starts on Wed Jun  4 11:25:18 2025 with memory = 1087.43 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    109s] ### Time Record (Timing Data Generation) is installed.
[06/04 11:25:18    109s] Current (total cpu=0:01:49, real=0:12:44, peak res=1206.8M, current mem=1073.4M)
[06/04 11:25:18    109s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.2M, current mem=1087.2M)
[06/04 11:25:18    109s] Current (total cpu=0:01:49, real=0:12:44, peak res=1206.8M, current mem=1087.2M)
[06/04 11:25:18    109s] Current (total cpu=0:01:49, real=0:12:44, peak res=1206.8M, current mem=1087.2M)
[06/04 11:25:18    109s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.6M, current mem=1087.6M)
[06/04 11:25:18    109s] Current (total cpu=0:01:49, real=0:12:44, peak res=1206.8M, current mem=1087.6M)
[06/04 11:25:18    109s] Current (total cpu=0:01:49, real=0:12:44, peak res=1206.8M, current mem=1087.6M)
[06/04 11:25:18    109s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1088.7M, current mem=1088.7M)
[06/04 11:25:18    109s] Current (total cpu=0:01:49, real=0:12:44, peak res=1206.8M, current mem=1088.7M)
[06/04 11:25:18    109s] ### Time Record (Timing Data Generation) is uninstalled.
[06/04 11:25:18    109s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:18    109s] ### track-assign external-init starts on Wed Jun  4 11:25:18 2025 with memory = 1088.74 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    109s] ### Time Record (Track Assignment) is installed.
[06/04 11:25:18    109s] ### Time Record (Track Assignment) is uninstalled.
[06/04 11:25:18    109s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:18    109s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.74 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    109s] #* Importing design timing data...
[06/04 11:25:18    109s] #Number of victim nets: 0
[06/04 11:25:18    109s] #Number of aggressor nets: 0
[06/04 11:25:18    109s] #Number of weak nets: 81
[06/04 11:25:18    109s] #Number of critical nets: 81
[06/04 11:25:18    109s] #	level 1 [-6726.8, -302.0]: 77 nets
[06/04 11:25:18    109s] #	level 2 [-6726.8, -1000.0]: 2 nets
[06/04 11:25:18    109s] #	level 3 [-6726.8, -1000.0]: 2 nets
[06/04 11:25:18    109s] #Total number of nets: 2468
[06/04 11:25:18    109s] ### track-assign engine-init starts on Wed Jun  4 11:25:18 2025 with memory = 1088.74 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    109s] ### Time Record (Track Assignment) is installed.
[06/04 11:25:18    109s] #
[06/04 11:25:18    109s] #timing driven effort level: 3
[06/04 11:25:18    109s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:18    109s] ### track-assign core-engine starts on Wed Jun  4 11:25:18 2025 with memory = 1088.74 (MB), peak = 1206.80 (MB)
[06/04 11:25:18    109s] #Start Track Assignment With Timing Driven.
[06/04 11:25:18    109s] #Done with 78 horizontal wires in 2 hboxes and 178 vertical wires in 2 hboxes.
[06/04 11:25:19    109s] #Done with 8 horizontal wires in 2 hboxes and 31 vertical wires in 2 hboxes.
[06/04 11:25:19    109s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[06/04 11:25:19    109s] #
[06/04 11:25:19    109s] #Track assignment summary:
[06/04 11:25:19    109s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/04 11:25:19    109s] #------------------------------------------------------------------------
[06/04 11:25:19    109s] # ME1        36943.46 	  7.76%  	  0.00% 	  1.84%
[06/04 11:25:19    109s] # ME2       219487.07 	 44.67%  	 26.04% 	  0.76%
[06/04 11:25:19    109s] # ME3        13122.54 	  0.01%  	  0.00% 	  0.00%
[06/04 11:25:19    109s] # ME4         7218.40 	  0.07%  	  0.00% 	  0.00%
[06/04 11:25:19    109s] # ME5         2907.62 	  0.00%  	  0.00% 	  0.00%
[06/04 11:25:19    109s] # ME6            0.00 	  0.00%  	  0.00% 	  0.00%
[06/04 11:25:19    109s] #------------------------------------------------------------------------
[06/04 11:25:19    109s] # All      279679.09  	 36.08% 	 20.44% 	  0.00%
[06/04 11:25:19    109s] #Complete Track Assignment With Timing Driven.
[06/04 11:25:19    109s] #Total number of nets with non-default rule or having extra spacing = 11
[06/04 11:25:19    109s] #Total wire length = 286555 um.
[06/04 11:25:19    109s] #Total half perimeter of net bounding box = 79471 um.
[06/04 11:25:19    109s] #Total wire length on LAYER ME1 = 37960 um.
[06/04 11:25:19    109s] #Total wire length on LAYER ME2 = 222000 um.
[06/04 11:25:19    109s] #Total wire length on LAYER ME3 = 14628 um.
[06/04 11:25:19    109s] #Total wire length on LAYER ME4 = 8586 um.
[06/04 11:25:19    109s] #Total wire length on LAYER ME5 = 3380 um.
[06/04 11:25:19    109s] #Total wire length on LAYER ME6 = 0 um.
[06/04 11:25:19    109s] #Total number of vias = 12690
[06/04 11:25:19    109s] #Up-Via Summary (total 12690):
[06/04 11:25:19    109s] #           
[06/04 11:25:19    109s] #-----------------------
[06/04 11:25:19    109s] # ME1              9375
[06/04 11:25:19    109s] # ME2              2227
[06/04 11:25:19    109s] # ME3               862
[06/04 11:25:19    109s] # ME4               226
[06/04 11:25:19    109s] #-----------------------
[06/04 11:25:19    109s] #                 12690 
[06/04 11:25:19    109s] #
[06/04 11:25:19    109s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/04 11:25:19    109s] ### Time Record (Track Assignment) is uninstalled.
[06/04 11:25:19    109s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.74 (MB), peak = 1206.80 (MB)
[06/04 11:25:19    109s] #
[06/04 11:25:19    109s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/04 11:25:19    109s] #Cpu time = 00:00:11
[06/04 11:25:19    109s] #Elapsed time = 00:00:11
[06/04 11:25:19    109s] #Increased memory = 38.21 (MB)
[06/04 11:25:19    109s] #Total memory = 1088.74 (MB)
[06/04 11:25:19    109s] #Peak memory = 1206.80 (MB)
[06/04 11:25:19    109s] ### Time Record (Detail Routing) is installed.
[06/04 11:25:19    109s] #Start reading timing information from file .timing_file_53946.tif.gz ...
[06/04 11:25:19    109s] #Read in timing information for 105 ports, 2200 instances from timing file .timing_file_53946.tif.gz.
[06/04 11:25:19    109s] ### max drc and si pitch = 3820 (  3.8200 um) MT-safe pitch = 14800 ( 14.8000 um) patch pitch = 16000 ( 16.0000 um)
[06/04 11:25:19    109s] #
[06/04 11:25:19    109s] #Start Detail Routing..
[06/04 11:25:19    109s] #start initial detail routing ...
[06/04 11:25:19    109s] ### Design has 5 dirty nets, 2808 dirty-areas)
[06/04 11:26:30    180s] #   number of violations = 7689
[06/04 11:26:30    180s] #
[06/04 11:26:30    180s] #    By Layer and Type :
[06/04 11:26:30    180s] #	         MetSpc    NSMet    Short     Loop   CutSpc   CShort      Mar   Totals
[06/04 11:26:30    180s] #	ME1         275        0      162        3        1        3        0      444
[06/04 11:26:30    180s] #	ME2         191        2      719        4        0        0       11      927
[06/04 11:26:30    180s] #	ME3         822        0     2008        1        0        1       22     2854
[06/04 11:26:30    180s] #	ME4         213        0      812        0        0        1       15     1041
[06/04 11:26:30    180s] #	ME5        1073        0     1348        2        0        0        0     2423
[06/04 11:26:30    180s] #	Totals     2574        2     5049       10        1        5       48     7689
[06/04 11:26:30    180s] #129 out of 2200 instances (5.9%) need to be verified(marked ipoed), dirty area = 3.3%.
[06/04 11:26:30    180s] #39.5% of the total area is being checked for drcs
[06/04 11:26:30    181s] #39.5% of the total area was checked
[06/04 11:26:30    181s] #   number of violations = 7758
[06/04 11:26:30    181s] #
[06/04 11:26:30    181s] #    By Layer and Type :
[06/04 11:26:30    181s] #	         MetSpc    NSMet    Short     Loop   CutSpc   CShort      Mar   Totals
[06/04 11:26:30    181s] #	ME1         278        0      162        1        1        3        0      445
[06/04 11:26:30    181s] #	ME2         195        3      721        5        0        0       11      935
[06/04 11:26:30    181s] #	ME3         832        0     2024        1        0        1       22     2880
[06/04 11:26:30    181s] #	ME4         217        0      820        0        0        1       15     1053
[06/04 11:26:30    181s] #	ME5        1089        0     1354        2        0        0        0     2445
[06/04 11:26:30    181s] #	Totals     2611        3     5081        9        1        5       48     7758
[06/04 11:26:30    181s] #cpu time = 00:01:12, elapsed time = 00:01:12, memory = 1120.29 (MB), peak = 1578.70 (MB)
[06/04 11:26:31    181s] #start 1st optimization iteration ...
[06/04 11:27:38    249s] #   number of violations = 1634
[06/04 11:27:38    249s] #
[06/04 11:27:38    249s] #    By Layer and Type :
[06/04 11:27:38    249s] #	         MetSpc    Short     Loop   CutSpc      Mar   Totals
[06/04 11:27:38    249s] #	ME1          16       37        0        1        0       54
[06/04 11:27:38    249s] #	ME2          45       99        1        0        5      150
[06/04 11:27:38    249s] #	ME3         152      271        0        0        6      429
[06/04 11:27:38    249s] #	ME4          61      179        0        0        2      242
[06/04 11:27:38    249s] #	ME5         480      273        0        0        0      753
[06/04 11:27:38    249s] #	ME6           3        2        1        0        0        6
[06/04 11:27:38    249s] #	Totals      757      861        2        1       13     1634
[06/04 11:27:38    249s] #cpu time = 00:01:08, elapsed time = 00:01:08, memory = 1119.13 (MB), peak = 1578.70 (MB)
[06/04 11:27:38    249s] #start 2nd optimization iteration ...
[06/04 11:28:03    273s] #   number of violations = 509
[06/04 11:28:03    273s] #
[06/04 11:28:03    273s] #    By Layer and Type :
[06/04 11:28:03    273s] #	         MetSpc    Short     Loop   CutSpc      Mar   Totals
[06/04 11:28:03    273s] #	ME1          14       35        0        1        0       50
[06/04 11:28:03    273s] #	ME2          27       57        1        0        2       87
[06/04 11:28:03    273s] #	ME3          33       88        0        0        0      121
[06/04 11:28:03    273s] #	ME4          11       62        0        0        0       73
[06/04 11:28:03    273s] #	ME5         124       53        0        0        0      177
[06/04 11:28:03    273s] #	ME6           1        0        0        0        0        1
[06/04 11:28:03    273s] #	Totals      210      295        1        1        2      509
[06/04 11:28:03    273s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1111.49 (MB), peak = 1578.70 (MB)
[06/04 11:28:03    273s] #start 3rd optimization iteration ...
[06/04 11:28:12    283s] #   number of violations = 108
[06/04 11:28:12    283s] #
[06/04 11:28:12    283s] #    By Layer and Type :
[06/04 11:28:12    283s] #	         MetSpc    Short   Totals
[06/04 11:28:12    283s] #	ME1           0        0        0
[06/04 11:28:12    283s] #	ME2           7       12       19
[06/04 11:28:12    283s] #	ME3           1       39       40
[06/04 11:28:12    283s] #	ME4           1       28       29
[06/04 11:28:12    283s] #	ME5           2       18       20
[06/04 11:28:12    283s] #	Totals       11       97      108
[06/04 11:28:12    283s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1111.24 (MB), peak = 1578.70 (MB)
[06/04 11:28:12    283s] #start 4th optimization iteration ...
[06/04 11:28:17    287s] #   number of violations = 55
[06/04 11:28:17    287s] #
[06/04 11:28:17    287s] #    By Layer and Type :
[06/04 11:28:17    287s] #	         MetSpc    Short   Totals
[06/04 11:28:17    287s] #	ME1           0        0        0
[06/04 11:28:17    287s] #	ME2           3        6        9
[06/04 11:28:17    287s] #	ME3           0       24       24
[06/04 11:28:17    287s] #	ME4           1       11       12
[06/04 11:28:17    287s] #	ME5           1        9       10
[06/04 11:28:17    287s] #	Totals        5       50       55
[06/04 11:28:17    287s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1108.88 (MB), peak = 1578.70 (MB)
[06/04 11:28:17    287s] #start 5th optimization iteration ...
[06/04 11:28:19    290s] #   number of violations = 44
[06/04 11:28:19    290s] #
[06/04 11:28:19    290s] #    By Layer and Type :
[06/04 11:28:19    290s] #	         MetSpc    Short   Totals
[06/04 11:28:19    290s] #	ME1           0        0        0
[06/04 11:28:19    290s] #	ME2           4        6       10
[06/04 11:28:19    290s] #	ME3           4       16       20
[06/04 11:28:19    290s] #	ME4           0        8        8
[06/04 11:28:19    290s] #	ME5           0        6        6
[06/04 11:28:19    290s] #	Totals        8       36       44
[06/04 11:28:19    290s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1103.73 (MB), peak = 1578.70 (MB)
[06/04 11:28:19    290s] #start 6th optimization iteration ...
[06/04 11:28:22    292s] #   number of violations = 26
[06/04 11:28:22    292s] #
[06/04 11:28:22    292s] #    By Layer and Type :
[06/04 11:28:22    292s] #	         MetSpc    Short   Totals
[06/04 11:28:22    292s] #	ME1           0        0        0
[06/04 11:28:22    292s] #	ME2           1        4        5
[06/04 11:28:22    292s] #	ME3           1       11       12
[06/04 11:28:22    292s] #	ME4           0        5        5
[06/04 11:28:22    292s] #	ME5           0        4        4
[06/04 11:28:22    292s] #	Totals        2       24       26
[06/04 11:28:22    292s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1103.80 (MB), peak = 1578.70 (MB)
[06/04 11:28:22    292s] #start 7th optimization iteration ...
[06/04 11:28:25    295s] #   number of violations = 32
[06/04 11:28:25    295s] #
[06/04 11:28:25    295s] #    By Layer and Type :
[06/04 11:28:25    295s] #	         MetSpc    Short   Totals
[06/04 11:28:25    295s] #	ME1           1        0        1
[06/04 11:28:25    295s] #	ME2           1        3        4
[06/04 11:28:25    295s] #	ME3           1        9       10
[06/04 11:28:25    295s] #	ME4           2        8       10
[06/04 11:28:25    295s] #	ME5           0        7        7
[06/04 11:28:25    295s] #	Totals        5       27       32
[06/04 11:28:25    295s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1104.39 (MB), peak = 1578.70 (MB)
[06/04 11:28:25    295s] #start 8th optimization iteration ...
[06/04 11:28:28    299s] #   number of violations = 24
[06/04 11:28:28    299s] #
[06/04 11:28:28    299s] #    By Layer and Type :
[06/04 11:28:28    299s] #	         MetSpc    Short   Totals
[06/04 11:28:28    299s] #	ME1           0        0        0
[06/04 11:28:28    299s] #	ME2           1        2        3
[06/04 11:28:28    299s] #	ME3           0        7        7
[06/04 11:28:28    299s] #	ME4           0        4        4
[06/04 11:28:28    299s] #	ME5           0        5        5
[06/04 11:28:28    299s] #	ME6           2        3        5
[06/04 11:28:28    299s] #	Totals        3       21       24
[06/04 11:28:28    299s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1108.87 (MB), peak = 1578.70 (MB)
[06/04 11:28:28    299s] #start 9th optimization iteration ...
[06/04 11:28:30    301s] #   number of violations = 13
[06/04 11:28:30    301s] #
[06/04 11:28:30    301s] #    By Layer and Type :
[06/04 11:28:30    301s] #	         MetSpc    Short   Totals
[06/04 11:28:30    301s] #	ME1           0        0        0
[06/04 11:28:30    301s] #	ME2           1        2        3
[06/04 11:28:30    301s] #	ME3           0        5        5
[06/04 11:28:30    301s] #	ME4           0        2        2
[06/04 11:28:30    301s] #	ME5           0        3        3
[06/04 11:28:30    301s] #	Totals        1       12       13
[06/04 11:28:30    301s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1105.75 (MB), peak = 1578.70 (MB)
[06/04 11:28:30    301s] #start 10th optimization iteration ...
[06/04 11:28:31    302s] #   number of violations = 10
[06/04 11:28:31    302s] #
[06/04 11:28:31    302s] #    By Layer and Type :
[06/04 11:28:31    302s] #	          Short   Totals
[06/04 11:28:31    302s] #	ME1           0        0
[06/04 11:28:31    302s] #	ME2           0        0
[06/04 11:28:31    302s] #	ME3           5        5
[06/04 11:28:31    302s] #	ME4           2        2
[06/04 11:28:31    302s] #	ME5           3        3
[06/04 11:28:31    302s] #	Totals       10       10
[06/04 11:28:31    302s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1102.96 (MB), peak = 1578.70 (MB)
[06/04 11:28:31    302s] #start 11th optimization iteration ...
[06/04 11:28:32    302s] #   number of violations = 6
[06/04 11:28:32    302s] #
[06/04 11:28:32    302s] #    By Layer and Type :
[06/04 11:28:32    302s] #	          Short   Totals
[06/04 11:28:32    302s] #	ME1           0        0
[06/04 11:28:32    302s] #	ME2           0        0
[06/04 11:28:32    302s] #	ME3           5        5
[06/04 11:28:32    302s] #	ME4           1        1
[06/04 11:28:32    302s] #	Totals        6        6
[06/04 11:28:32    302s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1101.14 (MB), peak = 1578.70 (MB)
[06/04 11:28:32    302s] #start 12th optimization iteration ...
[06/04 11:28:32    303s] #   number of violations = 5
[06/04 11:28:32    303s] #
[06/04 11:28:32    303s] #    By Layer and Type :
[06/04 11:28:32    303s] #	          Short   Totals
[06/04 11:28:32    303s] #	ME1           0        0
[06/04 11:28:32    303s] #	ME2           0        0
[06/04 11:28:32    303s] #	ME3           3        3
[06/04 11:28:32    303s] #	ME4           2        2
[06/04 11:28:32    303s] #	Totals        5        5
[06/04 11:28:32    303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1104.33 (MB), peak = 1578.70 (MB)
[06/04 11:28:32    303s] #start 13th optimization iteration ...
[06/04 11:28:33    303s] #   number of violations = 0
[06/04 11:28:33    303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1104.36 (MB), peak = 1578.70 (MB)
[06/04 11:28:33    303s] #Complete Detail Routing.
[06/04 11:28:33    303s] #Total number of nets with non-default rule or having extra spacing = 11
[06/04 11:28:33    303s] #Total wire length = 218539 um.
[06/04 11:28:33    303s] #Total half perimeter of net bounding box = 79471 um.
[06/04 11:28:33    303s] #Total wire length on LAYER ME1 = 32158 um.
[06/04 11:28:33    303s] #Total wire length on LAYER ME2 = 96816 um.
[06/04 11:28:33    303s] #Total wire length on LAYER ME3 = 30668 um.
[06/04 11:28:33    303s] #Total wire length on LAYER ME4 = 34515 um.
[06/04 11:28:33    303s] #Total wire length on LAYER ME5 = 20990 um.
[06/04 11:28:33    303s] #Total wire length on LAYER ME6 = 3392 um.
[06/04 11:28:33    303s] #Total number of vias = 28552
[06/04 11:28:33    303s] #Up-Via Summary (total 28552):
[06/04 11:28:33    303s] #           
[06/04 11:28:33    303s] #-----------------------
[06/04 11:28:33    303s] # ME1              9626
[06/04 11:28:33    303s] # ME2              9559
[06/04 11:28:33    303s] # ME3              5327
[06/04 11:28:33    303s] # ME4              3362
[06/04 11:28:33    303s] # ME5               678
[06/04 11:28:33    303s] #-----------------------
[06/04 11:28:33    303s] #                 28552 
[06/04 11:28:33    303s] #
[06/04 11:28:33    303s] #Total number of DRC violations = 0
[06/04 11:28:33    303s] ### Time Record (Detail Routing) is uninstalled.
[06/04 11:28:33    303s] #Cpu time = 00:03:14
[06/04 11:28:33    303s] #Elapsed time = 00:03:14
[06/04 11:28:33    303s] #Increased memory = 14.23 (MB)
[06/04 11:28:33    303s] #Total memory = 1102.97 (MB)
[06/04 11:28:33    303s] #Peak memory = 1578.70 (MB)
[06/04 11:28:33    303s] ### Time Record (Post Route Wire Spreading) is installed.
[06/04 11:28:33    303s] ### max drc and si pitch = 3820 (  3.8200 um) MT-safe pitch = 14800 ( 14.8000 um) patch pitch = 16000 ( 16.0000 um)
[06/04 11:28:33    303s] #
[06/04 11:28:33    303s] #Start Post Route wire spreading..
[06/04 11:28:33    304s] ### max drc and si pitch = 3820 (  3.8200 um) MT-safe pitch = 14800 ( 14.8000 um) patch pitch = 16000 ( 16.0000 um)
[06/04 11:28:33    304s] #
[06/04 11:28:33    304s] #Start DRC checking..
[06/04 11:28:34    305s] #   number of violations = 1
[06/04 11:28:34    305s] #
[06/04 11:28:34    305s] #    By Layer and Type :
[06/04 11:28:34    305s] #	           Loop   Totals
[06/04 11:28:34    305s] #	ME1           1        1
[06/04 11:28:34    305s] #	Totals        1        1
[06/04 11:28:34    305s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1102.16 (MB), peak = 1578.70 (MB)
[06/04 11:28:34    305s] #CELL_VIEW CONV,init has 1 DRC violations
[06/04 11:28:34    305s] #Total number of DRC violations = 1
[06/04 11:28:34    305s] #Total number of violations on LAYER ME1 = 1
[06/04 11:28:34    305s] #Total number of violations on LAYER ME2 = 0
[06/04 11:28:34    305s] #Total number of violations on LAYER ME3 = 0
[06/04 11:28:34    305s] #Total number of violations on LAYER ME4 = 0
[06/04 11:28:34    305s] #Total number of violations on LAYER ME5 = 0
[06/04 11:28:34    305s] #Total number of violations on LAYER ME6 = 0
[06/04 11:28:34    305s] #
[06/04 11:28:34    305s] #Start data preparation for wire spreading...
[06/04 11:28:34    305s] #
[06/04 11:28:34    305s] #Data preparation is done on Wed Jun  4 11:28:34 2025
[06/04 11:28:34    305s] #
[06/04 11:28:34    305s] ### track-assign engine-init starts on Wed Jun  4 11:28:34 2025 with memory = 1102.16 (MB), peak = 1578.70 (MB)
[06/04 11:28:34    305s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:28:34    305s] #
[06/04 11:28:34    305s] #Start Post Route Wire Spread.
[06/04 11:28:34    305s] #Done with 402 horizontal wires in 3 hboxes and 400 vertical wires in 3 hboxes.
[06/04 11:28:34    305s] #Complete Post Route Wire Spread.
[06/04 11:28:34    305s] #
[06/04 11:28:34    305s] #Total number of nets with non-default rule or having extra spacing = 11
[06/04 11:28:34    305s] #Total wire length = 219436 um.
[06/04 11:28:34    305s] #Total half perimeter of net bounding box = 79471 um.
[06/04 11:28:34    305s] #Total wire length on LAYER ME1 = 32467 um.
[06/04 11:28:34    305s] #Total wire length on LAYER ME2 = 97141 um.
[06/04 11:28:34    305s] #Total wire length on LAYER ME3 = 30739 um.
[06/04 11:28:34    305s] #Total wire length on LAYER ME4 = 34683 um.
[06/04 11:28:34    305s] #Total wire length on LAYER ME5 = 21013 um.
[06/04 11:28:34    305s] #Total wire length on LAYER ME6 = 3392 um.
[06/04 11:28:34    305s] #Total number of vias = 28552
[06/04 11:28:34    305s] #Up-Via Summary (total 28552):
[06/04 11:28:34    305s] #           
[06/04 11:28:34    305s] #-----------------------
[06/04 11:28:34    305s] # ME1              9626
[06/04 11:28:34    305s] # ME2              9559
[06/04 11:28:34    305s] # ME3              5327
[06/04 11:28:34    305s] # ME4              3362
[06/04 11:28:34    305s] # ME5               678
[06/04 11:28:34    305s] #-----------------------
[06/04 11:28:34    305s] #                 28552 
[06/04 11:28:34    305s] #
[06/04 11:28:34    305s] ### max drc and si pitch = 3820 (  3.8200 um) MT-safe pitch = 14800 ( 14.8000 um) patch pitch = 16000 ( 16.0000 um)
[06/04 11:28:34    305s] #
[06/04 11:28:34    305s] #Start DRC checking..
[06/04 11:28:35    306s] #   number of violations = 1
[06/04 11:28:35    306s] #
[06/04 11:28:35    306s] #    By Layer and Type :
[06/04 11:28:35    306s] #	           Loop   Totals
[06/04 11:28:35    306s] #	ME1           1        1
[06/04 11:28:35    306s] #	Totals        1        1
[06/04 11:28:35    306s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1099.98 (MB), peak = 1578.70 (MB)
[06/04 11:28:35    306s] #CELL_VIEW CONV,init has 1 DRC violations
[06/04 11:28:35    306s] #Total number of DRC violations = 1
[06/04 11:28:35    306s] #Total number of violations on LAYER ME1 = 1
[06/04 11:28:35    306s] #Total number of violations on LAYER ME2 = 0
[06/04 11:28:35    306s] #Total number of violations on LAYER ME3 = 0
[06/04 11:28:35    306s] #Total number of violations on LAYER ME4 = 0
[06/04 11:28:35    306s] #Total number of violations on LAYER ME5 = 0
[06/04 11:28:35    306s] #Total number of violations on LAYER ME6 = 0
[06/04 11:28:35    306s] #   number of violations = 1
[06/04 11:28:35    306s] #
[06/04 11:28:35    306s] #    By Layer and Type :
[06/04 11:28:35    306s] #	           Loop   Totals
[06/04 11:28:35    306s] #	ME1           1        1
[06/04 11:28:35    306s] #	Totals        1        1
[06/04 11:28:35    306s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1099.98 (MB), peak = 1578.70 (MB)
[06/04 11:28:35    306s] #CELL_VIEW CONV,init has 1 DRC violations
[06/04 11:28:35    306s] #Total number of DRC violations = 1
[06/04 11:28:35    306s] #Total number of violations on LAYER ME1 = 1
[06/04 11:28:35    306s] #Total number of violations on LAYER ME2 = 0
[06/04 11:28:35    306s] #Total number of violations on LAYER ME3 = 0
[06/04 11:28:35    306s] #Total number of violations on LAYER ME4 = 0
[06/04 11:28:35    306s] #Total number of violations on LAYER ME5 = 0
[06/04 11:28:35    306s] #Total number of violations on LAYER ME6 = 0
[06/04 11:28:35    306s] #Post Route wire spread is done.
[06/04 11:28:35    306s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/04 11:28:35    306s] #Total number of nets with non-default rule or having extra spacing = 11
[06/04 11:28:35    306s] #Total wire length = 219436 um.
[06/04 11:28:35    306s] #Total half perimeter of net bounding box = 79471 um.
[06/04 11:28:35    306s] #Total wire length on LAYER ME1 = 32467 um.
[06/04 11:28:35    306s] #Total wire length on LAYER ME2 = 97141 um.
[06/04 11:28:35    306s] #Total wire length on LAYER ME3 = 30739 um.
[06/04 11:28:35    306s] #Total wire length on LAYER ME4 = 34683 um.
[06/04 11:28:35    306s] #Total wire length on LAYER ME5 = 21013 um.
[06/04 11:28:35    306s] #Total wire length on LAYER ME6 = 3392 um.
[06/04 11:28:35    306s] #Total number of vias = 28552
[06/04 11:28:35    306s] #Up-Via Summary (total 28552):
[06/04 11:28:35    306s] #           
[06/04 11:28:35    306s] #-----------------------
[06/04 11:28:35    306s] # ME1              9626
[06/04 11:28:35    306s] # ME2              9559
[06/04 11:28:35    306s] # ME3              5327
[06/04 11:28:35    306s] # ME4              3362
[06/04 11:28:35    306s] # ME5               678
[06/04 11:28:35    306s] #-----------------------
[06/04 11:28:35    306s] #                 28552 
[06/04 11:28:35    306s] #
[06/04 11:28:35    306s] #detailRoute Statistics:
[06/04 11:28:35    306s] #Cpu time = 00:03:17
[06/04 11:28:35    306s] #Elapsed time = 00:03:17
[06/04 11:28:35    306s] #Increased memory = 9.89 (MB)
[06/04 11:28:35    306s] #Total memory = 1098.63 (MB)
[06/04 11:28:35    306s] #Peak memory = 1578.70 (MB)
[06/04 11:28:35    306s] ### global_detail_route design signature (92): route=1682066513 flt_obj=0 vio=974128915 shield_wire=1
[06/04 11:28:35    306s] ### Time Record (DB Export) is installed.
[06/04 11:28:35    306s] ### export design design signature (93): route=1682066513 flt_obj=0 vio=974128915 swire=282492057 shield_wire=1 net_attr=1681860668 dirty_area=0, del_dirty_area=0 cell=1220184651 placement=1268665418 pin_access=917830623
[06/04 11:28:35    306s] ### Time Record (DB Export) is uninstalled.
[06/04 11:28:35    306s] ### Time Record (Post Callback) is installed.
[06/04 11:28:35    306s] ### Time Record (Post Callback) is uninstalled.
[06/04 11:28:35    306s] #
[06/04 11:28:35    306s] #globalDetailRoute statistics:
[06/04 11:28:35    306s] #Cpu time = 00:03:30
[06/04 11:28:35    306s] #Elapsed time = 00:03:30
[06/04 11:28:35    306s] #Increased memory = 100.54 (MB)
[06/04 11:28:35    306s] #Total memory = 1084.70 (MB)
[06/04 11:28:35    306s] #Peak memory = 1578.70 (MB)
[06/04 11:28:35    306s] #Number of warnings = 1
[06/04 11:28:35    306s] #Total number of warnings = 9
[06/04 11:28:35    306s] #Number of fails = 0
[06/04 11:28:35    306s] #Total number of fails = 0
[06/04 11:28:35    306s] #Complete globalDetailRoute on Wed Jun  4 11:28:35 2025
[06/04 11:28:35    306s] #
[06/04 11:28:35    306s] ### Time Record (globalDetailRoute) is uninstalled.
[06/04 11:28:35    306s] #Default setup view is reset to AV_func_max.
[06/04 11:28:35    306s] #Default setup view is reset to AV_func_max.
[06/04 11:28:35    306s] #routeDesign: cpu time = 00:03:30, elapsed time = 00:03:30, memory = 1069.22 (MB), peak = 1578.70 (MB)
[06/04 11:28:35    306s] 
[06/04 11:28:35    306s] *** Summary of all messages that are not suppressed in this session:
[06/04 11:28:35    306s] Severity  ID               Count  Summary                                  
[06/04 11:28:35    306s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[06/04 11:28:35    306s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[06/04 11:28:35    306s] WARNING   TCLCMD-1403          1  '%s'                                     
[06/04 11:28:35    306s] *** Message Summary: 4 warning(s), 0 error(s)
[06/04 11:28:35    306s] 
[06/04 11:28:35    306s] ### Time Record (routeDesign) is uninstalled.
[06/04 11:28:35    306s] ### 
[06/04 11:28:35    306s] ###   Scalability Statistics
[06/04 11:28:35    306s] ### 
[06/04 11:28:35    306s] ### --------------------------------+----------------+----------------+----------------+
[06/04 11:28:35    306s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[06/04 11:28:35    306s] ### --------------------------------+----------------+----------------+----------------+
[06/04 11:28:35    306s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/04 11:28:35    306s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/04 11:28:35    306s] ###   Timing Data Generation        |        00:00:08|        00:00:08|             1.0|
[06/04 11:28:35    306s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[06/04 11:28:35    306s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[06/04 11:28:35    306s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[06/04 11:28:35    306s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[06/04 11:28:35    306s] ###   Global Routing                |        00:00:02|        00:00:02|             1.0|
[06/04 11:28:35    306s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[06/04 11:28:35    306s] ###   Detail Routing                |        00:03:14|        00:03:14|             1.0|
[06/04 11:28:35    306s] ###   Post Route Wire Spreading     |        00:00:03|        00:00:03|             1.0|
[06/04 11:28:35    306s] ###   Entire Command                |        00:03:30|        00:03:30|             1.0|
[06/04 11:28:35    306s] ### --------------------------------+----------------+----------------+----------------+
[06/04 11:28:35    306s] ### 
[06/04 11:30:25    313s] <CMD> saveDesign ../restore/route_init.globals
[06/04 11:30:25    313s] #% Begin save design ... (date=06/04 11:30:25, mem=1069.2M)
[06/04 11:30:25    313s] % Begin Save ccopt configuration ... (date=06/04 11:30:25, mem=1069.2M)
[06/04 11:30:25    313s] % End Save ccopt configuration ... (date=06/04 11:30:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1069.8M, current mem=1069.8M)
[06/04 11:30:25    313s] % Begin Save netlist data ... (date=06/04 11:30:25, mem=1069.8M)
[06/04 11:30:25    313s] Writing Binary DB to ../restore/route_init.globals.dat/CONV.v.bin in single-threaded mode...
[06/04 11:30:25    313s] % End Save netlist data ... (date=06/04 11:30:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1069.8M, current mem=1069.8M)
[06/04 11:30:25    313s] Saving symbol-table file ...
[06/04 11:30:25    313s] Saving congestion map file ../restore/route_init.globals.dat/CONV.route.congmap.gz ...
[06/04 11:30:25    313s] % Begin Save AAE data ... (date=06/04 11:30:25, mem=1070.3M)
[06/04 11:30:25    313s] Saving AAE Data ...
[06/04 11:30:25    313s] AAE DB initialization (MEM=1461.14 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/04 11:30:25    313s] % End Save AAE data ... (date=06/04 11:30:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1070.8M, current mem=1070.8M)
[06/04 11:30:25    313s] Saving preference file ../restore/route_init.globals.dat/gui.pref.tcl ...
[06/04 11:30:25    313s] Saving mode setting ...
[06/04 11:30:25    313s] Saving global file ...
[06/04 11:30:25    313s] % Begin Save floorplan data ... (date=06/04 11:30:25, mem=1073.4M)
[06/04 11:30:25    313s] Saving floorplan file ...
[06/04 11:30:26    313s] % End Save floorplan data ... (date=06/04 11:30:26, total cpu=0:00:00.0, real=0:00:01.0, peak res=1073.4M, current mem=1073.4M)
[06/04 11:30:26    313s] Saving PG file ../restore/route_init.globals.dat/CONV.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Jun  4 11:30:26 2025)
[06/04 11:30:26    313s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1460.7M) ***
[06/04 11:30:26    313s] Saving Drc markers ...
[06/04 11:30:26    313s] ... 1 markers are saved ...
[06/04 11:30:26    313s] ... 0 geometry drc markers are saved ...
[06/04 11:30:26    313s] ... 0 antenna drc markers are saved ...
[06/04 11:30:26    313s] % Begin Save placement data ... (date=06/04 11:30:26, mem=1073.4M)
[06/04 11:30:26    313s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/04 11:30:26    313s] Save Adaptive View Pruning View Names to Binary file
[06/04 11:30:26    313s] AV_func_max
[06/04 11:30:26    313s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1463.7M) ***
[06/04 11:30:26    313s] % End Save placement data ... (date=06/04 11:30:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1073.4M, current mem=1073.4M)
[06/04 11:30:26    313s] % Begin Save routing data ... (date=06/04 11:30:26, mem=1073.4M)
[06/04 11:30:26    313s] Saving route file ...
[06/04 11:30:26    313s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1460.7M) ***
[06/04 11:30:26    313s] % End Save routing data ... (date=06/04 11:30:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1073.5M, current mem=1073.5M)
[06/04 11:30:26    313s] Saving property file ../restore/route_init.globals.dat/CONV.prop
[06/04 11:30:26    313s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1463.7M) ***
[06/04 11:30:26    313s] #Saving pin access data to file ../restore/route_init.globals.dat/CONV.apa ...
[06/04 11:30:26    313s] #
[06/04 11:30:26    313s] % Begin Save power constraints data ... (date=06/04 11:30:26, mem=1073.6M)
[06/04 11:30:26    313s] % End Save power constraints data ... (date=06/04 11:30:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1073.6M, current mem=1073.6M)
[06/04 11:30:28    315s] Generated self-contained design route_init.globals.dat
[06/04 11:30:28    315s] #% End save design ... (date=06/04 11:30:28, total cpu=0:00:02.3, real=0:00:03.0, peak res=1074.3M, current mem=1074.3M)
[06/04 11:30:28    315s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 11:30:28    315s] 
[06/04 11:30:29    315s] <CMD> getMultiCpuUsage -localCpu
[06/04 11:30:29    315s] <CMD> get_verify_drc_mode -disable_rules -quiet
[06/04 11:30:29    315s] <CMD> get_verify_drc_mode -quiet -area
[06/04 11:30:29    315s] <CMD> get_verify_drc_mode -quiet -layer_range
[06/04 11:30:29    315s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[06/04 11:30:29    315s] <CMD> get_verify_drc_mode -check_only -quiet
[06/04 11:30:29    315s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[06/04 11:30:29    315s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[06/04 11:30:29    315s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[06/04 11:30:29    315s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[06/04 11:30:29    315s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[06/04 11:30:29    315s] <CMD> get_verify_drc_mode -limit -quiet
[06/04 11:30:30    315s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CONV.drc.rpt -limit 1000
[06/04 11:30:30    315s] <CMD> verify_drc
[06/04 11:30:30    315s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[06/04 11:30:30    315s] #-report CONV.drc.rpt                    # string, default="", user setting
[06/04 11:30:30    315s]  *** Starting Verify DRC (MEM: 1447.4) ***
[06/04 11:30:30    315s] 
[06/04 11:30:30    315s] ### import design signature (94): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=917830623
[06/04 11:30:30    315s]   VERIFY DRC ...... Starting Verification
[06/04 11:30:30    315s]   VERIFY DRC ...... Initializing
[06/04 11:30:30    315s]   VERIFY DRC ...... Deleting Existing Violations
[06/04 11:30:30    315s]   VERIFY DRC ...... Creating Sub-Areas
[06/04 11:30:30    315s]   VERIFY DRC ...... Using new threading
[06/04 11:30:30    315s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 207.360 203.520} 1 of 4
[06/04 11:30:30    315s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/04 11:30:30    315s]   VERIFY DRC ...... Sub-Area: {207.360 0.000 413.540 203.520} 2 of 4
[06/04 11:30:30    316s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[06/04 11:30:30    316s]   VERIFY DRC ...... Sub-Area: {0.000 203.520 207.360 400.960} 3 of 4
[06/04 11:30:30    316s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[06/04 11:30:30    316s]   VERIFY DRC ...... Sub-Area: {207.360 203.520 413.540 400.960} 4 of 4
[06/04 11:30:31    316s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[06/04 11:30:31    316s] 
[06/04 11:30:31    316s]   Verification Complete : 0 Viols.
[06/04 11:30:31    316s] 
[06/04 11:30:31    316s]  *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[06/04 11:30:31    316s] 
[06/04 11:30:31    316s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[06/04 11:30:45    317s] <CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50
[06/04 11:30:45    317s] VERIFY_CONNECTIVITY use new engine.
[06/04 11:30:45    317s] 
[06/04 11:30:45    317s] ******** Start: VERIFY CONNECTIVITY ********
[06/04 11:30:45    317s] Start Time: Wed Jun  4 11:30:45 2025
[06/04 11:30:45    317s] 
[06/04 11:30:45    317s] Design Name: CONV
[06/04 11:30:45    317s] Database Units: 1000
[06/04 11:30:45    317s] Design Boundary: (0.0000, 0.0000) (413.5400, 400.9600)
[06/04 11:30:45    317s] Error Limit = 1000; Warning Limit = 50
[06/04 11:30:45    317s] Check all nets
[06/04 11:30:45    317s] 
[06/04 11:30:45    317s] Begin Summary 
[06/04 11:30:45    317s]   Found no problems or warnings.
[06/04 11:30:45    317s] End Summary
[06/04 11:30:45    317s] 
[06/04 11:30:45    317s] End Time: Wed Jun  4 11:30:45 2025
[06/04 11:30:45    317s] Time Elapsed: 0:00:00.0
[06/04 11:30:45    317s] 
[06/04 11:30:45    317s] ******** End: VERIFY CONNECTIVITY ********
[06/04 11:30:45    317s]   Verification Complete : 0 Viols.  0 Wrngs.
[06/04 11:30:45    317s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[06/04 11:30:45    317s] 
[06/04 11:30:58    319s] invalid command name "setDealyCalMode"
[06/04 11:31:05    319s] <CMD> setDelayCalMode -SIAware ture
[06/04 11:31:05    319s] 
[06/04 11:31:05    319s] Usage: setDelayCalMode [-help] [-reset] [-accuracy_level <level>]
[06/04 11:31:05    319s]                        [-advanced_node_pin_cap_settings {true|false}]
[06/04 11:31:05    319s]                        [-advanced_pincap_mode {0|1|2}]
[06/04 11:31:05    319s]                        [-combine_mmmc {none|early_late|early_late_corner}]
[06/04 11:31:05    319s]                        [-early_irdrop_data_type {best_average|worst|best|average|worst_average}]
[06/04 11:31:05    319s]                        [-enable_high_fanout {true|false}]
[06/04 11:31:05    319s]                        [-enable_quiet_receivers_for_hold {true|false}]
[06/04 11:31:05    319s]                        [-equivalent_waveform_model {none|no_propagation|propagation}]
[06/04 11:31:05    319s]                        [-equivalent_waveform_model_for_timing_check {true|false}]
[06/04 11:31:05    319s]                        [-ewm_type {moments|simulation}] [-honorSlewPropConstraint {true|false}]
[06/04 11:31:05    319s]                        [-ignoreNetLoad {true|false}]
[06/04 11:31:05    319s]                        [-irdrop_data_type {best_average|worst|best|average|worst_average}]
[06/04 11:31:05    319s]                        [-irDrop_window_based {none|late|early|both}]
[06/04 11:31:05    319s]                        [-late_irdrop_data_type {best_average|worst|best|average|worst_average}]
[06/04 11:31:05    319s]                        [-reportOutBound {true|false}] [-SIAware {true|false}]
[06/04 11:31:05    319s]                        [-signoff_alignment_settings {true|false}] [-slewOutBoundLimitHigh <value>]
[06/04 11:31:05    319s]                        [-slewOutBoundLimitLow <value>]
[06/04 11:31:05    319s]                        [-socv_accuracy_mode {low|medium|high|ultra}]
[06/04 11:31:05    319s]                        [-socv_lvf_mode {moments|early_late}] [-socv_machine_learning_level {0|1}]
[06/04 11:31:05    319s]                        [-socv_use_lvf_tables {all|delay|slew|constraint}]
[06/04 11:31:05    319s] 
[06/04 11:31:05    319s] **ERROR: (IMPTCM-23):	"ture" is not a valid enum for "-SIAware", the allowed values are {true false}.

[06/04 11:31:29    321s] <CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew true -analysisType onChipVariation -log true
[06/04 11:31:43    323s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/04 11:31:43    323s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_postRoute -outDir timingReports
[06/04 11:31:43    323s] Switching SI Aware to true by default in postroute mode   
[06/04 11:31:43    323s]  Reset EOS DB
[06/04 11:31:43    323s] Ignoring AAE DB Resetting ...
[06/04 11:31:43    323s] Extraction called for design 'CONV' of instances=2200 and nets=2470 using extraction engine 'postRoute' at effort level 'low' .
[06/04 11:31:43    323s] PostRoute (effortLevel low) RC Extraction called for design CONV.
[06/04 11:31:43    323s] RC Extraction called in multi-corner(2) mode.
[06/04 11:31:43    323s] Process corner(s) are loaded.
[06/04 11:31:43    323s]  Corner: RC_worst
[06/04 11:31:43    323s]  Corner: RC_best
[06/04 11:31:43    323s] extractDetailRC Option : -outfile /tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d  -extended
[06/04 11:31:43    323s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/04 11:31:43    323s]       RC Corner Indexes            0       1   
[06/04 11:31:43    323s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 11:31:43    323s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/04 11:31:43    323s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 11:31:43    323s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 11:31:43    323s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 11:31:43    323s] Shrink Factor                : 1.00000
[06/04 11:31:43    323s] LayerId::1 widthSet size::4
[06/04 11:31:43    323s] LayerId::2 widthSet size::4
[06/04 11:31:43    323s] LayerId::3 widthSet size::4
[06/04 11:31:43    323s] LayerId::4 widthSet size::4
[06/04 11:31:43    323s] LayerId::5 widthSet size::4
[06/04 11:31:43    323s] LayerId::6 widthSet size::2
[06/04 11:31:43    323s] Initializing multi-corner capacitance tables ... 
[06/04 11:31:43    323s] Initializing multi-corner resistance tables ...
[06/04 11:31:43    323s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250602 ; uaWl: 1.000000 ; uaWlH: 0.266016 ; aWlH: 0.000000 ; Pmax: 0.846200 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:31:43    323s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1426.2M)
[06/04 11:31:43    323s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for storing RC.
[06/04 11:31:43    323s] Extracted 10.0024% (CPU Time= 0:00:00.1  MEM= 1478.2M)
[06/04 11:31:43    323s] Extracted 20.0028% (CPU Time= 0:00:00.1  MEM= 1478.2M)
[06/04 11:31:43    323s] Extracted 30.0032% (CPU Time= 0:00:00.1  MEM= 1478.2M)
[06/04 11:31:43    323s] Extracted 40.0036% (CPU Time= 0:00:00.1  MEM= 1478.2M)
[06/04 11:31:43    323s] Extracted 50.004% (CPU Time= 0:00:00.1  MEM= 1478.2M)
[06/04 11:31:43    323s] Extracted 60.0024% (CPU Time= 0:00:00.2  MEM= 1478.2M)
[06/04 11:31:43    323s] Extracted 70.0028% (CPU Time= 0:00:00.2  MEM= 1478.2M)
[06/04 11:31:43    323s] Extracted 80.0032% (CPU Time= 0:00:00.2  MEM= 1478.2M)
[06/04 11:31:43    323s] Extracted 90.0036% (CPU Time= 0:00:00.2  MEM= 1478.2M)
[06/04 11:31:43    323s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1478.2M)
[06/04 11:31:43    323s] Number of Extracted Resistors     : 81002
[06/04 11:31:43    323s] Number of Extracted Ground Cap.   : 81168
[06/04 11:31:43    323s] Number of Extracted Coupling Cap. : 137508
[06/04 11:31:43    323s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1454.199M)
[06/04 11:31:43    323s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/04 11:31:43    323s]  Corner: RC_worst
[06/04 11:31:43    323s]  Corner: RC_best
[06/04 11:31:43    323s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1454.2M)
[06/04 11:31:43    323s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb_Filter.rcdb.d' for storing RC.
[06/04 11:31:44    323s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 2468 access done (mem: 1462.199M)
[06/04 11:31:44    323s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1462.199M)
[06/04 11:31:44    323s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1462.199M)
[06/04 11:31:44    323s] processing rcdb (/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d) for hinst (top) of cell (CONV);
[06/04 11:31:44    323s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 0 access done (mem: 1462.199M)
[06/04 11:31:44    323s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1462.199M)
[06/04 11:31:44    323s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1462.199M)
[06/04 11:31:44    323s] Starting delay calculation for Setup views
[06/04 11:31:44    323s] AAE DB initialization (MEM=1481.28 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/04 11:31:44    323s] Starting SI iteration 1 using Infinite Timing Windows
[06/04 11:31:44    323s] #################################################################################
[06/04 11:31:44    323s] # Design Stage: PostRoute
[06/04 11:31:44    323s] # Design Name: CONV
[06/04 11:31:44    323s] # Design Mode: 180nm
[06/04 11:31:44    323s] # Analysis Mode: MMMC OCV 
[06/04 11:31:44    323s] # Parasitics Mode: SPEF/RCDB
[06/04 11:31:44    323s] # Signoff Settings: SI On 
[06/04 11:31:44    323s] #################################################################################
[06/04 11:31:44    324s] AAE_INFO: 1 threads acquired from CTE.
[06/04 11:31:44    324s] Setting infinite Tws ...
[06/04 11:31:44    324s] First Iteration Infinite Tw... 
[06/04 11:31:44    324s] Calculate early delays in OCV mode...
[06/04 11:31:44    324s] Calculate late delays in OCV mode...
[06/04 11:31:44    324s] Calculate early delays in OCV mode...
[06/04 11:31:44    324s] Calculate late delays in OCV mode...
[06/04 11:31:44    324s] Topological Sorting (REAL = 0:00:00.0, MEM = 1497.8M, InitMEM = 1497.8M)
[06/04 11:31:44    324s] Start delay calculation (fullDC) (1 T). (MEM=1497.76)
[06/04 11:31:44    324s] LayerId::1 widthSet size::4
[06/04 11:31:44    324s] LayerId::2 widthSet size::4
[06/04 11:31:44    324s] LayerId::3 widthSet size::4
[06/04 11:31:44    324s] LayerId::4 widthSet size::4
[06/04 11:31:44    324s] LayerId::5 widthSet size::4
[06/04 11:31:44    324s] LayerId::6 widthSet size::2
[06/04 11:31:44    324s] Initializing multi-corner capacitance tables ... 
[06/04 11:31:44    324s] Initializing multi-corner resistance tables ...
[06/04 11:31:44    324s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250602 ; uaWl: 1.000000 ; uaWlH: 0.266016 ; aWlH: 0.000000 ; Pmax: 0.846200 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:31:44    324s] Start AAE Lib Loading. (MEM=1497.76)
[06/04 11:31:44    324s] End AAE Lib Loading. (MEM=1507.3 CPU=0:00:00.0 Real=0:00:00.0)
[06/04 11:31:44    324s] End AAE Lib Interpolated Model. (MEM=1507.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:31:44    324s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1507.301M)
[06/04 11:31:44    324s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1507.3M)
[06/04 11:31:44    324s] Total number of fetched objects 2600
[06/04 11:31:44    324s] AAE_INFO-618: Total number of nets in the design is 2470,  100.0 percent of the nets selected for SI analysis
[06/04 11:31:44    324s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:31:44    324s] End delay calculation. (MEM=1530.98 CPU=0:00:00.6 REAL=0:00:00.0)
[06/04 11:31:44    324s] End delay calculation (fullDC). (MEM=1503.9 CPU=0:00:00.7 REAL=0:00:00.0)
[06/04 11:31:44    324s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 1503.9M) ***
[06/04 11:31:45    324s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1503.9M)
[06/04 11:31:45    324s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/04 11:31:45    324s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1503.9M)
[06/04 11:31:45    324s] Starting SI iteration 2
[06/04 11:31:45    324s] Calculate early delays in OCV mode...
[06/04 11:31:45    324s] Calculate late delays in OCV mode...
[06/04 11:31:45    324s] Calculate early delays in OCV mode...
[06/04 11:31:45    324s] Calculate late delays in OCV mode...
[06/04 11:31:45    324s] Start delay calculation (fullDC) (1 T). (MEM=1435.11)
[06/04 11:31:45    324s] End AAE Lib Interpolated Model. (MEM=1435.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:31:45    324s] Glitch Analysis: View AV_func_max -- Total Number of Nets Skipped = 0. 
[06/04 11:31:45    324s] Glitch Analysis: View AV_func_max -- Total Number of Nets Analyzed = 2600. 
[06/04 11:31:45    324s] Glitch Analysis: View AV_scan_max -- Total Number of Nets Skipped = 0. 
[06/04 11:31:45    324s] Glitch Analysis: View AV_scan_max -- Total Number of Nets Analyzed = 105. 
[06/04 11:31:45    324s] Total number of fetched objects 2600
[06/04 11:31:45    324s] AAE_INFO-618: Total number of nets in the design is 2470,  4.3 percent of the nets selected for SI analysis
[06/04 11:31:45    324s] End delay calculation. (MEM=1473.27 CPU=0:00:00.1 REAL=0:00:00.0)
[06/04 11:31:45    324s] End delay calculation (fullDC). (MEM=1473.27 CPU=0:00:00.1 REAL=0:00:00.0)
[06/04 11:31:45    324s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1473.3M) ***
[06/04 11:31:45    324s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:05:25 mem=1473.3M)
[06/04 11:31:45    325s] All LLGs are deleted
[06/04 11:31:45    325s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1435.3M
[06/04 11:31:45    325s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1435.3M
[06/04 11:31:45    325s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1435.3M
[06/04 11:31:45    325s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1435.3M
[06/04 11:31:45    325s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1467.3M
[06/04 11:31:45    325s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1467.3M
[06/04 11:31:45    325s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1467.3M
[06/04 11:31:45    325s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1467.3M
[06/04 11:31:45    325s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1467.3M
[06/04 11:31:45    325s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1467.3M
[06/04 11:31:45    325s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.803  | -3.803  |  4.901  |  0.000  |  0.199  |   N/A   |  0.000  |
|           TNS (ns):| -29.543 | -29.543 |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   15    |   15    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     22 (22)      |   -0.175   |     22 (22)      |
|   max_tran     |     21 (289)     |   -2.321   |     21 (289)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.946%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[06/04 11:31:45    325s] Total CPU time: 1.89 sec
[06/04 11:31:45    325s] Total Real time: 2.0 sec
[06/04 11:31:45    325s] Total Memory Usage: 1467.285156 Mbytes
[06/04 11:31:45    325s] Info: pop threads available for lower-level modules during optimization.
[06/04 11:31:45    325s] Reset AAE Options
[06/04 11:31:45    325s] 
[06/04 11:31:45    325s] =============================================================================================
[06/04 11:31:45    325s]  Final TAT Report for timeDesign
[06/04 11:31:45    325s] =============================================================================================
[06/04 11:31:45    325s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:31:45    325s] ---------------------------------------------------------------------------------------------
[06/04 11:31:45    325s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:31:45    325s] [ ExtractRC              ]      1   0:00:00.6  (  24.3 % )     0:00:00.6 /  0:00:00.5    1.0
[06/04 11:31:45    325s] [ TimingUpdate           ]      2   0:00:00.1  (   2.3 % )     0:00:01.1 /  0:00:01.1    1.0
[06/04 11:31:45    325s] [ FullDelayCalc          ]      1   0:00:01.0  (  44.3 % )     0:00:01.0 /  0:00:01.0    1.0
[06/04 11:31:45    325s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:00.7 /  0:00:00.2    0.4
[06/04 11:31:45    325s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[06/04 11:31:45    325s] [ DrvReport              ]      1   0:00:00.4  (  16.5 % )     0:00:00.5 /  0:00:00.1    0.1
[06/04 11:31:45    325s] [ GenerateReports        ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 11:31:45    325s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[06/04 11:31:45    325s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 11:31:45    325s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[06/04 11:31:45    325s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:31:45    325s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.0    0.0
[06/04 11:31:45    325s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[06/04 11:31:45    325s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[06/04 11:31:45    325s] [ MISC                   ]          0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    2.1
[06/04 11:31:45    325s] ---------------------------------------------------------------------------------------------
[06/04 11:31:45    325s]  timeDesign TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:01.9    0.8
[06/04 11:31:45    325s] ---------------------------------------------------------------------------------------------
[06/04 11:31:45    325s] 
[06/04 11:31:49    325s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/04 11:31:49    325s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CONV_postRoute -outDir timingReports
[06/04 11:31:49    325s]  Reset EOS DB
[06/04 11:31:49    325s] Ignoring AAE DB Resetting ...
[06/04 11:31:49    325s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 2467 access done (mem: 1467.285M)
[06/04 11:31:49    325s] Extraction called for design 'CONV' of instances=2200 and nets=2470 using extraction engine 'postRoute' at effort level 'low' .
[06/04 11:31:49    325s] PostRoute (effortLevel low) RC Extraction called for design CONV.
[06/04 11:31:49    325s] RC Extraction called in multi-corner(2) mode.
[06/04 11:31:49    325s] Process corner(s) are loaded.
[06/04 11:31:49    325s]  Corner: RC_worst
[06/04 11:31:49    325s]  Corner: RC_best
[06/04 11:31:49    325s] extractDetailRC Option : -outfile /tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d -maxResLength 200  -extended
[06/04 11:31:49    325s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/04 11:31:49    325s]       RC Corner Indexes            0       1   
[06/04 11:31:49    325s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 11:31:49    325s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/04 11:31:49    325s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 11:31:49    325s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 11:31:49    325s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 11:31:49    325s] Shrink Factor                : 1.00000
[06/04 11:31:49    325s] LayerId::1 widthSet size::4
[06/04 11:31:49    325s] LayerId::2 widthSet size::4
[06/04 11:31:49    325s] LayerId::3 widthSet size::4
[06/04 11:31:49    325s] LayerId::4 widthSet size::4
[06/04 11:31:49    325s] LayerId::5 widthSet size::4
[06/04 11:31:49    325s] LayerId::6 widthSet size::2
[06/04 11:31:49    325s] Initializing multi-corner capacitance tables ... 
[06/04 11:31:49    325s] Initializing multi-corner resistance tables ...
[06/04 11:31:49    325s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250602 ; uaWl: 1.000000 ; uaWlH: 0.266016 ; aWlH: 0.000000 ; Pmax: 0.846200 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:31:49    325s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1465.3M)
[06/04 11:31:49    325s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for storing RC.
[06/04 11:31:49    325s] Extracted 10.0024% (CPU Time= 0:00:00.1  MEM= 1517.3M)
[06/04 11:31:49    325s] Extracted 20.0028% (CPU Time= 0:00:00.1  MEM= 1517.3M)
[06/04 11:31:49    325s] Extracted 30.0032% (CPU Time= 0:00:00.1  MEM= 1517.3M)
[06/04 11:31:49    325s] Extracted 40.0036% (CPU Time= 0:00:00.1  MEM= 1517.3M)
[06/04 11:31:50    325s] Extracted 50.004% (CPU Time= 0:00:00.2  MEM= 1517.3M)
[06/04 11:31:50    325s] Extracted 60.0024% (CPU Time= 0:00:00.2  MEM= 1517.3M)
[06/04 11:31:50    325s] Extracted 70.0028% (CPU Time= 0:00:00.2  MEM= 1517.3M)
[06/04 11:31:50    325s] Extracted 80.0032% (CPU Time= 0:00:00.2  MEM= 1517.3M)
[06/04 11:31:50    325s] Extracted 90.0036% (CPU Time= 0:00:00.3  MEM= 1517.3M)
[06/04 11:31:50    325s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1517.3M)
[06/04 11:31:50    325s] Number of Extracted Resistors     : 81002
[06/04 11:31:50    325s] Number of Extracted Ground Cap.   : 81168
[06/04 11:31:50    325s] Number of Extracted Coupling Cap. : 137508
[06/04 11:31:50    325s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1485.293M)
[06/04 11:31:50    325s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/04 11:31:50    325s]  Corner: RC_worst
[06/04 11:31:50    325s]  Corner: RC_best
[06/04 11:31:50    326s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1485.3M)
[06/04 11:31:50    326s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb_Filter.rcdb.d' for storing RC.
[06/04 11:31:50    326s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 2468 access done (mem: 1493.293M)
[06/04 11:31:50    326s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1493.293M)
[06/04 11:31:50    326s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1493.293M)
[06/04 11:31:50    326s] processing rcdb (/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d) for hinst (top) of cell (CONV);
[06/04 11:31:50    326s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 0 access done (mem: 1493.293M)
[06/04 11:31:50    326s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1493.293M)
[06/04 11:31:50    326s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1493.293M)
[06/04 11:31:50    326s] All LLGs are deleted
[06/04 11:31:50    326s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1418.6M
[06/04 11:31:50    326s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1418.6M
[06/04 11:31:50    326s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1418.6M
[06/04 11:31:50    326s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1418.6M
[06/04 11:31:50    326s] Fast DP-INIT is on for default
[06/04 11:31:50    326s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1418.6M
[06/04 11:31:50    326s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1418.6M
[06/04 11:31:50    326s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1418.6M
[06/04 11:31:50    326s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1418.6M
[06/04 11:31:50    326s] Starting delay calculation for Hold views
[06/04 11:31:50    326s] Starting SI iteration 1 using Infinite Timing Windows
[06/04 11:31:50    326s] #################################################################################
[06/04 11:31:50    326s] # Design Stage: PostRoute
[06/04 11:31:50    326s] # Design Name: CONV
[06/04 11:31:50    326s] # Design Mode: 180nm
[06/04 11:31:50    326s] # Analysis Mode: MMMC OCV 
[06/04 11:31:50    326s] # Parasitics Mode: SPEF/RCDB
[06/04 11:31:50    326s] # Signoff Settings: SI On 
[06/04 11:31:50    326s] #################################################################################
[06/04 11:31:50    326s] AAE_INFO: 1 threads acquired from CTE.
[06/04 11:31:50    326s] Setting infinite Tws ...
[06/04 11:31:50    326s] First Iteration Infinite Tw... 
[06/04 11:31:50    326s] Calculate late delays in OCV mode...
[06/04 11:31:50    326s] Calculate early delays in OCV mode...
[06/04 11:31:50    326s] Calculate late delays in OCV mode...
[06/04 11:31:50    326s] Calculate early delays in OCV mode...
[06/04 11:31:50    326s] Topological Sorting (REAL = 0:00:00.0, MEM = 1444.6M, InitMEM = 1444.6M)
[06/04 11:31:50    326s] Start delay calculation (fullDC) (1 T). (MEM=1444.62)
[06/04 11:31:50    326s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[06/04 11:31:50    326s] LayerId::1 widthSet size::4
[06/04 11:31:50    326s] LayerId::2 widthSet size::4
[06/04 11:31:50    326s] LayerId::3 widthSet size::4
[06/04 11:31:50    326s] LayerId::4 widthSet size::4
[06/04 11:31:50    326s] LayerId::5 widthSet size::4
[06/04 11:31:50    326s] LayerId::6 widthSet size::2
[06/04 11:31:50    326s] Initializing multi-corner capacitance tables ... 
[06/04 11:31:50    326s] Initializing multi-corner resistance tables ...
[06/04 11:31:50    326s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250602 ; uaWl: 1.000000 ; uaWlH: 0.266016 ; aWlH: 0.000000 ; Pmax: 0.846200 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:31:50    326s] End AAE Lib Interpolated Model. (MEM=1444.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:31:50    326s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1444.617M)
[06/04 11:31:50    326s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1444.6M)
[06/04 11:31:51    326s] Total number of fetched objects 2600
[06/04 11:31:51    326s] AAE_INFO-618: Total number of nets in the design is 2470,  100.0 percent of the nets selected for SI analysis
[06/04 11:31:51    326s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:31:51    326s] End delay calculation. (MEM=1461.31 CPU=0:00:00.6 REAL=0:00:01.0)
[06/04 11:31:51    326s] End delay calculation (fullDC). (MEM=1461.31 CPU=0:00:00.7 REAL=0:00:01.0)
[06/04 11:31:51    326s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1461.3M) ***
[06/04 11:31:51    327s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1461.3M)
[06/04 11:31:51    327s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/04 11:31:51    327s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1461.3M)
[06/04 11:31:51    327s] Starting SI iteration 2
[06/04 11:31:51    327s] Calculate late delays in OCV mode...
[06/04 11:31:51    327s] Calculate early delays in OCV mode...
[06/04 11:31:51    327s] Calculate late delays in OCV mode...
[06/04 11:31:51    327s] Calculate early delays in OCV mode...
[06/04 11:31:51    327s] Start delay calculation (fullDC) (1 T). (MEM=1432.52)
[06/04 11:31:51    327s] End AAE Lib Interpolated Model. (MEM=1432.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:31:51    327s] Glitch Analysis: View AV_func_min -- Total Number of Nets Skipped = 0. 
[06/04 11:31:51    327s] Glitch Analysis: View AV_func_min -- Total Number of Nets Analyzed = 2600. 
[06/04 11:31:51    327s] Glitch Analysis: View AV_scan_min -- Total Number of Nets Skipped = 0. 
[06/04 11:31:51    327s] Glitch Analysis: View AV_scan_min -- Total Number of Nets Analyzed = 105. 
[06/04 11:31:51    327s] Total number of fetched objects 2600
[06/04 11:31:51    327s] AAE_INFO-618: Total number of nets in the design is 2470,  1.5 percent of the nets selected for SI analysis
[06/04 11:31:51    327s] End delay calculation. (MEM=1470.68 CPU=0:00:00.0 REAL=0:00:00.0)
[06/04 11:31:51    327s] End delay calculation (fullDC). (MEM=1470.68 CPU=0:00:00.0 REAL=0:00:00.0)
[06/04 11:31:51    327s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1470.7M) ***
[06/04 11:31:51    327s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:05:27 mem=1470.7M)
[06/04 11:31:51    327s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 AV_func_min AV_scan_min 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.006  |  0.031  |  0.028  | -0.006  |  0.038  |   N/A   |  0.000  |
|           TNS (ns):| -0.014  |  0.000  |  0.000  | -0.014  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    0    |    0    |    3    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 64.946%
------------------------------------------------------------
Reported timing to dir timingReports
[06/04 11:31:51    327s] Total CPU time: 1.69 sec
[06/04 11:31:51    327s] Total Real time: 2.0 sec
[06/04 11:31:51    327s] Total Memory Usage: 1391.980469 Mbytes
[06/04 11:31:51    327s] Reset AAE Options
[06/04 11:31:51    327s] 
[06/04 11:31:51    327s] =============================================================================================
[06/04 11:31:51    327s]  Final TAT Report for timeDesign
[06/04 11:31:51    327s] =============================================================================================
[06/04 11:31:51    327s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:31:51    327s] ---------------------------------------------------------------------------------------------
[06/04 11:31:51    327s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:31:51    327s] [ ExtractRC              ]      1   0:00:00.6  (  36.7 % )     0:00:00.6 /  0:00:00.6    1.0
[06/04 11:31:51    327s] [ TimingUpdate           ]      1   0:00:00.0  (   2.7 % )     0:00:00.9 /  0:00:00.9    1.0
[06/04 11:31:51    327s] [ FullDelayCalc          ]      1   0:00:00.9  (  52.1 % )     0:00:00.9 /  0:00:00.9    1.0
[06/04 11:31:51    327s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:01.0 /  0:00:01.0    1.0
[06/04 11:31:51    327s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 11:31:51    327s] [ GenerateReports        ]      1   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 11:31:51    327s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 11:31:51    327s] [ MISC                   ]          0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 11:31:51    327s] ---------------------------------------------------------------------------------------------
[06/04 11:31:51    327s]  timeDesign TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[06/04 11:31:51    327s] ---------------------------------------------------------------------------------------------
[06/04 11:31:51    327s] 
[06/04 11:32:00    328s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[06/04 11:32:00    328s] <CMD> optDesign -postRoute
[06/04 11:32:00    328s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1049.3M, totSessionCpu=0:05:28 **
[06/04 11:32:00    328s] **INFO: User settings:
[06/04 11:32:01    328s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[06/04 11:32:01    328s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[06/04 11:32:01    328s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[06/04 11:32:01    328s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[06/04 11:32:01    328s] setNanoRouteMode -extractThirdPartyCompatible                   false
[06/04 11:32:01    328s] setNanoRouteMode -grouteExpTdStdDelay                           58.4
[06/04 11:32:01    328s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[06/04 11:32:01    328s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[06/04 11:32:01    328s] setNanoRouteMode -routeInsertAntennaDiode                       true
[06/04 11:32:01    328s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[06/04 11:32:01    328s] setNanoRouteMode -routeWithSiDriven                             true
[06/04 11:32:01    328s] setNanoRouteMode -routeWithTimingDriven                         true
[06/04 11:32:01    328s] setNanoRouteMode -timingEngine                                  {}
[06/04 11:32:01    328s] setDesignMode -process                                          180
[06/04 11:32:01    328s] setExtractRCMode -coupled                                       true
[06/04 11:32:01    328s] setExtractRCMode -coupling_c_th                                 3
[06/04 11:32:01    328s] setExtractRCMode -engine                                        postRoute
[06/04 11:32:01    328s] setExtractRCMode -relative_c_th                                 0.03
[06/04 11:32:01    328s] setExtractRCMode -total_c_th                                    5
[06/04 11:32:01    328s] setUsefulSkewMode -ecoRoute                                     false
[06/04 11:32:01    328s] setUsefulSkewMode -maxAllowedDelay                              1
[06/04 11:32:01    328s] setUsefulSkewMode -maxSkew                                      false
[06/04 11:32:01    328s] setUsefulSkewMode -noBoundary                                   false
[06/04 11:32:01    328s] setUsefulSkewMode -useCells                                     {DEL4 DEL3 DEL2 DEL1 BUFFD8 BUFFD6 BUFFD4 BUFFD3 BUFFD2 BUFFD1 BUFFD12 BUFFD10 INVD8 INVD6 INVD4 INVD3 INVD2 INVD1 INVD12 INVD10}
[06/04 11:32:01    328s] setDelayCalMode -enable_high_fanout                             true
[06/04 11:32:01    328s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[06/04 11:32:01    328s] setDelayCalMode -engine                                         aae
[06/04 11:32:01    328s] setDelayCalMode -ignoreNetLoad                                  false
[06/04 11:32:01    328s] setDelayCalMode -SIAware                                        true
[06/04 11:32:01    328s] setOptMode -activeHoldViews                                     { AV_func_min AV_scan_min }
[06/04 11:32:01    328s] setOptMode -activeSetupViews                                    { AV_func_max AV_scan_max }
[06/04 11:32:01    328s] setOptMode -autoHoldViews                                       { AV_func_min AV_scan_min}
[06/04 11:32:01    328s] setOptMode -autoSetupViews                                      {AV_scan_max AV_func_max}
[06/04 11:32:01    328s] setOptMode -autoTDGRSetupViews                                  { AV_scan_max AV_func_max}
[06/04 11:32:01    328s] setOptMode -autoViewHoldTargetSlack                             0
[06/04 11:32:01    328s] setOptMode -drcMargin                                           0
[06/04 11:32:01    328s] setOptMode -fixCap                                              true
[06/04 11:32:01    328s] setOptMode -fixDrc                                              true
[06/04 11:32:01    328s] setOptMode -fixFanoutLoad                                       true
[06/04 11:32:01    328s] setOptMode -fixTran                                             true
[06/04 11:32:01    328s] setOptMode -optimizeFF                                          true
[06/04 11:32:01    328s] setOptMode -placementSetupViews                                 { AV_func_max  }
[06/04 11:32:01    328s] setOptMode -preserveAllSequential                               false
[06/04 11:32:01    328s] setOptMode -setupTargetSlack                                    0
[06/04 11:32:01    328s] setSIMode -separate_delta_delay_on_data                         true
[06/04 11:32:01    328s] setPlaceMode -maxRouteLayer                                     6
[06/04 11:32:01    328s] setPlaceMode -place_detail_check_route                          false
[06/04 11:32:01    328s] setPlaceMode -place_detail_preserve_routing                     true
[06/04 11:32:01    328s] setPlaceMode -place_detail_remove_affected_routing              false
[06/04 11:32:01    328s] setPlaceMode -place_detail_swap_eeq_cells                       false
[06/04 11:32:01    328s] setPlaceMode -place_global_clock_gate_aware                     true
[06/04 11:32:01    328s] setPlaceMode -place_global_cong_effort                          auto
[06/04 11:32:01    328s] setPlaceMode -place_global_ignore_scan                          true
[06/04 11:32:01    328s] setPlaceMode -place_global_ignore_spare                         true
[06/04 11:32:01    328s] setPlaceMode -place_global_module_aware_spare                   false
[06/04 11:32:01    328s] setPlaceMode -place_global_place_io_pins                        true
[06/04 11:32:01    328s] setPlaceMode -place_global_reorder_scan                         false
[06/04 11:32:01    328s] setPlaceMode -powerDriven                                       false
[06/04 11:32:01    328s] setPlaceMode -timingDriven                                      true
[06/04 11:32:01    328s] setAnalysisMode -analysisType                                   onChipVariation
[06/04 11:32:01    328s] setAnalysisMode -checkType                                      setup
[06/04 11:32:01    328s] setAnalysisMode -clkSrcPath                                     true
[06/04 11:32:01    328s] setAnalysisMode -clockGatingCheck                               true
[06/04 11:32:01    328s] setAnalysisMode -clockPropagation                               sdcControl
[06/04 11:32:01    328s] setAnalysisMode -cppr                                           both
[06/04 11:32:01    328s] setAnalysisMode -enableMultipleDriveNet                         true
[06/04 11:32:01    328s] setAnalysisMode -log                                            true
[06/04 11:32:01    328s] setAnalysisMode -sequentialConstProp                            false
[06/04 11:32:01    328s] setAnalysisMode -skew                                           true
[06/04 11:32:01    328s] setAnalysisMode -timeBorrowing                                  true
[06/04 11:32:01    328s] setAnalysisMode -timingSelfLoopsNoSkew                          false
[06/04 11:32:01    328s] setAnalysisMode -usefulSkew                                     true
[06/04 11:32:01    328s] setAnalysisMode -useOutputPinCap                                true
[06/04 11:32:01    328s] setAnalysisMode -warn                                           true
[06/04 11:32:01    328s] 
[06/04 11:32:01    328s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/04 11:32:01    328s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/04 11:32:01    328s] info: unfix 8 clock instances placement locations
[06/04 11:32:01    328s] info: these clock instances will be remarked as fixed at the end of optimiztion
[06/04 11:32:01    328s] Need call spDPlaceInit before registerPrioInstLoc.
[06/04 11:32:01    328s] GigaOpt running with 1 threads.
[06/04 11:32:01    328s] Info: 1 threads available for lower-level modules during optimization.
[06/04 11:32:01    328s] Deleting Lib Analyzer.
[06/04 11:32:01    328s] OPERPROF: Starting DPlace-Init at level 1, MEM:1403.5M
[06/04 11:32:01    328s] #spOpts: N=180 mergeVia=F 
[06/04 11:32:01    328s] All LLGs are deleted
[06/04 11:32:01    328s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1403.5M
[06/04 11:32:01    328s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1403.5M
[06/04 11:32:01    328s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1403.5M
[06/04 11:32:01    328s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1403.5M
[06/04 11:32:01    328s] Core basic site is Core8T
[06/04 11:32:01    328s] Fast DP-INIT is on for default
[06/04 11:32:01    328s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 11:32:01    328s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1435.5M
[06/04 11:32:01    328s] OPERPROF:     Starting CMU at level 3, MEM:1435.5M
[06/04 11:32:01    328s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1435.5M
[06/04 11:32:01    328s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1435.5M
[06/04 11:32:01    328s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1435.5MB).
[06/04 11:32:01    328s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1435.5M
[06/04 11:32:01    328s] Cell 'VSSI33' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:01    328s] Cell 'VSSI18' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:01    328s] Cell 'VSSE33' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:01    328s] Cell 'VSSE18' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:01    328s] Cell 'VDDI33' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:01    328s] Cell 'VDDI18' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:01    328s] Cell 'VDDE33' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:01    328s] Cell 'VDDE18' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:01    328s] Cell 'TAP_LVL' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:01    328s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:01    328s] Cell 'FILL4_LVL' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:01    328s] Cell 'FILL1_LVL' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:01    328s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[06/04 11:32:01    328s] 	Cell FILL1_LVL, site bCore8T.
[06/04 11:32:01    328s] 	Cell FILL4_LVL, site bCore8T.
[06/04 11:32:01    328s] 	Cell LVLLHD4, site bCore8T.
[06/04 11:32:01    328s] 	Cell TAP_LVL, site bCore8T.
[06/04 11:32:01    328s] 	Cell VDDE18, site pad.
[06/04 11:32:01    328s] 	Cell VDDE33, site pad.
[06/04 11:32:01    328s] 	Cell VDDI18, site pad.
[06/04 11:32:01    328s] 	Cell VDDI33, site pad.
[06/04 11:32:01    328s] 	Cell VSSE18, site pad.
[06/04 11:32:01    328s] 	Cell VSSE33, site pad.
[06/04 11:32:01    328s] 	Cell VSSI18, site pad.
[06/04 11:32:01    328s] 	Cell VSSI33, site pad.
[06/04 11:32:01    328s] .
[06/04 11:32:01    328s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:32:01    328s] 
[06/04 11:32:01    328s] Creating Lib Analyzer ...
[06/04 11:32:01    328s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:32:01    328s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 11:32:01    328s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 11:32:01    328s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 11:32:01    328s] 
[06/04 11:32:01    328s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:32:01    329s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:29 mem=1435.5M
[06/04 11:32:01    329s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:29 mem=1435.5M
[06/04 11:32:01    329s] Creating Lib Analyzer, finished. 
[06/04 11:32:01    329s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1080.1M, totSessionCpu=0:05:29 **
[06/04 11:32:01    329s] Existing Dirty Nets : 0
[06/04 11:32:01    329s] New Signature Flow (optDesignCheckOptions) ....
[06/04 11:32:01    329s] #Taking db snapshot
[06/04 11:32:01    329s] #Taking db snapshot ... done
[06/04 11:32:01    329s] OPERPROF: Starting checkPlace at level 1, MEM:1435.5M
[06/04 11:32:01    329s] #spOpts: N=180 
[06/04 11:32:01    329s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1435.5M
[06/04 11:32:01    329s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1435.5M
[06/04 11:32:01    329s] Begin checking placement ... (start mem=1435.5M, init mem=1435.5M)
[06/04 11:32:01    329s] 
[06/04 11:32:01    329s] Running CheckPlace using 1 thread in normal mode...
[06/04 11:32:01    329s] 
[06/04 11:32:01    329s] ...checkPlace normal is done!
[06/04 11:32:01    329s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1435.5M
[06/04 11:32:01    329s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1435.5M
[06/04 11:32:01    329s] *info: Placed = 2200           (Fixed = 8)
[06/04 11:32:01    329s] *info: Unplaced = 0           
[06/04 11:32:01    329s] Placement Density:64.95%(51325/79027)
[06/04 11:32:01    329s] Placement Density (including fixed std cells):64.95%(51325/79027)
[06/04 11:32:01    329s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1435.5M
[06/04 11:32:01    329s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1435.5M
[06/04 11:32:01    329s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1435.5M)
[06/04 11:32:01    329s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.019, MEM:1435.5M
[06/04 11:32:01    329s]  Initial DC engine is -> aae
[06/04 11:32:01    329s]  
[06/04 11:32:01    329s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[06/04 11:32:01    329s]  
[06/04 11:32:01    329s]  
[06/04 11:32:01    329s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[06/04 11:32:01    329s]  
[06/04 11:32:01    329s] Reset EOS DB
[06/04 11:32:01    329s] Ignoring AAE DB Resetting ...
[06/04 11:32:01    329s]  Set Options for AAE Based Opt flow 
[06/04 11:32:01    329s] *** optDesign -postRoute ***
[06/04 11:32:01    329s] DRC Margin: user margin 0.0; extra margin 0
[06/04 11:32:01    329s] Setup Target Slack: user slack 0
[06/04 11:32:01    329s] Hold Target Slack: user slack 0
[06/04 11:32:01    329s] All LLGs are deleted
[06/04 11:32:01    329s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1435.5M
[06/04 11:32:01    329s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1435.5M
[06/04 11:32:01    329s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1435.5M
[06/04 11:32:01    329s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1435.5M
[06/04 11:32:01    329s] Fast DP-INIT is on for default
[06/04 11:32:01    329s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1435.5M
[06/04 11:32:01    329s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1435.5M
[06/04 11:32:01    329s] Multi-VT timing optimization disabled based on library information.
[06/04 11:32:01    329s] Deleting Cell Server ...
[06/04 11:32:01    329s] Deleting Lib Analyzer.
[06/04 11:32:01    329s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 11:32:01    329s] Summary for sequential cells identification: 
[06/04 11:32:01    329s]   Identified SBFF number: 14
[06/04 11:32:01    329s]   Identified MBFF number: 0
[06/04 11:32:01    329s]   Identified SB Latch number: 0
[06/04 11:32:01    329s]   Identified MB Latch number: 0
[06/04 11:32:01    329s]   Not identified SBFF number: 0
[06/04 11:32:01    329s]   Not identified MBFF number: 0
[06/04 11:32:01    329s]   Not identified SB Latch number: 0
[06/04 11:32:01    329s]   Not identified MB Latch number: 0
[06/04 11:32:01    329s]   Number of sequential cells which are not FFs: 13
[06/04 11:32:01    329s]  Visiting view : AV_func_max
[06/04 11:32:01    329s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:32:01    329s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:32:01    329s]  Visiting view : AV_scan_max
[06/04 11:32:01    329s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:32:01    329s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:32:01    329s]  Visiting view : AV_func_min
[06/04 11:32:01    329s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:32:01    329s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:32:01    329s]  Visiting view : AV_scan_min
[06/04 11:32:01    329s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:32:01    329s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:32:01    329s]  Setting StdDelay to 58.40
[06/04 11:32:01    329s] Creating Cell Server, finished. 
[06/04 11:32:01    329s] 
[06/04 11:32:01    329s] Deleting Cell Server ...
[06/04 11:32:01    329s] ** INFO : this run is activating 'postRoute' automaton
[06/04 11:32:01    329s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 2467 access done (mem: 1435.527M)
[06/04 11:32:01    329s] Extraction called for design 'CONV' of instances=2200 and nets=2470 using extraction engine 'postRoute' at effort level 'low' .
[06/04 11:32:01    329s] PostRoute (effortLevel low) RC Extraction called for design CONV.
[06/04 11:32:01    329s] RC Extraction called in multi-corner(2) mode.
[06/04 11:32:01    329s] Process corner(s) are loaded.
[06/04 11:32:01    329s]  Corner: RC_worst
[06/04 11:32:01    329s]  Corner: RC_best
[06/04 11:32:01    329s] extractDetailRC Option : -outfile /tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d -maxResLength 200  -extended
[06/04 11:32:01    329s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/04 11:32:01    329s]       RC Corner Indexes            0       1   
[06/04 11:32:01    329s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 11:32:01    329s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/04 11:32:01    329s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 11:32:01    329s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 11:32:01    329s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 11:32:01    329s] Shrink Factor                : 1.00000
[06/04 11:32:01    329s] LayerId::1 widthSet size::4
[06/04 11:32:01    329s] LayerId::2 widthSet size::4
[06/04 11:32:01    329s] LayerId::3 widthSet size::4
[06/04 11:32:01    329s] LayerId::4 widthSet size::4
[06/04 11:32:01    329s] LayerId::5 widthSet size::4
[06/04 11:32:01    329s] LayerId::6 widthSet size::2
[06/04 11:32:01    329s] Initializing multi-corner capacitance tables ... 
[06/04 11:32:01    329s] Initializing multi-corner resistance tables ...
[06/04 11:32:02    329s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250602 ; uaWl: 1.000000 ; uaWlH: 0.266016 ; aWlH: 0.000000 ; Pmax: 0.846200 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:32:02    329s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1427.5M)
[06/04 11:32:02    329s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for storing RC.
[06/04 11:32:02    329s] Extracted 10.0024% (CPU Time= 0:00:00.1  MEM= 1479.6M)
[06/04 11:32:02    329s] Extracted 20.0028% (CPU Time= 0:00:00.1  MEM= 1479.6M)
[06/04 11:32:02    329s] Extracted 30.0032% (CPU Time= 0:00:00.1  MEM= 1479.6M)
[06/04 11:32:02    329s] Extracted 40.0036% (CPU Time= 0:00:00.1  MEM= 1479.6M)
[06/04 11:32:02    329s] Extracted 50.004% (CPU Time= 0:00:00.1  MEM= 1479.6M)
[06/04 11:32:02    329s] Extracted 60.0024% (CPU Time= 0:00:00.2  MEM= 1479.6M)
[06/04 11:32:02    329s] Extracted 70.0028% (CPU Time= 0:00:00.2  MEM= 1479.6M)
[06/04 11:32:02    329s] Extracted 80.0032% (CPU Time= 0:00:00.2  MEM= 1479.6M)
[06/04 11:32:02    329s] Extracted 90.0036% (CPU Time= 0:00:00.2  MEM= 1479.6M)
[06/04 11:32:02    329s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1479.6M)
[06/04 11:32:02    329s] Number of Extracted Resistors     : 81002
[06/04 11:32:02    329s] Number of Extracted Ground Cap.   : 81168
[06/04 11:32:02    329s] Number of Extracted Coupling Cap. : 137508
[06/04 11:32:02    329s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1447.535M)
[06/04 11:32:02    329s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/04 11:32:02    329s]  Corner: RC_worst
[06/04 11:32:02    329s]  Corner: RC_best
[06/04 11:32:02    329s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1447.5M)
[06/04 11:32:02    329s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb_Filter.rcdb.d' for storing RC.
[06/04 11:32:02    329s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 2468 access done (mem: 1455.535M)
[06/04 11:32:02    329s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1455.535M)
[06/04 11:32:02    329s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1455.535M)
[06/04 11:32:02    329s] processing rcdb (/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d) for hinst (top) of cell (CONV);
[06/04 11:32:02    329s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 0 access done (mem: 1455.535M)
[06/04 11:32:02    329s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1455.535M)
[06/04 11:32:02    329s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1455.535M)
[06/04 11:32:02    329s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1455.535M)
[06/04 11:32:02    329s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1455.5M)
[06/04 11:32:02    329s] LayerId::1 widthSet size::4
[06/04 11:32:02    329s] LayerId::2 widthSet size::4
[06/04 11:32:02    329s] LayerId::3 widthSet size::4
[06/04 11:32:02    329s] LayerId::4 widthSet size::4
[06/04 11:32:02    329s] LayerId::5 widthSet size::4
[06/04 11:32:02    329s] LayerId::6 widthSet size::2
[06/04 11:32:02    329s] Initializing multi-corner capacitance tables ... 
[06/04 11:32:02    329s] Initializing multi-corner resistance tables ...
[06/04 11:32:02    329s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250602 ; uaWl: 1.000000 ; uaWlH: 0.266016 ; aWlH: 0.000000 ; Pmax: 0.846200 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:32:02    329s] Starting delay calculation for Hold views
[06/04 11:32:02    329s] #################################################################################
[06/04 11:32:02    329s] # Design Stage: PostRoute
[06/04 11:32:02    329s] # Design Name: CONV
[06/04 11:32:02    329s] # Design Mode: 180nm
[06/04 11:32:02    329s] # Analysis Mode: MMMC OCV 
[06/04 11:32:02    329s] # Parasitics Mode: SPEF/RCDB
[06/04 11:32:02    329s] # Signoff Settings: SI Off 
[06/04 11:32:02    329s] #################################################################################
[06/04 11:32:02    329s] Calculate late delays in OCV mode...
[06/04 11:32:02    329s] Calculate early delays in OCV mode...
[06/04 11:32:02    329s] Calculate late delays in OCV mode...
[06/04 11:32:02    329s] Calculate early delays in OCV mode...
[06/04 11:32:02    329s] Topological Sorting (REAL = 0:00:00.0, MEM = 1470.0M, InitMEM = 1470.0M)
[06/04 11:32:02    329s] Start delay calculation (fullDC) (1 T). (MEM=1470.02)
[06/04 11:32:02    329s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[06/04 11:32:02    329s] End AAE Lib Interpolated Model. (MEM=1478.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:03    330s] Glitch Analysis: View AV_func_min -- Total Number of Nets Skipped = 0. 
[06/04 11:32:03    330s] Glitch Analysis: View AV_func_min -- Total Number of Nets Analyzed = 2600. 
[06/04 11:32:03    330s] Glitch Analysis: View AV_scan_min -- Total Number of Nets Skipped = 0. 
[06/04 11:32:03    330s] Glitch Analysis: View AV_scan_min -- Total Number of Nets Analyzed = 105. 
[06/04 11:32:03    330s] Total number of fetched objects 2600
[06/04 11:32:03    330s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:03    330s] End delay calculation. (MEM=1493.91 CPU=0:00:00.3 REAL=0:00:01.0)
[06/04 11:32:03    330s] End delay calculation (fullDC). (MEM=1493.91 CPU=0:00:00.4 REAL=0:00:01.0)
[06/04 11:32:03    330s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1493.9M) ***
[06/04 11:32:03    330s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:05:30 mem=1493.9M)
[06/04 11:32:03    330s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:05:30 mem=1493.9M ***
[06/04 11:32:03    330s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[06/04 11:32:03    330s] Starting delay calculation for Setup views
[06/04 11:32:03    330s] Starting SI iteration 1 using Infinite Timing Windows
[06/04 11:32:03    330s] #################################################################################
[06/04 11:32:03    330s] # Design Stage: PostRoute
[06/04 11:32:03    330s] # Design Name: CONV
[06/04 11:32:03    330s] # Design Mode: 180nm
[06/04 11:32:03    330s] # Analysis Mode: MMMC OCV 
[06/04 11:32:03    330s] # Parasitics Mode: SPEF/RCDB
[06/04 11:32:03    330s] # Signoff Settings: SI On 
[06/04 11:32:03    330s] #################################################################################
[06/04 11:32:03    330s] AAE_INFO: 1 threads acquired from CTE.
[06/04 11:32:03    330s] Setting infinite Tws ...
[06/04 11:32:03    330s] First Iteration Infinite Tw... 
[06/04 11:32:03    330s] Calculate early delays in OCV mode...
[06/04 11:32:03    330s] Calculate late delays in OCV mode...
[06/04 11:32:03    330s] Calculate early delays in OCV mode...
[06/04 11:32:03    330s] Calculate late delays in OCV mode...
[06/04 11:32:03    330s] Topological Sorting (REAL = 0:00:00.0, MEM = 1501.0M, InitMEM = 1501.0M)
[06/04 11:32:03    330s] Start delay calculation (fullDC) (1 T). (MEM=1500.96)
[06/04 11:32:03    330s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[06/04 11:32:03    330s] End AAE Lib Interpolated Model. (MEM=1500.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:03    331s] Total number of fetched objects 2600
[06/04 11:32:03    331s] AAE_INFO-618: Total number of nets in the design is 2470,  100.0 percent of the nets selected for SI analysis
[06/04 11:32:03    331s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:03    331s] End delay calculation. (MEM=1485.7 CPU=0:00:00.6 REAL=0:00:00.0)
[06/04 11:32:03    331s] End delay calculation (fullDC). (MEM=1485.7 CPU=0:00:00.6 REAL=0:00:00.0)
[06/04 11:32:03    331s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1485.7M) ***
[06/04 11:32:03    331s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1485.7M)
[06/04 11:32:03    331s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/04 11:32:04    331s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 1485.7M)
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] Executing IPO callback for view pruning ..
[06/04 11:32:04    331s] Starting SI iteration 2
[06/04 11:32:04    331s] Calculate early delays in OCV mode...
[06/04 11:32:04    331s] Calculate late delays in OCV mode...
[06/04 11:32:04    331s] Calculate early delays in OCV mode...
[06/04 11:32:04    331s] Calculate late delays in OCV mode...
[06/04 11:32:04    331s] Start delay calculation (fullDC) (1 T). (MEM=1451.18)
[06/04 11:32:04    331s] End AAE Lib Interpolated Model. (MEM=1451.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:04    331s] Glitch Analysis: View AV_func_max -- Total Number of Nets Skipped = 0. 
[06/04 11:32:04    331s] Glitch Analysis: View AV_func_max -- Total Number of Nets Analyzed = 2600. 
[06/04 11:32:04    331s] Glitch Analysis: View AV_scan_max -- Total Number of Nets Skipped = 0. 
[06/04 11:32:04    331s] Glitch Analysis: View AV_scan_max -- Total Number of Nets Analyzed = 105. 
[06/04 11:32:04    331s] Total number of fetched objects 2600
[06/04 11:32:04    331s] AAE_INFO-618: Total number of nets in the design is 2470,  4.3 percent of the nets selected for SI analysis
[06/04 11:32:04    331s] End delay calculation. (MEM=1475.07 CPU=0:00:00.1 REAL=0:00:00.0)
[06/04 11:32:04    331s] End delay calculation (fullDC). (MEM=1475.07 CPU=0:00:00.1 REAL=0:00:00.0)
[06/04 11:32:04    331s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1475.1M) ***
[06/04 11:32:04    331s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:05:31 mem=1475.1M)
[06/04 11:32:04    331s] End AAE Lib Interpolated Model. (MEM=1475.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:04    331s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1475.1M
[06/04 11:32:04    331s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1475.1M
[06/04 11:32:04    331s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.803  | -3.803  |  4.901  |  0.000  |  0.199  |   N/A   |  0.000  |
|           TNS (ns):| -29.543 | -29.543 |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   15    |   15    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     22 (22)      |   -0.175   |     22 (22)      |
|   max_tran     |     21 (289)     |   -2.321   |     21 (289)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.946%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1120.2M, totSessionCpu=0:05:32 **
[06/04 11:32:04    331s] Setting latch borrow mode to budget during optimization.
[06/04 11:32:04    331s] Info: Done creating the CCOpt slew target map.
[06/04 11:32:04    331s] Glitch fixing enabled
[06/04 11:32:04    331s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/04 11:32:04    331s] Running CCOpt-PRO on entire clock network
[06/04 11:32:04    331s] Net route status summary:
[06/04 11:32:04    331s]   Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=9, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:32:04    331s]   Non-clock:  2461 (unrouted=2, trialRouted=0, noStatus=0, routed=2459, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:32:04    331s] Clock tree cells fixed by user: 0 out of 8 (0%)
[06/04 11:32:04    331s] PRO...
[06/04 11:32:04    331s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[06/04 11:32:04    331s] Initializing clock structures...
[06/04 11:32:04    331s]   Creating own balancer
[06/04 11:32:04    331s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[06/04 11:32:04    331s]   Removing CTS place status from clock tree and sinks.
[06/04 11:32:04    331s] Removed CTS place status from 8 clock cells (out of 10 ) and 0 clock sinks (out of 8 ).
[06/04 11:32:04    331s]   Initializing legalizer
[06/04 11:32:04    331s]   Using cell based legalization.
[06/04 11:32:04    331s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 11:32:04    331s] OPERPROF: Starting DPlace-Init at level 1, MEM:1461.9M
[06/04 11:32:04    331s] #spOpts: N=180 mergeVia=F 
[06/04 11:32:04    331s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1461.9M
[06/04 11:32:04    331s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1461.9M
[06/04 11:32:04    331s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1461.9MB).
[06/04 11:32:04    331s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.005, MEM:1461.9M
[06/04 11:32:04    331s] (I)       Load db... (mem=1461.9M)
[06/04 11:32:04    331s] (I)       Read data from FE... (mem=1461.9M)
[06/04 11:32:04    331s] (I)       Read nodes and places... (mem=1461.9M)
[06/04 11:32:04    331s] (I)       Number of ignored instance 0
[06/04 11:32:04    331s] (I)       Number of inbound cells 0
[06/04 11:32:04    331s] (I)       numMoveCells=2200, numMacros=4  numPads=105  numMultiRowHeightInsts=0
[06/04 11:32:04    331s] (I)       cell height: 4480, count: 2200
[06/04 11:32:04    331s] (I)       Done Read nodes and places (cpu=0.000s, mem=1461.9M)
[06/04 11:32:04    331s] (I)       Read rows... (mem=1461.9M)
[06/04 11:32:04    331s] (I)       rowRegion is not equal to core box, resetting core box
[06/04 11:32:04    331s] (I)       rowRegion : (50220, 50400) - (363260, 350560)
[06/04 11:32:04    331s] (I)       coreBox   : (50220, 50400) - (363320, 350560)
[06/04 11:32:04    331s] (I)       Done Read rows (cpu=0.000s, mem=1461.9M)
[06/04 11:32:04    331s] (I)       Done Read data from FE (cpu=0.000s, mem=1461.9M)
[06/04 11:32:04    331s] (I)       Done Load db (cpu=0.000s, mem=1461.9M)
[06/04 11:32:04    331s] (I)       Constructing placeable region... (mem=1461.9M)
[06/04 11:32:04    331s] (I)       Constructing bin map
[06/04 11:32:04    331s] (I)       Initialize bin information with width=44800 height=44800
[06/04 11:32:04    331s] (I)       Done constructing bin map
[06/04 11:32:04    331s] (I)       Removing 0 blocked bin with high fixed inst density
[06/04 11:32:04    331s] (I)       Compute region effective width... (mem=1461.9M)
[06/04 11:32:04    331s] (I)       Done Compute region effective width (cpu=0.000s, mem=1461.9M)
[06/04 11:32:04    331s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1461.9M)
[06/04 11:32:04    331s] Accumulated time to calculate placeable region: 0
[06/04 11:32:04    331s] Accumulated time to calculate placeable region: 0
[06/04 11:32:04    331s] Accumulated time to calculate placeable region: 0
[06/04 11:32:04    331s]   Reconstructing clock tree datastructures...
[06/04 11:32:04    331s]     Validating CTS configuration...
[06/04 11:32:04    331s]     Checking module port directions...
[06/04 11:32:04    331s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:32:04    331s]     Non-default CCOpt properties:
[06/04 11:32:04    331s]     adjacent_rows_legal: true (default: false)
[06/04 11:32:04    331s]     allow_non_fterm_identical_swaps: 0 (default: true)
[06/04 11:32:04    331s]     cannot_merge_reason is set for at least one object
[06/04 11:32:04    331s]     cell_density is set for at least one object
[06/04 11:32:04    331s]     cell_halo_rows: 0 (default: 1)
[06/04 11:32:04    331s]     cell_halo_sites: 0 (default: 4)
[06/04 11:32:04    331s]     clock_nets_detailed_routed: 1 (default: false)
[06/04 11:32:04    331s]     force_design_routing_status: 1 (default: auto)
[06/04 11:32:04    331s]     primary_delay_corner: DC_max (default: )
[06/04 11:32:04    331s]     route_type is set for at least one object
[06/04 11:32:04    331s]     source_max_capacitance is set for at least one object
[06/04 11:32:04    331s]     target_insertion_delay is set for at least one object
[06/04 11:32:04    331s]     target_max_trans_sdc is set for at least one object
[06/04 11:32:04    331s]     target_skew is set for at least one object
[06/04 11:32:04    331s]     target_skew_wire is set for at least one object
[06/04 11:32:04    331s]     update_io_latency: 0 (default: true)
[06/04 11:32:04    331s]     Route type trimming info:
[06/04 11:32:04    331s]       No route type modifications were made.
[06/04 11:32:04    331s] Accumulated time to calculate placeable region: 0
[06/04 11:32:04    331s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[06/04 11:32:04    331s] Accumulated time to calculate placeable region: 0
[06/04 11:32:04    331s] (I)       Initializing Steiner engine. 
[06/04 11:32:04    331s] End AAE Lib Interpolated Model. (MEM=1461.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:04    331s]     Clock tree balancer configuration for clock_tree clk:
[06/04 11:32:04    331s]     Non-default CCOpt properties:
[06/04 11:32:04    331s]       cell_density: 1 (default: 0.75)
[06/04 11:32:04    331s]       route_type (leaf): default_route_type_leaf (default: default)
[06/04 11:32:04    331s]       route_type (trunk): default_route_type_nonleaf (default: default)
[06/04 11:32:04    331s]       route_type (top): default_route_type_nonleaf (default: default)
[06/04 11:32:04    331s]       source_max_capacitance: 150 (default: auto)
[06/04 11:32:04    331s]     For power domain auto-default:
[06/04 11:32:04    331s]       Buffers:     DEL1 
[06/04 11:32:04    331s]       Inverters:   
[06/04 11:32:04    331s]       Clock gates: ICGD1 
[06/04 11:32:04    331s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 79027.200um^2
[06/04 11:32:04    331s]     Top Routing info:
[06/04 11:32:04    331s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:32:04    331s]       Unshielded; Mask Constraint: 0; Source: route_type.
[06/04 11:32:04    331s]     Trunk Routing info:
[06/04 11:32:04    331s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:32:04    331s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 11:32:04    331s]     Leaf Routing info:
[06/04 11:32:04    331s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:32:04    331s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 11:32:04    331s]     For timing_corner DC_max:setup, late and power domain auto-default:
[06/04 11:32:04    331s]       Slew time target (leaf):    1.200ns
[06/04 11:32:04    331s]       Slew time target (trunk):   1.200ns
[06/04 11:32:04    331s]       Slew time target (top):     1.200ns (Note: no nets are considered top nets in this clock tree)
[06/04 11:32:04    331s]       Buffer unit delay: 0.482ns
[06/04 11:32:04    331s]       Buffer max distance: 514.856um
[06/04 11:32:04    331s]     Fastest wire driving cells and distances:
[06/04 11:32:04    331s]       Buffer    : {lib_cell:DEL1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=514.856um, saturatedSlew=1.047ns, speed=648.270um per ns, cellArea=24.364um^2 per 1000um}
[06/04 11:32:04    331s]       Clock gate: {lib_cell:ICGD1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=755.072um, saturatedSlew=1.038ns, speed=781.567um per ns, cellArea=76.420um^2 per 1000um}
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     Logic Sizing Table:
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     ----------------------------------------------------------
[06/04 11:32:04    331s]     Cell    Instance count    Source    Eligible library cells
[06/04 11:32:04    331s]     ----------------------------------------------------------
[06/04 11:32:04    331s]       (empty table)
[06/04 11:32:04    331s]     ----------------------------------------------------------
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 11:32:04    331s]     Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:32:04    331s]     Clock tree balancer configuration for skew_group clk/CM_ideal:
[06/04 11:32:04    331s]       Sources:                     pin clk
[06/04 11:32:04    331s]       Total number of sinks:       155
[06/04 11:32:04    331s]       Delay constrained sinks:     147
[06/04 11:32:04    331s]       Non-leaf sinks:              0
[06/04 11:32:04    331s]       Ignore pins:                 0
[06/04 11:32:04    331s]      Timing corner DC_max:setup.late:
[06/04 11:32:04    331s]       Skew target:                 0.482ns
[06/04 11:32:04    331s]       Insertion delay target:      1.000ns
[06/04 11:32:04    331s]     Clock tree balancer configuration for skew_group clk/CM_ideal_cts:
[06/04 11:32:04    331s]       Sources:                     pin clk
[06/04 11:32:04    331s]       Total number of sinks:       155
[06/04 11:32:04    331s]       Delay constrained sinks:     147
[06/04 11:32:04    331s]       Non-leaf sinks:              0
[06/04 11:32:04    331s]       Ignore pins:                 0
[06/04 11:32:04    331s]      Timing corner DC_max:setup.late:
[06/04 11:32:04    331s]       Skew target:                 0.482ns
[06/04 11:32:04    331s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 11:32:04    331s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 11:32:04    331s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 11:32:04    331s]     Primary reporting skew groups are:
[06/04 11:32:04    331s]     skew_group clk/CM_ideal with 155 clock sinks
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     Clock DAG stats initial state:
[06/04 11:32:04    331s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:32:04    331s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=132.966um^2, l=0.000um^2, total=132.966um^2
[06/04 11:32:04    331s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:32:04    331s]     Clock DAG library cell distribution initial state {count}:
[06/04 11:32:04    331s]       NICGs: AN2D4: 1 AN2D2: 1 AN2D1: 6 
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     Distribution of half-perimeter wire length by ICG depth:
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     -----------------------------------------------------------------------------
[06/04 11:32:04    331s]     Min ICG    Max ICG    Count    HPWL
[06/04 11:32:04    331s]     Depth      Depth               (um)
[06/04 11:32:04    331s]     -----------------------------------------------------------------------------
[06/04 11:32:04    331s]        0          0         8      [min=30, max=483, avg=150, sd=144, total=1201]
[06/04 11:32:04    331s]        0          1         1      [min=395, max=395, avg=395, sd=0, total=395]
[06/04 11:32:04    331s]     -----------------------------------------------------------------------------
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:32:04    331s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] Layer information for route type default_route_type_leaf:
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] --------------------------------------------------------------------
[06/04 11:32:04    331s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 11:32:04    331s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 11:32:04    331s] --------------------------------------------------------------------
[06/04 11:32:04    331s] ME1      N            H          0.327         0.166         0.054
[06/04 11:32:04    331s] ME2      N            V          0.236         0.183         0.043
[06/04 11:32:04    331s] ME3      Y            H          0.236         0.191         0.045
[06/04 11:32:04    331s] ME4      Y            V          0.236         0.184         0.043
[06/04 11:32:04    331s] ME5      N            H          0.236         0.186         0.044
[06/04 11:32:04    331s] ME6      N            V          0.016         0.207         0.003
[06/04 11:32:04    331s] --------------------------------------------------------------------
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:32:04    331s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] Layer information for route type default_route_type_nonleaf:
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] --------------------------------------------------------------------
[06/04 11:32:04    331s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 11:32:04    331s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 11:32:04    331s] --------------------------------------------------------------------
[06/04 11:32:04    331s] ME1      N            H          0.327         0.237         0.078
[06/04 11:32:04    331s] ME2      N            V          0.236         0.260         0.061
[06/04 11:32:04    331s] ME3      Y            H          0.236         0.281         0.066
[06/04 11:32:04    331s] ME4      Y            V          0.236         0.261         0.062
[06/04 11:32:04    331s] ME5      N            H          0.236         0.274         0.065
[06/04 11:32:04    331s] ME6      N            V          0.016         0.264         0.004
[06/04 11:32:04    331s] --------------------------------------------------------------------
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 11:32:04    331s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] Layer information for route type default_route_type_nonleaf:
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] --------------------------------------------------------------------
[06/04 11:32:04    331s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 11:32:04    331s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 11:32:04    331s] --------------------------------------------------------------------
[06/04 11:32:04    331s] ME1      N            H          0.327         0.166         0.054
[06/04 11:32:04    331s] ME2      N            V          0.236         0.183         0.043
[06/04 11:32:04    331s] ME3      Y            H          0.236         0.191         0.045
[06/04 11:32:04    331s] ME4      Y            V          0.236         0.184         0.043
[06/04 11:32:04    331s] ME5      N            H          0.236         0.186         0.044
[06/04 11:32:04    331s] ME6      N            V          0.016         0.207         0.003
[06/04 11:32:04    331s] --------------------------------------------------------------------
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] Via selection for estimated routes (rule default):
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] -------------------------------------------------------------------------
[06/04 11:32:04    331s] Layer      Via Cell               Res.     Cap.     RC       Top of Stack
[06/04 11:32:04    331s] Range                             (Ohm)    (fF)     (fs)     Only
[06/04 11:32:04    331s] -------------------------------------------------------------------------
[06/04 11:32:04    331s] ME1-ME2    VIA12_VH               6.500    0.033    0.214    false
[06/04 11:32:04    331s] ME2-ME3    VIA23_VH               6.500    0.032    0.205    false
[06/04 11:32:04    331s] ME2-ME3    VIA23_stack_HAMMER1    6.500    0.050    0.326    true
[06/04 11:32:04    331s] ME3-ME4    VIA34_VH               6.500    0.032    0.205    false
[06/04 11:32:04    331s] ME3-ME4    VIA34_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 11:32:04    331s] ME4-ME5    VIA45_VH               6.500    0.032    0.206    false
[06/04 11:32:04    331s] ME4-ME5    VIA45_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 11:32:04    331s] ME5-ME6    VIA56_HH               6.500    0.066    0.426    false
[06/04 11:32:04    331s] ME5-ME6    VIA56_stack_HAMMER1    6.500    0.081    0.529    true
[06/04 11:32:04    331s] -------------------------------------------------------------------------
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     Ideal and dont_touch net fanout counts:
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     -----------------------------------------------------------
[06/04 11:32:04    331s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[06/04 11:32:04    331s]     -----------------------------------------------------------
[06/04 11:32:04    331s]           1            10                      0
[06/04 11:32:04    331s]          11           100                      1
[06/04 11:32:04    331s]         101          1000                      0
[06/04 11:32:04    331s]        1001         10000                      0
[06/04 11:32:04    331s]       10001           +                        0
[06/04 11:32:04    331s]     -----------------------------------------------------------
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     Top ideal and dont_touch nets by fanout:
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     ---------------------
[06/04 11:32:04    331s]     Net name    Fanout ()
[06/04 11:32:04    331s]     ---------------------
[06/04 11:32:04    331s]     clk            27
[06/04 11:32:04    331s]     ---------------------
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     No dont_touch hnets found in the clock tree
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] Filtering reasons for cell type: buffer
[06/04 11:32:04    331s] =======================================
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 11:32:04    331s] Clock trees    Power domain    Reason                         Library cells
[06/04 11:32:04    331s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 11:32:04    331s] all            auto-default    Unbalanced rise/fall delays    { BUFFD1 BUFFD10 BUFFD12 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[06/04 11:32:04    331s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] Filtering reasons for cell type: inverter
[06/04 11:32:04    331s] =========================================
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] -------------------------------------------------------------------------------------------------------------------
[06/04 11:32:04    331s] Clock trees    Power domain    Reason                         Library cells
[06/04 11:32:04    331s] -------------------------------------------------------------------------------------------------------------------
[06/04 11:32:04    331s] all            auto-default    Unbalanced rise/fall delays    { INVD1 INVD10 INVD12 INVD2 INVD3 INVD4 INVD6 INVD8 }
[06/04 11:32:04    331s] -------------------------------------------------------------------------------------------------------------------
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s]     Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 11:32:04    331s]     CCOpt configuration status: all checks passed.
[06/04 11:32:04    331s]   Reconstructing clock tree datastructures done.
[06/04 11:32:04    331s] Initializing clock structures done.
[06/04 11:32:04    331s] PRO...
[06/04 11:32:04    331s]   PRO active optimizations:
[06/04 11:32:04    331s]    - DRV fixing with cell sizing
[06/04 11:32:04    331s]   
[06/04 11:32:04    331s]   Detected clock skew data from CTS
[06/04 11:32:04    331s]   Clock DAG stats PRO initial state:
[06/04 11:32:04    331s]     cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:32:04    331s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=132.966um^2, l=0.000um^2, total=132.966um^2
[06/04 11:32:04    331s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:32:04    331s]     sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:32:04    331s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.604pF, total=0.604pF
[06/04 11:32:04    331s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=3767.860um, total=3767.860um
[06/04 11:32:04    331s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:32:04    331s]   Clock DAG net violations PRO initial state:
[06/04 11:32:04    331s]     Remaining Transition : {count=1, worst=[0.069ns]} avg=0.069ns sd=0.000ns sum=0.069ns
[06/04 11:32:04    331s]   Clock DAG primary half-corner transition distribution PRO initial state:
[06/04 11:32:04    331s]     Leaf : target=1.200ns count=9 avg=0.635ns sd=0.371ns min=0.070ns max=1.269ns {6 <= 0.720ns, 1 <= 0.960ns, 1 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns} {0 <= 1.260ns, 1 <= 1.320ns, 0 <= 1.440ns, 0 <= 1.800ns, 0 > 1.800ns}
[06/04 11:32:04    331s]   Clock DAG library cell distribution PRO initial state {count}:
[06/04 11:32:04    331s]     NICGs: AN2D4: 1 AN2D2: 1 AN2D1: 6 
[06/04 11:32:04    331s]   Primary reporting skew groups PRO initial state:
[06/04 11:32:04    331s]     skew_group default.clk/CM_ideal: unconstrained
[06/04 11:32:04    331s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:32:04    331s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:32:04    331s]   Skew group summary PRO initial state:
[06/04 11:32:04    331s]     skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.752, avg=0.497, sd=0.210], skew [0.752 vs 0.680*], 92.5% {0.228, 0.752} (wid=0.050 ws=0.050) (gid=0.701 gs=0.701)
[06/04 11:32:04    331s]     skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.752, avg=0.497, sd=0.210], skew [0.752 vs 0.680*], 92.5% {0.228, 0.752} (wid=0.050 ws=0.050) (gid=0.701 gs=0.701)
[06/04 11:32:04    331s]   Recomputing CTS skew targets...
[06/04 11:32:04    331s]   Resolving skew group constraints...
[06/04 11:32:04    331s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 52 variables and 122 constraints; tolerance 1
[06/04 11:32:04    331s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk/CM_ideal from 0.756ns to 0.000ns.
[06/04 11:32:04    331s] **WARN: (IMPCCOPT-1058):	Slackened off skew target for skew_group clk/CM_ideal from 0.482ns to 0.751ns.
[06/04 11:32:04    331s] **WARN: (IMPCCOPT-1058):	Slackened off skew target for skew_group clk/CM_ideal_cts from 0.482ns to 0.751ns.
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     Slackened skew group targets:
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     ----------------------------------------------------------------
[06/04 11:32:04    331s]     Skew group          Desired    Slackened    Desired    Slackened
[06/04 11:32:04    331s]                         Target     Target       Target     Target
[06/04 11:32:04    331s]                         Max ID     Max ID       Skew       Skew
[06/04 11:32:04    331s]     ----------------------------------------------------------------
[06/04 11:32:04    331s]     clk/CM_ideal           -           -         0.482       0.751
[06/04 11:32:04    331s]     clk/CM_ideal_cts       -           -         0.482       0.751
[06/04 11:32:04    331s]     ----------------------------------------------------------------
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]   Resolving skew group constraints done.
[06/04 11:32:04    331s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:32:04    331s]   PRO Fixing DRVs...
[06/04 11:32:04    331s]     Fixing clock tree DRVs: ...20% 
[06/04 11:32:04    331s] Accumulated time to calculate placeable region: 0
[06/04 11:32:04    331s]     ...40% ...60% ...80% ...100% 
[06/04 11:32:04    331s]     CCOpt-PRO: considered: 9, tested: 9, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     PRO Statistics: Fix DRVs (cell sizing):
[06/04 11:32:04    331s]     =======================================
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     Cell changes by Net Type:
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     ----------------------------------------------------------------------------------------------------------------------------
[06/04 11:32:04    331s]     Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[06/04 11:32:04    331s]     ----------------------------------------------------------------------------------------------------------------------------
[06/04 11:32:04    331s]     top                0                    0                    0            0                    0                    0
[06/04 11:32:04    331s]     trunk              0                    0                    0            0                    0                    0
[06/04 11:32:04    331s]     leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[06/04 11:32:04    331s]     ----------------------------------------------------------------------------------------------------------------------------
[06/04 11:32:04    331s]     Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[06/04 11:32:04    331s]     ----------------------------------------------------------------------------------------------------------------------------
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.509um^2 (1.887%)
[06/04 11:32:04    331s]     Max. move: 0.560um(clk_gate_maxpool_res_reg/main_gate {Ccopt::ClockTree::ClockGate at 0x7f04a601cbc0, uid:A2afc, a AN2D1 at (198.620,77.280) in powerdomain auto-default in usermodule module clk_gate_maxpool_res_reg in clock tree clk}), Min. move: 2147483.647um, Avg. move: 0.560um
[06/04 11:32:04    331s]     
[06/04 11:32:04    331s]     Clock DAG stats after 'PRO Fixing DRVs':
[06/04 11:32:04    331s]       cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:32:04    331s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=135.475um^2, l=0.000um^2, total=135.475um^2
[06/04 11:32:04    331s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:32:04    331s]       sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:32:04    331s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.604pF, total=0.604pF
[06/04 11:32:04    331s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=3767.860um, total=3767.860um
[06/04 11:32:04    331s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:32:04    331s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[06/04 11:32:04    331s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[06/04 11:32:04    331s]       Leaf : target=1.200ns count=9 avg=0.568ns sd=0.287ns min=0.070ns max=1.048ns {7 <= 0.720ns, 1 <= 0.960ns, 1 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:32:04    331s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[06/04 11:32:04    331s]       NICGs: AN2D4: 1 AN2D2: 2 AN2D1: 5 
[06/04 11:32:04    331s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[06/04 11:32:04    331s]       skew_group default.clk/CM_ideal: unconstrained
[06/04 11:32:04    331s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:32:04    331s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:32:04    331s]     Skew group summary after 'PRO Fixing DRVs':
[06/04 11:32:04    331s]       skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.752, avg=0.474, sd=0.203], skew [0.752 vs 0.751*], 98% {0.000, 0.751} (wid=0.050 ws=0.050) (gid=0.701 gs=0.701)
[06/04 11:32:04    331s]       skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.752, avg=0.474, sd=0.203], skew [0.752 vs 0.751*], 98% {0.000, 0.751} (wid=0.050 ws=0.050) (gid=0.701 gs=0.701)
[06/04 11:32:04    331s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 11:32:04    331s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] Slew Diagnostics: After DRV fixing
[06/04 11:32:04    331s] ==================================
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] Global Causes:
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] -------------------------------------
[06/04 11:32:04    331s] Cause
[06/04 11:32:04    331s] -------------------------------------
[06/04 11:32:04    331s] DRV fixing with buffering is disabled
[06/04 11:32:04    331s] -------------------------------------
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] Top 5 overslews:
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] ---------------------------------
[06/04 11:32:04    331s] Overslew    Causes    Driving Pin
[06/04 11:32:04    331s] ---------------------------------
[06/04 11:32:04    331s]   (empty table)
[06/04 11:32:04    331s] ---------------------------------
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] -------------------
[06/04 11:32:04    331s] Cause    Occurences
[06/04 11:32:04    331s] -------------------
[06/04 11:32:04    331s]   (empty table)
[06/04 11:32:04    331s] -------------------
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] Violation diagnostics counts from the 0 nodes that have violations:
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s] -------------------
[06/04 11:32:04    331s] Cause    Occurences
[06/04 11:32:04    331s] -------------------
[06/04 11:32:04    331s]   (empty table)
[06/04 11:32:04    331s] -------------------
[06/04 11:32:04    331s] 
[06/04 11:32:04    331s]   Reconnecting optimized routes...
[06/04 11:32:04    331s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:32:04    331s]   Set dirty flag on 1 instances, 3 nets
[06/04 11:32:04    331s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 11:32:04    331s] End AAE Lib Interpolated Model. (MEM=1503.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:04    331s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 11:32:04    331s]   Clock DAG stats PRO final:
[06/04 11:32:04    331s]     cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 11:32:04    331s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=135.475um^2, l=0.000um^2, total=135.475um^2
[06/04 11:32:04    331s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/04 11:32:04    331s]     sink capacitance : count=155, total=0.431pF, avg=0.003pF, sd=0.001pF, min=0.000pF, max=0.003pF
[06/04 11:32:04    331s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.604pF, total=0.604pF
[06/04 11:32:04    331s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=3767.860um, total=3767.860um
[06/04 11:32:04    331s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1200.780um, total=1200.780um
[06/04 11:32:04    331s]   Clock DAG net violations PRO final: none
[06/04 11:32:04    331s]   Clock DAG primary half-corner transition distribution PRO final:
[06/04 11:32:04    331s]     Leaf : target=1.200ns count=9 avg=0.568ns sd=0.287ns min=0.070ns max=1.048ns {7 <= 0.720ns, 1 <= 0.960ns, 1 <= 1.080ns, 0 <= 1.140ns, 0 <= 1.200ns}
[06/04 11:32:04    331s]   Clock DAG library cell distribution PRO final {count}:
[06/04 11:32:04    331s]     NICGs: AN2D4: 1 AN2D2: 2 AN2D1: 5 
[06/04 11:32:04    331s]   Primary reporting skew groups PRO final:
[06/04 11:32:04    331s]     skew_group default.clk/CM_ideal: unconstrained
[06/04 11:32:04    331s]       min path sink: ST_MAXPOOL_cnt_reg_1_/CP
[06/04 11:32:04    331s]       max path sink: conv_mac_reg_16_/CP
[06/04 11:32:04    331s]   Skew group summary PRO final:
[06/04 11:32:04    331s]     skew_group clk/CM_ideal: insertion delay [min=0.000, max=0.752, avg=0.474, sd=0.203], skew [0.752 vs 0.751*], 98% {0.000, 0.751} (wid=0.050 ws=0.050) (gid=0.701 gs=0.701)
[06/04 11:32:04    331s]     skew_group clk/CM_ideal_cts: insertion delay [min=0.000, max=0.752, avg=0.474, sd=0.203], skew [0.752 vs 0.751*], 98% {0.000, 0.751} (wid=0.050 ws=0.050) (gid=0.701 gs=0.701)
[06/04 11:32:04    331s] PRO done.
[06/04 11:32:04    331s] Restoring CTS place status for unmodified clock tree cells and sinks.
[06/04 11:32:04    331s] numClockCells = 10, numClockCellsFixed = 0, numClockCellsRestored = 7, numClockLatches = 8, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[06/04 11:32:04    331s] Net route status summary:
[06/04 11:32:04    331s]   Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=9, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:32:04    331s]   Non-clock:  2461 (unrouted=2, trialRouted=0, noStatus=0, routed=2459, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 11:32:04    331s] Updating delays...
[06/04 11:32:04    331s] Updating delays done.
[06/04 11:32:04    331s] PRO done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 11:32:04    331s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 11:32:04    331s] **INFO: Start fixing DRV (Mem = 1462.25M) ...
[06/04 11:32:04    331s] Begin: GigaOpt DRV Optimization
[06/04 11:32:04    331s] Glitch fixing enabled
[06/04 11:32:04    331s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[06/04 11:32:04    331s] Info: 1 ideal net excluded from IPO operation.
[06/04 11:32:04    331s] Info: 9 clock nets excluded from IPO operation.
[06/04 11:32:04    331s] End AAE Lib Interpolated Model. (MEM=1462.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:04    331s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:32.0/0:19:29.8 (0.3), mem = 1462.2M
[06/04 11:32:04    331s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.53946.2
[06/04 11:32:04    331s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 11:32:04    331s] ### Creating PhyDesignMc. totSessionCpu=0:05:32 mem=1462.2M
[06/04 11:32:04    331s] OPERPROF: Starting DPlace-Init at level 1, MEM:1462.2M
[06/04 11:32:04    331s] #spOpts: N=180 mergeVia=F 
[06/04 11:32:04    331s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1462.2M
[06/04 11:32:04    331s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1462.2M
[06/04 11:32:04    331s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1462.2MB).
[06/04 11:32:04    331s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1462.2M
[06/04 11:32:04    331s] TotalInstCnt at PhyDesignMc Initialization: 2,200
[06/04 11:32:04    331s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:32 mem=1462.2M
[06/04 11:32:04    331s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:32:04    331s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:32:04    332s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:32:04    332s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:32:04    332s] ### Creating LA Mngr. totSessionCpu=0:05:32 mem=1563.8M
[06/04 11:32:04    332s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:32:05    332s] ### Creating LA Mngr, finished. totSessionCpu=0:05:33 mem=1579.8M
[06/04 11:32:05    332s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/04 11:32:05    332s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:32:05    332s] 
[06/04 11:32:05    332s] Creating Lib Analyzer ...
[06/04 11:32:05    332s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:32:05    332s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 11:32:05    332s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 11:32:05    332s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 11:32:05    332s] 
[06/04 11:32:05    332s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:32:06    333s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:34 mem=1579.8M
[06/04 11:32:06    333s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:34 mem=1579.8M
[06/04 11:32:06    333s] Creating Lib Analyzer, finished. 
[06/04 11:32:07    334s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[06/04 11:32:07    334s] **INFO: Disabling fanout fix in postRoute stage.
[06/04 11:32:07    334s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1598.9M
[06/04 11:32:07    334s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1598.9M
[06/04 11:32:07    334s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 11:32:07    334s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[06/04 11:32:07    334s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 11:32:07    334s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/04 11:32:07    334s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 11:32:07    334s] Info: violation cost 315.694244 (cap = 17.936787, tran = 297.757416, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/04 11:32:07    334s] |    23|   345|    -2.44|    23|    46|    -0.18|     0|     0|     0|     0|     0|     0|    -3.80|   -29.54|       0|       0|       0|  64.95|          |         |
[06/04 11:32:15    342s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/04 11:32:15    342s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.41|    -5.04|       9|       0|      14|  65.25| 0:00:08.0|  1664.1M|
[06/04 11:32:15    342s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/04 11:32:15    342s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.41|    -5.04|       0|       0|       0|  65.25| 0:00:00.0|  1664.1M|
[06/04 11:32:15    342s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 11:32:15    342s] Bottom Preferred Layer:
[06/04 11:32:15    342s] +-----------+------------+----------+
[06/04 11:32:15    342s] |   Layer   |    CLK     |   Rule   |
[06/04 11:32:15    342s] +-----------+------------+----------+
[06/04 11:32:15    342s] | ME3 (z=3) |          8 | default  |
[06/04 11:32:15    342s] +-----------+------------+----------+
[06/04 11:32:15    342s] Via Pillar Rule:
[06/04 11:32:15    342s]     None
[06/04 11:32:15    342s] 
[06/04 11:32:15    342s] *** Finish DRV Fixing (cpu=0:00:08.3 real=0:00:08.0 mem=1664.1M) ***
[06/04 11:32:15    342s] 
[06/04 11:32:15    342s] Begin: glitch net info
[06/04 11:32:15    342s] glitch slack range: number of glitch nets
[06/04 11:32:15    342s] glitch slack < -0.32 : 0
[06/04 11:32:15    342s] -0.32 < glitch slack < -0.28 : 0
[06/04 11:32:15    342s] -0.28 < glitch slack < -0.24 : 0
[06/04 11:32:15    342s] -0.24 < glitch slack < -0.2 : 0
[06/04 11:32:15    342s] -0.2 < glitch slack < -0.16 : 0
[06/04 11:32:15    342s] -0.16 < glitch slack < -0.12 : 0
[06/04 11:32:15    342s] -0.12 < glitch slack < -0.08 : 0
[06/04 11:32:15    342s] -0.08 < glitch slack < -0.04 : 0
[06/04 11:32:15    342s] -0.04 < glitch slack : 0
[06/04 11:32:15    342s] End: glitch net info
[06/04 11:32:15    342s] TotalInstCnt at PhyDesignMc Destruction: 2,209
[06/04 11:32:15    342s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.53946.2
[06/04 11:32:15    342s] *** DrvOpt [finish] : cpu/real = 0:00:10.8/0:00:10.8 (1.0), totSession cpu/real = 0:05:42.8/0:19:40.6 (0.3), mem = 1645.0M
[06/04 11:32:15    342s] 
[06/04 11:32:15    342s] =============================================================================================
[06/04 11:32:15    342s]  Step TAT Report for DrvOpt #1
[06/04 11:32:15    342s] =============================================================================================
[06/04 11:32:15    342s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:32:15    342s] ---------------------------------------------------------------------------------------------
[06/04 11:32:15    342s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 11:32:15    342s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:15    342s] [ LibAnalyzerInit        ]      2   0:00:01.6  (  14.9 % )     0:00:01.6 /  0:00:01.6    1.0
[06/04 11:32:15    342s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:15    342s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:15    342s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[06/04 11:32:15    342s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.3
[06/04 11:32:15    342s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:08.2 /  0:00:08.3    1.0
[06/04 11:32:15    342s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:15    342s] [ OptEval                ]      3   0:00:07.8  (  71.8 % )     0:00:07.8 /  0:00:07.8    1.0
[06/04 11:32:15    342s] [ OptCommit              ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 11:32:15    342s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 11:32:15    342s] [ PostCommitDelayCalc    ]      4   0:00:00.4  (   3.6 % )     0:00:00.4 /  0:00:00.4    1.0
[06/04 11:32:15    342s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 11:32:15    342s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[06/04 11:32:15    342s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 11:32:15    342s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:15    342s] [ MISC                   ]          0:00:00.8  (   7.5 % )     0:00:00.8 /  0:00:00.8    1.0
[06/04 11:32:15    342s] ---------------------------------------------------------------------------------------------
[06/04 11:32:15    342s]  DrvOpt #1 TOTAL                    0:00:10.8  ( 100.0 % )     0:00:10.8 /  0:00:10.8    1.0
[06/04 11:32:15    342s] ---------------------------------------------------------------------------------------------
[06/04 11:32:15    342s] 
[06/04 11:32:15    342s] Running refinePlace -preserveRouting true -hardFence false
[06/04 11:32:15    342s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1645.0M
[06/04 11:32:15    342s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1645.0M
[06/04 11:32:15    342s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1645.0M
[06/04 11:32:15    342s] #spOpts: N=180 
[06/04 11:32:15    342s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1645.0M
[06/04 11:32:15    342s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.003, MEM:1645.0M
[06/04 11:32:15    342s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1645.0MB).
[06/04 11:32:15    342s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.005, MEM:1645.0M
[06/04 11:32:15    342s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.005, MEM:1645.0M
[06/04 11:32:15    342s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.53946.6
[06/04 11:32:15    342s] OPERPROF:   Starting RefinePlace at level 2, MEM:1645.0M
[06/04 11:32:15    342s] *** Starting refinePlace (0:05:43 mem=1645.0M) ***
[06/04 11:32:15    342s] Total net bbox length = 7.396e+04 (3.630e+04 3.766e+04) (ext = 1.460e+04)
[06/04 11:32:15    342s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1645.0M
[06/04 11:32:15    342s] Starting refinePlace ...
[06/04 11:32:15    342s]   Spread Effort: high, post-route mode, useDDP on.
[06/04 11:32:15    342s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1645.0MB) @(0:05:43 - 0:05:43).
[06/04 11:32:15    342s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:32:15    342s] wireLenOptFixPriorityInst 156 inst fixed
[06/04 11:32:15    342s] 
[06/04 11:32:15    342s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[06/04 11:32:15    342s] Move report: legalization moves 3 insts, mean move: 5.79 um, max move: 10.08 um
[06/04 11:32:15    342s] 	Max move on inst (U100): (196.94, 81.76) --> (207.02, 81.76)
[06/04 11:32:15    342s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1645.0MB) @(0:05:43 - 0:05:43).
[06/04 11:32:15    342s] Move report: Detail placement moves 3 insts, mean move: 5.79 um, max move: 10.08 um
[06/04 11:32:15    342s] 	Max move on inst (U100): (196.94, 81.76) --> (207.02, 81.76)
[06/04 11:32:15    342s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1645.0MB
[06/04 11:32:15    342s] Statistics of distance of Instance movement in refine placement:
[06/04 11:32:15    342s]   maximum (X+Y) =        10.08 um
[06/04 11:32:15    342s]   inst (U100) with max move: (196.94, 81.76) -> (207.02, 81.76)
[06/04 11:32:15    342s]   mean    (X+Y) =         5.79 um
[06/04 11:32:15    342s] Summary Report:
[06/04 11:32:15    342s] Instances move: 3 (out of 2202 movable)
[06/04 11:32:15    342s] Instances flipped: 0
[06/04 11:32:15    342s] Mean displacement: 5.79 um
[06/04 11:32:15    342s] Max displacement: 10.08 um (Instance: U100) (196.94, 81.76) -> (207.02, 81.76)
[06/04 11:32:15    342s] 	Length: 4 sites, height: 1 rows, site name: Core8T, cell type: ND2D1
[06/04 11:32:15    342s] Total instances moved : 3
[06/04 11:32:15    342s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.050, REAL:0.048, MEM:1645.0M
[06/04 11:32:15    342s] Total net bbox length = 7.399e+04 (3.634e+04 3.766e+04) (ext = 1.460e+04)
[06/04 11:32:15    342s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1645.0MB
[06/04 11:32:15    342s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1645.0MB) @(0:05:43 - 0:05:43).
[06/04 11:32:15    342s] *** Finished refinePlace (0:05:43 mem=1645.0M) ***
[06/04 11:32:15    342s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.53946.6
[06/04 11:32:15    342s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.050, REAL:0.052, MEM:1645.0M
[06/04 11:32:15    342s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.070, REAL:0.066, MEM:1645.0M
[06/04 11:32:15    342s] End: GigaOpt DRV Optimization
[06/04 11:32:15    342s] **optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1188.9M, totSessionCpu=0:05:43 **
[06/04 11:32:15    342s] *info:
[06/04 11:32:15    342s] **INFO: Completed fixing DRV (CPU Time = 0:00:11, Mem = 1542.05M).
[06/04 11:32:15    342s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1542.0M
[06/04 11:32:15    342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1542.0M
[06/04 11:32:15    342s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.18min real=0.18min mem=1542.0M)                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.411  | -1.411  |  2.452  |  2.452  |  0.199  |   N/A   |  0.000  |
|           TNS (ns):| -5.043  | -5.043  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    6    |    6    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.248%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1188.9M, totSessionCpu=0:05:43 **
[06/04 11:32:15    342s]   DRV Snapshot: (REF)
[06/04 11:32:15    342s]          Tran DRV: 0 (0)
[06/04 11:32:15    342s]           Cap DRV: 0 (0)
[06/04 11:32:15    342s]        Fanout DRV: 0 (1)
[06/04 11:32:15    342s]            Glitch: 0 (0)
[06/04 11:32:15    342s] *** Timing NOT met, worst failing slack is -1.411
[06/04 11:32:15    342s] *** Check timing (0:00:00.0)
[06/04 11:32:15    342s] Deleting Lib Analyzer.
[06/04 11:32:15    342s] Begin: GigaOpt Optimization in WNS mode
[06/04 11:32:15    342s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[06/04 11:32:15    342s] Info: 1 ideal net excluded from IPO operation.
[06/04 11:32:15    342s] Info: 9 clock nets excluded from IPO operation.
[06/04 11:32:15    342s] End AAE Lib Interpolated Model. (MEM=1532.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:15    342s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:43.0/0:19:40.8 (0.3), mem = 1532.5M
[06/04 11:32:15    342s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.53946.3
[06/04 11:32:15    342s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 11:32:15    342s] ### Creating PhyDesignMc. totSessionCpu=0:05:43 mem=1532.5M
[06/04 11:32:15    342s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/04 11:32:15    342s] OPERPROF: Starting DPlace-Init at level 1, MEM:1532.5M
[06/04 11:32:15    342s] #spOpts: N=180 mergeVia=F 
[06/04 11:32:15    342s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1532.5M
[06/04 11:32:15    342s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1532.5M
[06/04 11:32:15    342s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1532.5MB).
[06/04 11:32:15    342s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.005, MEM:1532.5M
[06/04 11:32:15    342s] TotalInstCnt at PhyDesignMc Initialization: 2,209
[06/04 11:32:15    342s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:43 mem=1532.5M
[06/04 11:32:15    342s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:32:15    342s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:32:15    342s] 
[06/04 11:32:15    342s] Creating Lib Analyzer ...
[06/04 11:32:15    342s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:32:15    342s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 11:32:15    342s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 11:32:15    342s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 11:32:15    342s] 
[06/04 11:32:15    342s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:32:16    343s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:44 mem=1532.5M
[06/04 11:32:16    343s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:44 mem=1532.5M
[06/04 11:32:16    343s] Creating Lib Analyzer, finished. 
[06/04 11:32:18    345s] *info: 9 clock nets excluded
[06/04 11:32:18    345s] *info: 2 special nets excluded.
[06/04 11:32:18    345s] *info: 1 ideal net excluded from IPO operation.
[06/04 11:32:18    345s] *info: 2 no-driver nets excluded.
[06/04 11:32:19    346s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.53946.1
[06/04 11:32:19    346s] PathGroup :  in2out  TargetSlack : 0 
[06/04 11:32:19    346s] PathGroup :  in2reg  TargetSlack : 0 
[06/04 11:32:19    346s] PathGroup :  reg2cgate  TargetSlack : 0 
[06/04 11:32:19    346s] PathGroup :  reg2out  TargetSlack : 0 
[06/04 11:32:19    346s] PathGroup :  reg2reg  TargetSlack : 0 
[06/04 11:32:19    346s] ** GigaOpt Optimizer WNS Slack -1.411 TNS Slack -5.043 Density 65.25
[06/04 11:32:19    346s] Optimizer WNS Pass 0
[06/04 11:32:19    346s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 0.199 TNS 0.000; reg2cgate* WNS 2.452 TNS 0.000; reg2reg* WNS -1.411 TNS -5.043; HEPG WNS -1.411 TNS -5.043; all paths WNS -1.411 TNS -5.043
[06/04 11:32:19    346s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1551.6M
[06/04 11:32:19    346s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1551.6M
[06/04 11:32:19    346s] Active Path Group: reg2cgate reg2reg  
[06/04 11:32:19    346s] +--------+---------+--------+---------+----------+------------+--------+-----------+---------+---------------------------------------+
[06/04 11:32:19    346s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View |Pathgroup|               End Point               |
[06/04 11:32:19    346s] +--------+---------+--------+---------+----------+------------+--------+-----------+---------+---------------------------------------+
[06/04 11:32:19    346s] |  -1.411|   -1.411|  -5.043|   -5.043|    65.25%|   0:00:00.0| 1551.6M|AV_func_max|  reg2reg| conv_mac_reg_39_/D                    |
[06/04 11:32:19    346s] |  -1.049|   -1.049|  -2.893|   -2.893|    65.26%|   0:00:00.0| 1589.8M|AV_func_max|  reg2reg| conv_mac_reg_39_/D                    |
[06/04 11:32:19    346s] |  -0.967|   -0.967|  -2.511|   -2.511|    65.27%|   0:00:00.0| 1589.8M|AV_func_max|  reg2reg| conv_mac_reg_39_/D                    |
[06/04 11:32:19    346s] |  -0.622|   -0.622|  -1.240|   -1.240|    65.28%|   0:00:00.0| 1589.8M|AV_func_max|  reg2reg| conv_mac_reg_39_/D                    |
[06/04 11:32:19    346s] |  -0.541|   -0.541|  -0.997|   -0.997|    65.29%|   0:00:00.0| 1589.8M|AV_func_max|  reg2reg| conv_mac_reg_39_/D                    |
[06/04 11:32:19    346s] |  -0.463|   -0.463|  -0.761|   -0.761|    65.31%|   0:00:00.0| 1589.8M|AV_func_max|  reg2reg| conv_mac_reg_39_/D                    |
[06/04 11:32:19    346s] |  -0.401|   -0.401|  -0.620|   -0.620|    65.32%|   0:00:00.0| 1589.8M|AV_func_max|  reg2reg| conv_mac_reg_39_/D                    |
[06/04 11:32:19    346s] |  -0.325|   -0.325|  -0.468|   -0.468|    65.34%|   0:00:00.0| 1589.8M|AV_func_max|  reg2reg| conv_mac_reg_39_/D                    |
[06/04 11:32:19    346s] |  -0.295|   -0.295|  -0.408|   -0.408|    65.35%|   0:00:00.0| 1589.8M|AV_func_max|  reg2reg| conv_mac_reg_39_/D                    |
[06/04 11:32:19    346s] |  -0.238|   -0.238|  -0.294|   -0.294|    65.37%|   0:00:00.0| 1589.8M|AV_func_max|  reg2reg| conv_mac_reg_39_/D                    |
[06/04 11:32:19    346s] |  -0.153|   -0.153|  -0.153|   -0.153|    65.40%|   0:00:00.0| 1589.8M|AV_func_max|  reg2reg| conv_mac_reg_39_/D                    |
[06/04 11:32:19    346s] |  -0.075|   -0.075|  -0.075|   -0.075|    65.43%|   0:00:00.0| 1589.8M|AV_func_max|  reg2reg| conv_mac_reg_39_/D                    |
[06/04 11:32:19    346s] |  -0.003|   -0.003|  -0.003|   -0.003|    65.46%|   0:00:00.0| 1589.8M|AV_func_max|  reg2reg| conv_mac_reg_39_/D                    |
[06/04 11:32:19    346s] |   0.000|    0.022|   0.000|    0.000|    65.47%|   0:00:00.0| 1589.8M|         NA|       NA| NA                                    |
[06/04 11:32:19    346s] |   0.000|    0.022|   0.000|    0.000|    65.47%|   0:00:00.0| 1589.8M|AV_func_max|       NA| NA                                    |
[06/04 11:32:19    346s] +--------+---------+--------+---------+----------+------------+--------+-----------+---------+---------------------------------------+
[06/04 11:32:19    346s] 
[06/04 11:32:19    346s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1589.8M) ***
[06/04 11:32:19    346s] 
[06/04 11:32:19    346s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=1589.8M) ***
[06/04 11:32:19    346s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 0.199 TNS 0.000; reg2cgate* WNS 2.452 TNS 0.000; reg2reg* WNS 0.022 TNS 0.000; HEPG WNS 0.022 TNS 0.000; all paths WNS 0.022 TNS 0.000
[06/04 11:32:19    346s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 65.47
[06/04 11:32:19    346s] Update Timing Windows (Threshold 0.058) ...
[06/04 11:32:19    346s] Re Calculate Delays on 1 Nets
[06/04 11:32:19    346s] Bottom Preferred Layer:
[06/04 11:32:19    346s] +-----------+------------+----------+
[06/04 11:32:19    346s] |   Layer   |    CLK     |   Rule   |
[06/04 11:32:19    346s] +-----------+------------+----------+
[06/04 11:32:19    346s] | ME3 (z=3) |          8 | default  |
[06/04 11:32:19    346s] +-----------+------------+----------+
[06/04 11:32:19    346s] Via Pillar Rule:
[06/04 11:32:19    346s]     None
[06/04 11:32:19    346s] 
[06/04 11:32:19    346s] *** Finish Post Route Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1589.8M) ***
[06/04 11:32:19    346s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.53946.1
[06/04 11:32:19    346s] TotalInstCnt at PhyDesignMc Destruction: 2,209
[06/04 11:32:19    346s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.53946.3
[06/04 11:32:19    346s] *** SetupOpt [finish] : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:05:47.0/0:19:44.8 (0.3), mem = 1570.7M
[06/04 11:32:19    346s] 
[06/04 11:32:19    346s] =============================================================================================
[06/04 11:32:19    346s]  Step TAT Report for WnsOpt #1
[06/04 11:32:19    346s] =============================================================================================
[06/04 11:32:19    346s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:32:19    346s] ---------------------------------------------------------------------------------------------
[06/04 11:32:19    346s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[06/04 11:32:19    346s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  20.3 % )     0:00:00.8 /  0:00:00.8    1.0
[06/04 11:32:19    346s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:19    346s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 11:32:19    346s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[06/04 11:32:19    346s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:19    346s] [ TransformInit          ]      1   0:00:02.5  (  63.2 % )     0:00:03.3 /  0:00:03.3    1.0
[06/04 11:32:19    346s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    1.0
[06/04 11:32:19    346s] [ OptSingleIteration     ]     13   0:00:00.0  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[06/04 11:32:19    346s] [ OptGetWeight           ]     13   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[06/04 11:32:19    346s] [ OptEval                ]     13   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.0
[06/04 11:32:19    346s] [ OptCommit              ]     13   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:19    346s] [ IncrTimingUpdate       ]     18   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    0.8
[06/04 11:32:19    346s] [ PostCommitDelayCalc    ]     14   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    0.9
[06/04 11:32:19    346s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:19    346s] [ SetupOptGetWorkingSet  ]     36   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.4
[06/04 11:32:19    346s] [ SetupOptGetActiveNode  ]     36   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   20.5
[06/04 11:32:19    346s] [ SetupOptSlackGraph     ]     13   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[06/04 11:32:19    346s] [ MISC                   ]          0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.3
[06/04 11:32:19    346s] ---------------------------------------------------------------------------------------------
[06/04 11:32:19    346s]  WnsOpt #1 TOTAL                    0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.0    1.0
[06/04 11:32:19    346s] ---------------------------------------------------------------------------------------------
[06/04 11:32:19    346s] 
[06/04 11:32:19    346s] Running refinePlace -preserveRouting true -hardFence false
[06/04 11:32:19    346s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1570.7M
[06/04 11:32:19    346s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1570.7M
[06/04 11:32:19    346s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1570.7M
[06/04 11:32:19    346s] #spOpts: N=180 
[06/04 11:32:19    346s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1570.7M
[06/04 11:32:19    346s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.002, MEM:1570.7M
[06/04 11:32:19    346s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1570.7MB).
[06/04 11:32:19    346s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.004, MEM:1570.7M
[06/04 11:32:19    346s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.004, MEM:1570.7M
[06/04 11:32:19    346s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.53946.7
[06/04 11:32:19    346s] OPERPROF:   Starting RefinePlace at level 2, MEM:1570.7M
[06/04 11:32:19    346s] *** Starting refinePlace (0:05:47 mem=1570.7M) ***
[06/04 11:32:19    346s] Total net bbox length = 7.398e+04 (3.634e+04 3.764e+04) (ext = 1.460e+04)
[06/04 11:32:19    346s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1570.7M
[06/04 11:32:19    346s] Starting refinePlace ...
[06/04 11:32:19    346s]   Spread Effort: high, post-route mode, useDDP on.
[06/04 11:32:19    346s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1570.7MB) @(0:05:47 - 0:05:47).
[06/04 11:32:19    346s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:32:19    346s] wireLenOptFixPriorityInst 156 inst fixed
[06/04 11:32:19    346s] 
[06/04 11:32:19    346s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[06/04 11:32:19    347s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:32:19    347s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1570.7MB) @(0:05:47 - 0:05:47).
[06/04 11:32:19    347s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:32:19    347s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1570.7MB
[06/04 11:32:19    347s] Statistics of distance of Instance movement in refine placement:
[06/04 11:32:19    347s]   maximum (X+Y) =         0.00 um
[06/04 11:32:19    347s]   mean    (X+Y) =         0.00 um
[06/04 11:32:19    347s] Summary Report:
[06/04 11:32:19    347s] Instances move: 0 (out of 2202 movable)
[06/04 11:32:19    347s] Instances flipped: 0
[06/04 11:32:19    347s] Mean displacement: 0.00 um
[06/04 11:32:19    347s] Max displacement: 0.00 um 
[06/04 11:32:19    347s] Total instances moved : 0
[06/04 11:32:19    347s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.040, REAL:0.044, MEM:1570.7M
[06/04 11:32:19    347s] Total net bbox length = 7.398e+04 (3.634e+04 3.764e+04) (ext = 1.460e+04)
[06/04 11:32:19    347s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1570.7MB
[06/04 11:32:19    347s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1570.7MB) @(0:05:47 - 0:05:47).
[06/04 11:32:19    347s] *** Finished refinePlace (0:05:47 mem=1570.7M) ***
[06/04 11:32:19    347s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.53946.7
[06/04 11:32:19    347s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.040, REAL:0.047, MEM:1570.7M
[06/04 11:32:19    347s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.070, REAL:0.059, MEM:1570.7M
[06/04 11:32:19    347s] End: GigaOpt Optimization in WNS mode
[06/04 11:32:19    347s] Skipping post route harden opt
[06/04 11:32:19    347s] Deleting Lib Analyzer.
[06/04 11:32:19    347s] GigaOpt: target slack met, skip TNS optimization
[06/04 11:32:19    347s]   Timing Snapshot: (REF)
[06/04 11:32:19    347s]      Weighted WNS: 0.000
[06/04 11:32:19    347s]       All  PG WNS: 0.000
[06/04 11:32:19    347s]       High PG WNS: 0.000
[06/04 11:32:19    347s]       All  PG TNS: 0.000
[06/04 11:32:19    347s]       High PG TNS: 0.000
[06/04 11:32:19    347s]    Category Slack: { [L, 0.022] [H, 0.022] [H, 0.022] }
[06/04 11:32:19    347s] 
[06/04 11:32:19    347s] 
[06/04 11:32:19    347s] Creating Lib Analyzer ...
[06/04 11:32:19    347s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:32:19    347s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 11:32:19    347s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 11:32:19    347s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 11:32:19    347s] 
[06/04 11:32:19    347s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:32:20    347s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:48 mem=1532.7M
[06/04 11:32:20    347s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:48 mem=1532.7M
[06/04 11:32:20    347s] Creating Lib Analyzer, finished. 
[06/04 11:32:20    347s] Running postRoute recovery in preEcoRoute mode
[06/04 11:32:20    347s] **optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1200.5M, totSessionCpu=0:05:48 **
[06/04 11:32:20    347s]   DRV Snapshot: (TGT)
[06/04 11:32:20    347s]          Tran DRV: 0 (0)
[06/04 11:32:20    347s]           Cap DRV: 0 (0)
[06/04 11:32:20    347s]        Fanout DRV: 0 (1)
[06/04 11:32:20    347s]            Glitch: 0 (0)
[06/04 11:32:20    347s] Checking DRV degradation...
[06/04 11:32:20    347s] 
[06/04 11:32:20    347s] Recovery Manager:
[06/04 11:32:20    347s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/04 11:32:20    347s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/04 11:32:20    347s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/04 11:32:20    347s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[06/04 11:32:20    347s] 
[06/04 11:32:20    347s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/04 11:32:20    347s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1532.69M, totSessionCpu=0:05:48).
[06/04 11:32:20    347s] **optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1200.5M, totSessionCpu=0:05:48 **
[06/04 11:32:20    347s] 
[06/04 11:32:20    347s]   DRV Snapshot: (REF)
[06/04 11:32:20    347s]          Tran DRV: 0 (0)
[06/04 11:32:20    347s]           Cap DRV: 0 (0)
[06/04 11:32:20    347s]        Fanout DRV: 0 (1)
[06/04 11:32:20    347s]            Glitch: 0 (0)
[06/04 11:32:20    347s] Skipping post route harden opt
[06/04 11:32:20    347s] ### Creating LA Mngr. totSessionCpu=0:05:48 mem=1532.7M
[06/04 11:32:20    347s] ### Creating LA Mngr, finished. totSessionCpu=0:05:48 mem=1532.7M
[06/04 11:32:20    347s] Default Rule : ""
[06/04 11:32:20    347s] Non Default Rules :
[06/04 11:32:20    347s] Worst Slack : 0.022 ns
[06/04 11:32:20    347s] 
[06/04 11:32:20    347s] Start Layer Assignment ...
[06/04 11:32:20    347s] WNS(0.022ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[06/04 11:32:20    347s] 
[06/04 11:32:20    347s] Select 0 cadidates out of 2479.
[06/04 11:32:20    347s] No critical nets selected. Skipped !
[06/04 11:32:20    347s] GigaOpt: setting up router preferences
[06/04 11:32:20    347s] GigaOpt: 9 nets assigned router directives
[06/04 11:32:20    347s] 
[06/04 11:32:20    347s] Start Assign Priority Nets ...
[06/04 11:32:20    347s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/04 11:32:20    347s] Existing Priority Nets 0 (0.0%)
[06/04 11:32:20    347s] Total Assign Priority Nets 18 (0.7%)
[06/04 11:32:20    347s] ### Creating LA Mngr. totSessionCpu=0:05:48 mem=1532.7M
[06/04 11:32:20    347s] ### Creating LA Mngr, finished. totSessionCpu=0:05:48 mem=1532.7M
[06/04 11:32:20    347s] Default Rule : ""
[06/04 11:32:20    347s] Non Default Rules :
[06/04 11:32:20    347s] Worst Slack : 0.022 ns
[06/04 11:32:20    347s] 
[06/04 11:32:20    347s] Start Layer Assignment ...
[06/04 11:32:20    347s] WNS(0.022ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[06/04 11:32:20    347s] 
[06/04 11:32:20    347s] Select 0 cadidates out of 2479.
[06/04 11:32:20    347s] No critical nets selected. Skipped !
[06/04 11:32:20    347s] GigaOpt: setting up router preferences
[06/04 11:32:20    347s] GigaOpt: 0 nets assigned router directives
[06/04 11:32:20    347s] 
[06/04 11:32:20    347s] Start Assign Priority Nets ...
[06/04 11:32:20    347s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/04 11:32:20    347s] Existing Priority Nets 0 (0.0%)
[06/04 11:32:20    347s] Total Assign Priority Nets 24 (1.0%)
[06/04 11:32:20    347s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1587.4M
[06/04 11:32:20    347s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.003, MEM:1587.4M
[06/04 11:32:20    348s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.022  |  2.452  |  2.452  |  0.199  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.467%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1152.1M, totSessionCpu=0:05:48 **
[06/04 11:32:20    348s] -routeWithEco false                       # bool, default=false
[06/04 11:32:20    348s] -routeWithEco true                        # bool, default=false, user setting
[06/04 11:32:20    348s] -routeSelectedNetOnly false               # bool, default=false
[06/04 11:32:20    348s] -routeWithTimingDriven true               # bool, default=false, user setting
[06/04 11:32:20    348s] -routeWithTimingDriven false              # bool, default=false
[06/04 11:32:20    348s] -routeWithSiDriven true                   # bool, default=false, user setting
[06/04 11:32:20    348s] -routeWithSiDriven false                  # bool, default=false, user setting
[06/04 11:32:20    348s] Existing Dirty Nets : 21
[06/04 11:32:20    348s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[06/04 11:32:20    348s] Reset Dirty Nets : 21
[06/04 11:32:20    348s] 
[06/04 11:32:20    348s] globalDetailRoute
[06/04 11:32:20    348s] 
[06/04 11:32:20    348s] ### Time Record (globalDetailRoute) is installed.
[06/04 11:32:20    348s] #Start globalDetailRoute on Wed Jun  4 11:32:20 2025
[06/04 11:32:20    348s] #
[06/04 11:32:20    348s] ### Time Record (Pre Callback) is installed.
[06/04 11:32:20    348s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1487.375M)
[06/04 11:32:20    348s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 0 access done (mem: 1487.375M)
[06/04 11:32:20    348s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 9982 access done (mem: 1487.375M)
[06/04 11:32:20    348s] ### Time Record (Pre Callback) is uninstalled.
[06/04 11:32:20    348s] ### Time Record (DB Import) is installed.
[06/04 11:32:20    348s] ### Time Record (Timing Data Generation) is installed.
[06/04 11:32:20    348s] ### Time Record (Timing Data Generation) is uninstalled.
[06/04 11:32:20    348s] ### Net info: total nets: 2479
[06/04 11:32:20    348s] ### Net info: dirty nets: 0
[06/04 11:32:20    348s] ### Net info: marked as disconnected nets: 0
[06/04 11:32:20    348s] #num needed restored net=0
[06/04 11:32:20    348s] #need_extraction net=0 (total=2479)
[06/04 11:32:20    348s] ### Net info: fully routed nets: 2477
[06/04 11:32:20    348s] ### Net info: trivial (< 2 pins) nets: 2
[06/04 11:32:20    348s] ### Net info: unrouted nets: 0
[06/04 11:32:20    348s] ### Net info: re-extraction nets: 0
[06/04 11:32:20    348s] ### Net info: ignored nets: 0
[06/04 11:32:20    348s] ### Net info: skip routing nets: 0
[06/04 11:32:20    348s] #Processed 56 dirty instances, 423 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[06/04 11:32:20    348s] #(46 insts marked dirty, reset pre-exisiting dirty flag on 46 insts, 143 nets marked need extraction)
[06/04 11:32:20    348s] ### import design signature (95): route=374887901 flt_obj=0 vio=533087472 swire=282492057 shield_wire=1 net_attr=1981652002 dirty_area=193423894, del_dirty_area=0 cell=32885315 placement=149359703 pin_access=917830623
[06/04 11:32:20    348s] ### Time Record (DB Import) is uninstalled.
[06/04 11:32:20    348s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[06/04 11:32:20    348s] #RTESIG:78da8dd13d4fc330100660667ec5c9ed50241afc758e3316a96b4055618d5ce2a24aa98d
[06/04 11:32:20    348s] #       1c67e0df636025393cd9f2a3bbf3ebd5fa757f00267925f8f68373dd09680fb26c84da72
[06/04 11:32:20    348s] #       a9f483e45db97a7964b7abf5d3f3111b0426186cc69c2ee1fd1ea6d127187dcee574f76b
[06/04 11:32:20    348s] #       8c3490d3e461738a71982116989b722c95b24fc1a5cf3f9d551a587aebaeb1f74375ba84
[06/04 11:32:20    348s] #       e5ce16259cdd302eb5164a09405b69febd60731ea2cb3312f11fe56a4e232d158d507060
[06/04 11:32:20    348s] #       bbf6b86fdbddf23b05360ad8985de85dea8bf561bacec9926088c113aaa6be4c18234953
[06/04 11:32:20    348s] #       73411bc36953e6613f811141588d64318b9a0edfa2a10b3502d8ec40375f0112ffba
[06/04 11:32:20    348s] #
[06/04 11:32:20    348s] #Skip comparing routing design signature in db-snapshot flow
[06/04 11:32:20    348s] ### Time Record (Data Preparation) is installed.
[06/04 11:32:20    348s] #RTESIG:78da8d913f4fc33010c599f91427b7439068f0ff386391ba065415d6c8252eaa94dac876
[06/04 11:32:20    348s] #       06be3da6ac24574f67dd4fefdedd5baddf777b209cd68c6ebe28953d836ecf4bc1c48672
[06/04 11:32:20    348s] #       219f38ed4bebed99dcafd62faf07d52a208c4095723cfbcf4798928b905ccee5f7f0c768
[06/04 11:32:20    348s] #       ae21c7c941750c619c410c103be55094b28bdec6ef7f39232490f8d15fc2e0c6fa78f6cb
[06/04 11:32:20    348s] #       938de270b2635a1acd8460a04c2de9ef83ea34069b6748a56e906b280e492e7048310a64
[06/04 11:32:20    348s] #       db1d765db75dde93a9560049d9fac1c6a1b0ce4f9739b25cd007ef10aac12263d7ccae4b
[06/04 11:32:20    348s] #       20e6b4e6a8584319ce688a33c5f84da68c54a89851124fc9288d0bb50cc8aca1bb1fff2f
[06/04 11:32:20    348s] #       0c7e
[06/04 11:32:20    348s] #
[06/04 11:32:20    348s] ### Time Record (Data Preparation) is uninstalled.
[06/04 11:32:20    348s] ### Time Record (Data Preparation) is installed.
[06/04 11:32:20    348s] #Start routing data preparation on Wed Jun  4 11:32:20 2025
[06/04 11:32:20    348s] #
[06/04 11:32:20    348s] #Minimum voltage of a net in the design = 0.000.
[06/04 11:32:20    348s] #Maximum voltage of a net in the design = 1.980.
[06/04 11:32:20    348s] #Voltage range [0.000 - 1.980] has 2477 nets.
[06/04 11:32:20    348s] #Voltage range [1.620 - 1.980] has 1 net.
[06/04 11:32:20    348s] #Voltage range [0.000 - 0.000] has 1 net.
[06/04 11:32:20    348s] ### Time Record (Cell Pin Access) is installed.
[06/04 11:32:21    348s] ### Time Record (Cell Pin Access) is uninstalled.
[06/04 11:32:21    348s] # ME1          H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[06/04 11:32:21    348s] # ME2          V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/04 11:32:21    348s] # ME3          H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/04 11:32:21    348s] # ME4          V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/04 11:32:21    348s] # ME5          H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/04 11:32:21    348s] # ME6          V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[06/04 11:32:21    348s] #Monitoring time of adding inner blkg by smac
[06/04 11:32:21    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1143.09 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] #Regenerating Ggrids automatically.
[06/04 11:32:21    348s] #Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.5600.
[06/04 11:32:21    348s] #Using automatically generated G-grids.
[06/04 11:32:21    348s] #Done routing data preparation.
[06/04 11:32:21    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1143.10 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 233.6800 61.8800 ) on ME1 for NET n545. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN EN at ( 198.3700 83.7200 ) on ME1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 171.2200 258.7300 ) on ME1 for NET DP_OP_110_122_9292/FE_PDN170_kernel_wire_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 210.1500 83.7200 ) on ME1 for NET n26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 207.9100 83.7200 ) on ME1 for NET n27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 212.3900 83.7200 ) on ME1 for NET N930. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 164.8000 209.5200 ) on ME1 for NET idata_r[15]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 63.8200 142.2000 ) on ME1 for NET n1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 187.6500 214.2000 ) on ME1 for NET FE_PDN166_kernel_wire_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 174.8400 249.7700 ) on ME1 for NET FE_PDN166_kernel_wire_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN A3 at ( 188.3200 214.2000 ) on ME1 for NET kernel_wire_7_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 195.4700 124.4400 ) on ME1 for NET DP_OP_110_122_9292/FE_PDN165_idata_r_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 175.9600 240.8100 ) on ME1 for NET FE_PDN164_kernel_wire_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN A3 at ( 184.9600 223.1600 ) on ME1 for NET kernel_wire_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 192.1800 218.1200 ) on ME1 for NET kernel_wire_8_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 190.4000 227.4900 ) on ME1 for NET kernel_wire_8_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 235.2300 61.7200 ) on ME1 for NET DP_OP_110_122_9292/FE_PDN168_n545. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 190.4200 213.9200 ) on ME1 for NET kernel_wire_15_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 186.4700 222.8800 ) on ME1 for NET kernel_wire_13_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 180.3200 218.5300 ) on ME1 for NET kernel_wire_19_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:21    348s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[06/04 11:32:21    348s] #To increase the message display limit, refer to the product command reference manual.
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #Connectivity extraction summary:
[06/04 11:32:21    348s] #141 routed nets are extracted.
[06/04 11:32:21    348s] #    105 (4.24%) extracted nets are partially routed.
[06/04 11:32:21    348s] #2336 routed net(s) are imported.
[06/04 11:32:21    348s] #2 nets are fixed|skipped|trivial (not extracted).
[06/04 11:32:21    348s] #Total number of nets = 2479.
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #Found 0 nets for post-route si or timing fixing.
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #Finished routing data preparation on Wed Jun  4 11:32:21 2025
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #Cpu time = 00:00:00
[06/04 11:32:21    348s] #Elapsed time = 00:00:00
[06/04 11:32:21    348s] #Increased memory = 4.17 (MB)
[06/04 11:32:21    348s] #Total memory = 1143.15 (MB)
[06/04 11:32:21    348s] #Peak memory = 1578.70 (MB)
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] ### Time Record (Data Preparation) is uninstalled.
[06/04 11:32:21    348s] ### Time Record (Global Routing) is installed.
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #Start global routing on Wed Jun  4 11:32:21 2025
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #Start global routing initialization on Wed Jun  4 11:32:21 2025
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #Number of eco nets is 105
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #Start global routing data preparation on Wed Jun  4 11:32:21 2025
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] ### build_merged_routing_blockage_rect_list starts on Wed Jun  4 11:32:21 2025 with memory = 1143.15 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] #Start routing resource analysis on Wed Jun  4 11:32:21 2025
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] ### init_is_bin_blocked starts on Wed Jun  4 11:32:21 2025 with memory = 1143.15 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Jun  4 11:32:21 2025 with memory = 1143.46 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### adjust_flow_cap starts on Wed Jun  4 11:32:21 2025 with memory = 1143.46 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### adjust_partial_route_blockage starts on Wed Jun  4 11:32:21 2025 with memory = 1143.46 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### set_via_blocked starts on Wed Jun  4 11:32:21 2025 with memory = 1143.46 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### copy_flow starts on Wed Jun  4 11:32:21 2025 with memory = 1143.46 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] #Routing resource analysis is done on Wed Jun  4 11:32:21 2025
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] ### report_flow_cap starts on Wed Jun  4 11:32:21 2025 with memory = 1143.46 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] #  Resource Analysis:
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/04 11:32:21    348s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/04 11:32:21    348s] #  --------------------------------------------------------------
[06/04 11:32:21    348s] #  ME1            H         716           0        2352    43.15%
[06/04 11:32:21    348s] #  ME2            V         667           0        2352     0.00%
[06/04 11:32:21    348s] #  ME3            H         690          26        2352    51.02%
[06/04 11:32:21    348s] #  ME4            V         630          37        2352    54.25%
[06/04 11:32:21    348s] #  ME5            H         684          32        2352    51.02%
[06/04 11:32:21    348s] #  ME6            V         158           8        2352    56.72%
[06/04 11:32:21    348s] #  --------------------------------------------------------------
[06/04 11:32:21    348s] #  Total                   3546       3.02%       14112    42.69%
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #  20 nets (0.81%) with 1 preferred extra spacing.
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### analyze_m2_tracks starts on Wed Jun  4 11:32:21 2025 with memory = 1143.46 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### report_initial_resource starts on Wed Jun  4 11:32:21 2025 with memory = 1143.46 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### mark_pg_pins_accessibility starts on Wed Jun  4 11:32:21 2025 with memory = 1143.46 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### set_net_region starts on Wed Jun  4 11:32:21 2025 with memory = 1143.46 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #Global routing data preparation is done on Wed Jun  4 11:32:21 2025
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1143.46 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] ### prepare_level starts on Wed Jun  4 11:32:21 2025 with memory = 1143.46 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### init level 1 starts on Wed Jun  4 11:32:21 2025 with memory = 1143.46 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### Level 1 hgrid = 49 X 48
[06/04 11:32:21    348s] ### prepare_level_flow starts on Wed Jun  4 11:32:21 2025 with memory = 1143.46 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #Global routing initialization is done on Wed Jun  4 11:32:21 2025
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1143.46 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #start global routing iteration 1...
[06/04 11:32:21    348s] ### init_flow_edge starts on Wed Jun  4 11:32:21 2025 with memory = 1143.46 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### routing at level 1 (topmost level) iter 0
[06/04 11:32:21    348s] ### measure_qor starts on Wed Jun  4 11:32:21 2025 with memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### measure_congestion starts on Wed Jun  4 11:32:21 2025 with memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #start global routing iteration 2...
[06/04 11:32:21    348s] ### routing at level 1 (topmost level) iter 1
[06/04 11:32:21    348s] ### measure_qor starts on Wed Jun  4 11:32:21 2025 with memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### measure_congestion starts on Wed Jun  4 11:32:21 2025 with memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] ### route_end starts on Wed Jun  4 11:32:21 2025 with memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[06/04 11:32:21    348s] #Total number of routable nets = 2477.
[06/04 11:32:21    348s] #Total number of nets in the design = 2479.
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #105 routable nets have only global wires.
[06/04 11:32:21    348s] #2372 routable nets have only detail routed wires.
[06/04 11:32:21    348s] #11 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/04 11:32:21    348s] #12 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #Routed nets constraints summary:
[06/04 11:32:21    348s] #---------------------------------------------------------------
[06/04 11:32:21    348s] #        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
[06/04 11:32:21    348s] #---------------------------------------------------------------
[06/04 11:32:21    348s] #      Default                 10              1              94  
[06/04 11:32:21    348s] #---------------------------------------------------------------
[06/04 11:32:21    348s] #        Total                 10              1              94  
[06/04 11:32:21    348s] #---------------------------------------------------------------
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #Routing constraints summary of the whole design:
[06/04 11:32:21    348s] #---------------------------------------------------------------
[06/04 11:32:21    348s] #        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
[06/04 11:32:21    348s] #---------------------------------------------------------------
[06/04 11:32:21    348s] #      Default                 20              3            2454  
[06/04 11:32:21    348s] #---------------------------------------------------------------
[06/04 11:32:21    348s] #        Total                 20              3            2454  
[06/04 11:32:21    348s] #---------------------------------------------------------------
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] ### cal_base_flow starts on Wed Jun  4 11:32:21 2025 with memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### init_flow_edge starts on Wed Jun  4 11:32:21 2025 with memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### cal_flow starts on Wed Jun  4 11:32:21 2025 with memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### report_overcon starts on Wed Jun  4 11:32:21 2025 with memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #                 OverCon       OverCon          
[06/04 11:32:21    348s] #                  #Gcell        #Gcell    %Gcell
[06/04 11:32:21    348s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[06/04 11:32:21    348s] #  ------------------------------------------------------------
[06/04 11:32:21    348s] #  ME1           1(0.06%)      0(0.00%)   (0.06%)     0.39  
[06/04 11:32:21    348s] #  ME2          26(1.11%)      3(0.13%)   (1.23%)     0.62  
[06/04 11:32:21    348s] #  ME3           9(0.44%)      4(0.20%)   (0.64%)     0.59  
[06/04 11:32:21    348s] #  ME4           2(0.10%)      0(0.00%)   (0.10%)     0.63  
[06/04 11:32:21    348s] #  ME5           1(0.05%)      0(0.00%)   (0.05%)     0.56  
[06/04 11:32:21    348s] #  ME6           1(0.05%)      0(0.00%)   (0.05%)     0.57  
[06/04 11:32:21    348s] #  ------------------------------------------------------------
[06/04 11:32:21    348s] #     Total     40(0.33%)      7(0.06%)   (0.39%)
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[06/04 11:32:21    348s] #  Overflow after GR: 0.13% H + 0.27% V
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### cal_base_flow starts on Wed Jun  4 11:32:21 2025 with memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### init_flow_edge starts on Wed Jun  4 11:32:21 2025 with memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### cal_flow starts on Wed Jun  4 11:32:21 2025 with memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### export_cong_map starts on Wed Jun  4 11:32:21 2025 with memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### PDZT_Export::export_cong_map starts on Wed Jun  4 11:32:21 2025 with memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### import_cong_map starts on Wed Jun  4 11:32:21 2025 with memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### update starts on Wed Jun  4 11:32:21 2025 with memory = 1143.97 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] #Complete Global Routing.
[06/04 11:32:21    348s] #Total number of nets with non-default rule or having extra spacing = 20
[06/04 11:32:21    348s] #Total wire length = 218845 um.
[06/04 11:32:21    348s] #Total half perimeter of net bounding box = 80342 um.
[06/04 11:32:21    348s] #Total wire length on LAYER ME1 = 32387 um.
[06/04 11:32:21    348s] #Total wire length on LAYER ME2 = 97041 um.
[06/04 11:32:21    348s] #Total wire length on LAYER ME3 = 30601 um.
[06/04 11:32:21    348s] #Total wire length on LAYER ME4 = 34514 um.
[06/04 11:32:21    348s] #Total wire length on LAYER ME5 = 20918 um.
[06/04 11:32:21    348s] #Total wire length on LAYER ME6 = 3385 um.
[06/04 11:32:21    348s] #Total number of vias = 28469
[06/04 11:32:21    348s] #Up-Via Summary (total 28469):
[06/04 11:32:21    348s] #           
[06/04 11:32:21    348s] #-----------------------
[06/04 11:32:21    348s] # ME1              9628
[06/04 11:32:21    348s] # ME2              9522
[06/04 11:32:21    348s] # ME3              5303
[06/04 11:32:21    348s] # ME4              3342
[06/04 11:32:21    348s] # ME5               674
[06/04 11:32:21    348s] #-----------------------
[06/04 11:32:21    348s] #                 28469 
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### report_overcon starts on Wed Jun  4 11:32:21 2025 with memory = 1144.39 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### report_overcon starts on Wed Jun  4 11:32:21 2025 with memory = 1144.39 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] #Max overcon = 2 tracks.
[06/04 11:32:21    348s] #Total overcon = 0.39%.
[06/04 11:32:21    348s] #Worst layer Gcell overcon rate = 0.64%.
[06/04 11:32:21    348s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### global_route design signature (98): route=2012019034 net_attr=2115543371
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #Global routing statistics:
[06/04 11:32:21    348s] #Cpu time = 00:00:00
[06/04 11:32:21    348s] #Elapsed time = 00:00:00
[06/04 11:32:21    348s] #Increased memory = 0.82 (MB)
[06/04 11:32:21    348s] #Total memory = 1143.97 (MB)
[06/04 11:32:21    348s] #Peak memory = 1578.70 (MB)
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #Finished global routing on Wed Jun  4 11:32:21 2025
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] ### Time Record (Global Routing) is uninstalled.
[06/04 11:32:21    348s] ### Time Record (Data Preparation) is installed.
[06/04 11:32:21    348s] ### Time Record (Data Preparation) is uninstalled.
[06/04 11:32:21    348s] ### track-assign external-init starts on Wed Jun  4 11:32:21 2025 with memory = 1143.66 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### Time Record (Track Assignment) is installed.
[06/04 11:32:21    348s] ### Time Record (Track Assignment) is uninstalled.
[06/04 11:32:21    348s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1143.66 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### track-assign engine-init starts on Wed Jun  4 11:32:21 2025 with memory = 1143.66 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] ### Time Record (Track Assignment) is installed.
[06/04 11:32:21    348s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### track-assign core-engine starts on Wed Jun  4 11:32:21 2025 with memory = 1143.66 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] #Start Track Assignment.
[06/04 11:32:21    348s] #Done with 11 horizontal wires in 2 hboxes and 29 vertical wires in 2 hboxes.
[06/04 11:32:21    348s] #Done with 2 horizontal wires in 2 hboxes and 10 vertical wires in 2 hboxes.
[06/04 11:32:21    348s] #Complete Track Assignment.
[06/04 11:32:21    348s] #Total number of nets with non-default rule or having extra spacing = 20
[06/04 11:32:21    348s] #Total wire length = 218995 um.
[06/04 11:32:21    348s] #Total half perimeter of net bounding box = 80342 um.
[06/04 11:32:21    348s] #Total wire length on LAYER ME1 = 32409 um.
[06/04 11:32:21    348s] #Total wire length on LAYER ME2 = 97103 um.
[06/04 11:32:21    348s] #Total wire length on LAYER ME3 = 30647 um.
[06/04 11:32:21    348s] #Total wire length on LAYER ME4 = 34523 um.
[06/04 11:32:21    348s] #Total wire length on LAYER ME5 = 20923 um.
[06/04 11:32:21    348s] #Total wire length on LAYER ME6 = 3389 um.
[06/04 11:32:21    348s] #Total number of vias = 28469
[06/04 11:32:21    348s] #Up-Via Summary (total 28469):
[06/04 11:32:21    348s] #           
[06/04 11:32:21    348s] #-----------------------
[06/04 11:32:21    348s] # ME1              9628
[06/04 11:32:21    348s] # ME2              9522
[06/04 11:32:21    348s] # ME3              5303
[06/04 11:32:21    348s] # ME4              3342
[06/04 11:32:21    348s] # ME5               674
[06/04 11:32:21    348s] #-----------------------
[06/04 11:32:21    348s] #                 28469 
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] ### track_assign design signature (101): route=891510617
[06/04 11:32:21    348s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:21    348s] ### Time Record (Track Assignment) is uninstalled.
[06/04 11:32:21    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1143.94 (MB), peak = 1578.70 (MB)
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #number of short segments in preferred routing layers
[06/04 11:32:21    348s] #	
[06/04 11:32:21    348s] #	
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/04 11:32:21    348s] #Cpu time = 00:00:00
[06/04 11:32:21    348s] #Elapsed time = 00:00:00
[06/04 11:32:21    348s] #Increased memory = 4.96 (MB)
[06/04 11:32:21    348s] #Total memory = 1143.94 (MB)
[06/04 11:32:21    348s] #Peak memory = 1578.70 (MB)
[06/04 11:32:21    348s] ### Time Record (Detail Routing) is installed.
[06/04 11:32:21    348s] ### max drc and si pitch = 3820 (  3.8200 um) MT-safe pitch = 14800 ( 14.8000 um) patch pitch = 16000 ( 16.0000 um)
[06/04 11:32:21    348s] #
[06/04 11:32:21    348s] #Start Detail Routing..
[06/04 11:32:21    348s] #start initial detail routing ...
[06/04 11:32:21    348s] ### Design has 0 dirty nets, 636 dirty-areas)
[06/04 11:32:23    351s] # ECO: 3.1% of the total area was rechecked for DRC, and 35.9% required routing.
[06/04 11:32:23    351s] #   number of violations = 117
[06/04 11:32:23    351s] #
[06/04 11:32:23    351s] #    By Layer and Type :
[06/04 11:32:23    351s] #	         MetSpc    Short      Mar   Totals
[06/04 11:32:23    351s] #	ME1           7        4        0       11
[06/04 11:32:23    351s] #	ME2          14       55        3       72
[06/04 11:32:23    351s] #	ME3           4       19        0       23
[06/04 11:32:23    351s] #	ME4           1        4        0        5
[06/04 11:32:23    351s] #	ME5           3        3        0        6
[06/04 11:32:23    351s] #	Totals       29       85        3      117
[06/04 11:32:23    351s] #46 out of 2209 instances (2.1%) need to be verified(marked ipoed), dirty area = 1.3%.
[06/04 11:32:23    351s] #0.0% of the total area is being checked for drcs
[06/04 11:32:23    351s] #0.0% of the total area was checked
[06/04 11:32:23    351s] #   number of violations = 117
[06/04 11:32:23    351s] #
[06/04 11:32:23    351s] #    By Layer and Type :
[06/04 11:32:23    351s] #	         MetSpc    Short      Mar   Totals
[06/04 11:32:23    351s] #	ME1           7        4        0       11
[06/04 11:32:23    351s] #	ME2          14       55        3       72
[06/04 11:32:23    351s] #	ME3           4       19        0       23
[06/04 11:32:23    351s] #	ME4           1        4        0        5
[06/04 11:32:23    351s] #	ME5           3        3        0        6
[06/04 11:32:23    351s] #	Totals       29       85        3      117
[06/04 11:32:23    351s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1146.91 (MB), peak = 1578.70 (MB)
[06/04 11:32:23    351s] #start 1st optimization iteration ...
[06/04 11:32:25    352s] #   number of violations = 11
[06/04 11:32:25    352s] #
[06/04 11:32:25    352s] #    By Layer and Type :
[06/04 11:32:25    352s] #	         MetSpc    Short   Totals
[06/04 11:32:25    352s] #	ME1           0        0        0
[06/04 11:32:25    352s] #	ME2           1        2        3
[06/04 11:32:25    352s] #	ME3           1        2        3
[06/04 11:32:25    352s] #	ME4           0        3        3
[06/04 11:32:25    352s] #	ME5           1        1        2
[06/04 11:32:25    352s] #	Totals        3        8       11
[06/04 11:32:25    352s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1148.78 (MB), peak = 1578.70 (MB)
[06/04 11:32:25    352s] #start 2nd optimization iteration ...
[06/04 11:32:26    353s] #   number of violations = 5
[06/04 11:32:26    353s] #
[06/04 11:32:26    353s] #    By Layer and Type :
[06/04 11:32:26    353s] #	         MetSpc    Short   Totals
[06/04 11:32:26    353s] #	ME1           0        0        0
[06/04 11:32:26    353s] #	ME2           1        0        1
[06/04 11:32:26    353s] #	ME3           0        4        4
[06/04 11:32:26    353s] #	Totals        1        4        5
[06/04 11:32:26    353s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.91 (MB), peak = 1578.70 (MB)
[06/04 11:32:26    353s] #start 3rd optimization iteration ...
[06/04 11:32:26    353s] #   number of violations = 3
[06/04 11:32:26    353s] #
[06/04 11:32:26    353s] #    By Layer and Type :
[06/04 11:32:26    353s] #	          Short   Totals
[06/04 11:32:26    353s] #	ME1           0        0
[06/04 11:32:26    353s] #	ME2           0        0
[06/04 11:32:26    353s] #	ME3           3        3
[06/04 11:32:26    353s] #	Totals        3        3
[06/04 11:32:26    353s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.43 (MB), peak = 1578.70 (MB)
[06/04 11:32:26    353s] #start 4th optimization iteration ...
[06/04 11:32:26    353s] #   number of violations = 3
[06/04 11:32:26    353s] #
[06/04 11:32:26    353s] #    By Layer and Type :
[06/04 11:32:26    353s] #	          Short   Totals
[06/04 11:32:26    353s] #	ME1           0        0
[06/04 11:32:26    353s] #	ME2           0        0
[06/04 11:32:26    353s] #	ME3           3        3
[06/04 11:32:26    353s] #	Totals        3        3
[06/04 11:32:26    353s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.75 (MB), peak = 1578.70 (MB)
[06/04 11:32:26    353s] #start 5th optimization iteration ...
[06/04 11:32:26    354s] #   number of violations = 3
[06/04 11:32:26    354s] #
[06/04 11:32:26    354s] #    By Layer and Type :
[06/04 11:32:26    354s] #	          Short   Totals
[06/04 11:32:26    354s] #	ME1           0        0
[06/04 11:32:26    354s] #	ME2           0        0
[06/04 11:32:26    354s] #	ME3           2        2
[06/04 11:32:26    354s] #	ME4           0        0
[06/04 11:32:26    354s] #	ME5           1        1
[06/04 11:32:26    354s] #	Totals        3        3
[06/04 11:32:26    354s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.88 (MB), peak = 1578.70 (MB)
[06/04 11:32:26    354s] #start 6th optimization iteration ...
[06/04 11:32:27    354s] #   number of violations = 3
[06/04 11:32:27    354s] #
[06/04 11:32:27    354s] #    By Layer and Type :
[06/04 11:32:27    354s] #	         MetSpc    Short   Totals
[06/04 11:32:27    354s] #	ME1           0        0        0
[06/04 11:32:27    354s] #	ME2           0        0        0
[06/04 11:32:27    354s] #	ME3           1        2        3
[06/04 11:32:27    354s] #	Totals        1        2        3
[06/04 11:32:27    354s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.23 (MB), peak = 1578.70 (MB)
[06/04 11:32:27    354s] #start 7th optimization iteration ...
[06/04 11:32:27    354s] #   number of violations = 1
[06/04 11:32:27    354s] #
[06/04 11:32:27    354s] #    By Layer and Type :
[06/04 11:32:27    354s] #	          Short   Totals
[06/04 11:32:27    354s] #	ME1           0        0
[06/04 11:32:27    354s] #	ME2           0        0
[06/04 11:32:27    354s] #	ME3           1        1
[06/04 11:32:27    354s] #	Totals        1        1
[06/04 11:32:27    354s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.25 (MB), peak = 1578.70 (MB)
[06/04 11:32:27    354s] #start 8th optimization iteration ...
[06/04 11:32:27    354s] #   number of violations = 1
[06/04 11:32:27    354s] #
[06/04 11:32:27    354s] #    By Layer and Type :
[06/04 11:32:27    354s] #	          Short   Totals
[06/04 11:32:27    354s] #	ME1           0        0
[06/04 11:32:27    354s] #	ME2           0        0
[06/04 11:32:27    354s] #	ME3           1        1
[06/04 11:32:27    354s] #	Totals        1        1
[06/04 11:32:27    354s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.25 (MB), peak = 1578.70 (MB)
[06/04 11:32:27    354s] #start 9th optimization iteration ...
[06/04 11:32:27    354s] #   number of violations = 1
[06/04 11:32:27    354s] #
[06/04 11:32:27    354s] #    By Layer and Type :
[06/04 11:32:27    354s] #	          Short   Totals
[06/04 11:32:27    354s] #	ME1           0        0
[06/04 11:32:27    354s] #	ME2           0        0
[06/04 11:32:27    354s] #	ME3           1        1
[06/04 11:32:27    354s] #	Totals        1        1
[06/04 11:32:27    354s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.44 (MB), peak = 1578.70 (MB)
[06/04 11:32:27    354s] #start 10th optimization iteration ...
[06/04 11:32:27    354s] #   number of violations = 1
[06/04 11:32:27    354s] #
[06/04 11:32:27    354s] #    By Layer and Type :
[06/04 11:32:27    354s] #	          Short   Totals
[06/04 11:32:27    354s] #	ME1           0        0
[06/04 11:32:27    354s] #	ME2           0        0
[06/04 11:32:27    354s] #	ME3           1        1
[06/04 11:32:27    354s] #	Totals        1        1
[06/04 11:32:27    354s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.60 (MB), peak = 1578.70 (MB)
[06/04 11:32:27    354s] #start 11th optimization iteration ...
[06/04 11:32:27    354s] #   number of violations = 1
[06/04 11:32:27    354s] #
[06/04 11:32:27    354s] #    By Layer and Type :
[06/04 11:32:27    354s] #	          Short   Totals
[06/04 11:32:27    354s] #	ME1           0        0
[06/04 11:32:27    354s] #	ME2           0        0
[06/04 11:32:27    354s] #	ME3           1        1
[06/04 11:32:27    354s] #	Totals        1        1
[06/04 11:32:27    354s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.09 (MB), peak = 1578.70 (MB)
[06/04 11:32:27    354s] #start 12th optimization iteration ...
[06/04 11:32:27    354s] #   number of violations = 1
[06/04 11:32:27    354s] #
[06/04 11:32:27    354s] #    By Layer and Type :
[06/04 11:32:27    354s] #	          Short   Totals
[06/04 11:32:27    354s] #	ME1           0        0
[06/04 11:32:27    354s] #	ME2           0        0
[06/04 11:32:27    354s] #	ME3           1        1
[06/04 11:32:27    354s] #	Totals        1        1
[06/04 11:32:27    354s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.84 (MB), peak = 1578.70 (MB)
[06/04 11:32:27    354s] #start 13th optimization iteration ...
[06/04 11:32:27    355s] #   number of violations = 1
[06/04 11:32:27    355s] #
[06/04 11:32:27    355s] #    By Layer and Type :
[06/04 11:32:27    355s] #	          Short   Totals
[06/04 11:32:27    355s] #	ME1           0        0
[06/04 11:32:27    355s] #	ME2           0        0
[06/04 11:32:27    355s] #	ME3           1        1
[06/04 11:32:27    355s] #	Totals        1        1
[06/04 11:32:27    355s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.59 (MB), peak = 1578.70 (MB)
[06/04 11:32:27    355s] #start 14th optimization iteration ...
[06/04 11:32:27    355s] #   number of violations = 1
[06/04 11:32:27    355s] #
[06/04 11:32:27    355s] #    By Layer and Type :
[06/04 11:32:27    355s] #	          Short   Totals
[06/04 11:32:27    355s] #	ME1           0        0
[06/04 11:32:27    355s] #	ME2           0        0
[06/04 11:32:27    355s] #	ME3           1        1
[06/04 11:32:27    355s] #	Totals        1        1
[06/04 11:32:27    355s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.59 (MB), peak = 1578.70 (MB)
[06/04 11:32:27    355s] #start 15th optimization iteration ...
[06/04 11:32:27    355s] #   number of violations = 1
[06/04 11:32:27    355s] #
[06/04 11:32:27    355s] #    By Layer and Type :
[06/04 11:32:27    355s] #	          Short   Totals
[06/04 11:32:27    355s] #	ME1           0        0
[06/04 11:32:27    355s] #	ME2           0        0
[06/04 11:32:27    355s] #	ME3           1        1
[06/04 11:32:27    355s] #	Totals        1        1
[06/04 11:32:27    355s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1147.38 (MB), peak = 1578.70 (MB)
[06/04 11:32:27    355s] #start 16th optimization iteration ...
[06/04 11:32:28    355s] #   number of violations = 1
[06/04 11:32:28    355s] #
[06/04 11:32:28    355s] #    By Layer and Type :
[06/04 11:32:28    355s] #	          Short   Totals
[06/04 11:32:28    355s] #	ME1           0        0
[06/04 11:32:28    355s] #	ME2           0        0
[06/04 11:32:28    355s] #	ME3           1        1
[06/04 11:32:28    355s] #	Totals        1        1
[06/04 11:32:28    355s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1147.80 (MB), peak = 1578.70 (MB)
[06/04 11:32:28    355s] #Complete Detail Routing.
[06/04 11:32:28    355s] #Total number of nets with non-default rule or having extra spacing = 20
[06/04 11:32:28    355s] #Total wire length = 218421 um.
[06/04 11:32:28    355s] #Total half perimeter of net bounding box = 80342 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME1 = 32248 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME2 = 96328 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME3 = 30635 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME4 = 34676 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME5 = 21074 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME6 = 3461 um.
[06/04 11:32:28    355s] #Total number of vias = 28692
[06/04 11:32:28    355s] #Up-Via Summary (total 28692):
[06/04 11:32:28    355s] #           
[06/04 11:32:28    355s] #-----------------------
[06/04 11:32:28    355s] # ME1              9605
[06/04 11:32:28    355s] # ME2              9613
[06/04 11:32:28    355s] # ME3              5384
[06/04 11:32:28    355s] # ME4              3402
[06/04 11:32:28    355s] # ME5               688
[06/04 11:32:28    355s] #-----------------------
[06/04 11:32:28    355s] #                 28692 
[06/04 11:32:28    355s] #
[06/04 11:32:28    355s] #Total number of DRC violations = 1
[06/04 11:32:28    355s] #Total number of violations on LAYER ME1 = 0
[06/04 11:32:28    355s] #Total number of violations on LAYER ME2 = 0
[06/04 11:32:28    355s] #Total number of violations on LAYER ME3 = 1
[06/04 11:32:28    355s] #Total number of violations on LAYER ME4 = 0
[06/04 11:32:28    355s] #Total number of violations on LAYER ME5 = 0
[06/04 11:32:28    355s] #Total number of violations on LAYER ME6 = 0
[06/04 11:32:28    355s] ### Time Record (Detail Routing) is uninstalled.
[06/04 11:32:28    355s] #Cpu time = 00:00:07
[06/04 11:32:28    355s] #Elapsed time = 00:00:07
[06/04 11:32:28    355s] #Increased memory = 2.51 (MB)
[06/04 11:32:28    355s] #Total memory = 1146.45 (MB)
[06/04 11:32:28    355s] #Peak memory = 1578.70 (MB)
[06/04 11:32:28    355s] ### Time Record (Post Route Wire Spreading) is installed.
[06/04 11:32:28    355s] ### max drc and si pitch = 3820 (  3.8200 um) MT-safe pitch = 14800 ( 14.8000 um) patch pitch = 16000 ( 16.0000 um)
[06/04 11:32:28    355s] #
[06/04 11:32:28    355s] #Start Post Route wire spreading..
[06/04 11:32:28    355s] #
[06/04 11:32:28    355s] #Start data preparation for wire spreading...
[06/04 11:32:28    355s] #
[06/04 11:32:28    355s] #Data preparation is done on Wed Jun  4 11:32:28 2025
[06/04 11:32:28    355s] #
[06/04 11:32:28    355s] ### track-assign engine-init starts on Wed Jun  4 11:32:28 2025 with memory = 1147.80 (MB), peak = 1578.70 (MB)
[06/04 11:32:28    355s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB
[06/04 11:32:28    355s] #
[06/04 11:32:28    355s] #Start Post Route Wire Spread.
[06/04 11:32:28    355s] #Done with 75 horizontal wires in 3 hboxes and 44 vertical wires in 3 hboxes.
[06/04 11:32:28    355s] #Complete Post Route Wire Spread.
[06/04 11:32:28    355s] #
[06/04 11:32:28    355s] #Total number of nets with non-default rule or having extra spacing = 20
[06/04 11:32:28    355s] #Total wire length = 218490 um.
[06/04 11:32:28    355s] #Total half perimeter of net bounding box = 80342 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME1 = 32268 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME2 = 96347 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME3 = 30641 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME4 = 34694 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME5 = 21079 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME6 = 3461 um.
[06/04 11:32:28    355s] #Total number of vias = 28692
[06/04 11:32:28    355s] #Up-Via Summary (total 28692):
[06/04 11:32:28    355s] #           
[06/04 11:32:28    355s] #-----------------------
[06/04 11:32:28    355s] # ME1              9605
[06/04 11:32:28    355s] # ME2              9613
[06/04 11:32:28    355s] # ME3              5384
[06/04 11:32:28    355s] # ME4              3402
[06/04 11:32:28    355s] # ME5               688
[06/04 11:32:28    355s] #-----------------------
[06/04 11:32:28    355s] #                 28692 
[06/04 11:32:28    355s] #
[06/04 11:32:28    355s] #   number of violations = 1
[06/04 11:32:28    355s] #
[06/04 11:32:28    355s] #    By Layer and Type :
[06/04 11:32:28    355s] #	          Short   Totals
[06/04 11:32:28    355s] #	ME1           0        0
[06/04 11:32:28    355s] #	ME2           0        0
[06/04 11:32:28    355s] #	ME3           1        1
[06/04 11:32:28    355s] #	Totals        1        1
[06/04 11:32:28    355s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1147.75 (MB), peak = 1578.70 (MB)
[06/04 11:32:28    355s] #CELL_VIEW CONV,init has 1 DRC violations
[06/04 11:32:28    355s] #Total number of DRC violations = 1
[06/04 11:32:28    355s] #Total number of violations on LAYER ME1 = 0
[06/04 11:32:28    355s] #Total number of violations on LAYER ME2 = 0
[06/04 11:32:28    355s] #Total number of violations on LAYER ME3 = 1
[06/04 11:32:28    355s] #Total number of violations on LAYER ME4 = 0
[06/04 11:32:28    355s] #Total number of violations on LAYER ME5 = 0
[06/04 11:32:28    355s] #Total number of violations on LAYER ME6 = 0
[06/04 11:32:28    355s] #Post Route wire spread is done.
[06/04 11:32:28    355s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/04 11:32:28    355s] #Total number of nets with non-default rule or having extra spacing = 20
[06/04 11:32:28    355s] #Total wire length = 218490 um.
[06/04 11:32:28    355s] #Total half perimeter of net bounding box = 80342 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME1 = 32268 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME2 = 96347 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME3 = 30641 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME4 = 34694 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME5 = 21079 um.
[06/04 11:32:28    355s] #Total wire length on LAYER ME6 = 3461 um.
[06/04 11:32:28    355s] #Total number of vias = 28692
[06/04 11:32:28    355s] #Up-Via Summary (total 28692):
[06/04 11:32:28    355s] #           
[06/04 11:32:28    355s] #-----------------------
[06/04 11:32:28    355s] # ME1              9605
[06/04 11:32:28    355s] # ME2              9613
[06/04 11:32:28    355s] # ME3              5384
[06/04 11:32:28    355s] # ME4              3402
[06/04 11:32:28    355s] # ME5               688
[06/04 11:32:28    355s] #-----------------------
[06/04 11:32:28    355s] #                 28692 
[06/04 11:32:28    355s] #
[06/04 11:32:28    355s] #detailRoute Statistics:
[06/04 11:32:28    355s] #Cpu time = 00:00:07
[06/04 11:32:28    355s] #Elapsed time = 00:00:07
[06/04 11:32:28    355s] #Increased memory = 2.46 (MB)
[06/04 11:32:28    355s] #Total memory = 1146.40 (MB)
[06/04 11:32:28    355s] #Peak memory = 1578.70 (MB)
[06/04 11:32:28    355s] #Skip updating routing design signature in db-snapshot flow
[06/04 11:32:28    355s] ### global_detail_route design signature (143): route=913811619 flt_obj=0 vio=2100185766 shield_wire=1
[06/04 11:32:28    355s] ### Time Record (DB Export) is installed.
[06/04 11:32:28    355s] ### export design design signature (144): route=913811619 flt_obj=0 vio=2100185766 swire=282492057 shield_wire=1 net_attr=1601565803 dirty_area=0, del_dirty_area=0 cell=32885315 placement=149359703 pin_access=1635835257
[06/04 11:32:28    355s] ### Time Record (DB Export) is uninstalled.
[06/04 11:32:28    355s] ### Time Record (Post Callback) is installed.
[06/04 11:32:28    355s] ### Time Record (Post Callback) is uninstalled.
[06/04 11:32:28    355s] #
[06/04 11:32:28    355s] #globalDetailRoute statistics:
[06/04 11:32:28    355s] #Cpu time = 00:00:08
[06/04 11:32:28    355s] #Elapsed time = 00:00:08
[06/04 11:32:28    355s] #Increased memory = -76.19 (MB)
[06/04 11:32:28    355s] #Total memory = 1075.92 (MB)
[06/04 11:32:28    355s] #Peak memory = 1578.70 (MB)
[06/04 11:32:28    355s] #Number of warnings = 21
[06/04 11:32:28    355s] #Total number of warnings = 30
[06/04 11:32:28    355s] #Number of fails = 0
[06/04 11:32:28    355s] #Total number of fails = 0
[06/04 11:32:28    355s] #Complete globalDetailRoute on Wed Jun  4 11:32:28 2025
[06/04 11:32:28    355s] #
[06/04 11:32:28    355s] ### import design signature (145): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1635835257
[06/04 11:32:28    355s] ### Time Record (globalDetailRoute) is uninstalled.
[06/04 11:32:28    355s] ### 
[06/04 11:32:28    355s] ###   Scalability Statistics
[06/04 11:32:28    355s] ### 
[06/04 11:32:28    355s] ### --------------------------------+----------------+----------------+----------------+
[06/04 11:32:28    355s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[06/04 11:32:28    355s] ### --------------------------------+----------------+----------------+----------------+
[06/04 11:32:28    355s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:28    355s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:28    355s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:28    355s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:28    355s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:28    355s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:28    355s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:28    355s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:28    355s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:28    355s] ###   Detail Routing                |        00:00:07|        00:00:07|             1.0|
[06/04 11:32:28    355s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:28    355s] ###   Entire Command                |        00:00:08|        00:00:08|             1.0|
[06/04 11:32:28    355s] ### --------------------------------+----------------+----------------+----------------+
[06/04 11:32:28    355s] ### 
[06/04 11:32:28    355s] **optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1076.1M, totSessionCpu=0:05:56 **
[06/04 11:32:28    355s] 
[06/04 11:32:28    355s] =============================================================================================
[06/04 11:32:28    355s]  Step TAT Report for EcoRoute #1
[06/04 11:32:28    355s] =============================================================================================
[06/04 11:32:28    355s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:32:28    355s] ---------------------------------------------------------------------------------------------
[06/04 11:32:28    355s] [ GlobalRoute            ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[06/04 11:32:28    355s] [ DetailRoute            ]      1   0:00:06.7  (  84.9 % )     0:00:06.7 /  0:00:06.7    1.0
[06/04 11:32:28    355s] [ MISC                   ]          0:00:01.1  (  13.4 % )     0:00:01.1 /  0:00:01.1    1.0
[06/04 11:32:28    355s] ---------------------------------------------------------------------------------------------
[06/04 11:32:28    355s]  EcoRoute #1 TOTAL                  0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:07.9    1.0
[06/04 11:32:28    355s] ---------------------------------------------------------------------------------------------
[06/04 11:32:28    355s] 
[06/04 11:32:28    355s] -routeWithEco false                       # bool, default=false
[06/04 11:32:28    355s] -routeSelectedNetOnly false               # bool, default=false
[06/04 11:32:28    355s] -routeWithTimingDriven true               # bool, default=false, user setting
[06/04 11:32:28    355s] -routeWithSiDriven true                   # bool, default=false, user setting
[06/04 11:32:28    355s] New Signature Flow (restoreNanoRouteOptions) ....
[06/04 11:32:28    355s] Extraction called for design 'CONV' of instances=2209 and nets=2479 using extraction engine 'postRoute' at effort level 'low' .
[06/04 11:32:28    355s] PostRoute (effortLevel low) RC Extraction called for design CONV.
[06/04 11:32:28    355s] RC Extraction called in multi-corner(2) mode.
[06/04 11:32:28    355s] Process corner(s) are loaded.
[06/04 11:32:28    355s]  Corner: RC_worst
[06/04 11:32:28    355s]  Corner: RC_best
[06/04 11:32:28    355s] extractDetailRC Option : -outfile /tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d -maxResLength 200  -extended
[06/04 11:32:28    355s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/04 11:32:28    355s]       RC Corner Indexes            0       1   
[06/04 11:32:28    355s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 11:32:28    355s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/04 11:32:28    355s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 11:32:28    355s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 11:32:28    355s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 11:32:28    355s] Shrink Factor                : 1.00000
[06/04 11:32:28    355s] LayerId::1 widthSet size::4
[06/04 11:32:28    355s] LayerId::2 widthSet size::4
[06/04 11:32:28    355s] LayerId::3 widthSet size::4
[06/04 11:32:28    355s] LayerId::4 widthSet size::4
[06/04 11:32:28    355s] LayerId::5 widthSet size::4
[06/04 11:32:28    355s] LayerId::6 widthSet size::2
[06/04 11:32:28    355s] Initializing multi-corner capacitance tables ... 
[06/04 11:32:28    355s] Initializing multi-corner resistance tables ...
[06/04 11:32:28    355s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250778 ; uaWl: 1.000000 ; uaWlH: 0.267919 ; aWlH: 0.000000 ; Pmax: 0.846600 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:32:28    355s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1456.2M)
[06/04 11:32:28    355s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for storing RC.
[06/04 11:32:28    355s] Extracted 10.0033% (CPU Time= 0:00:00.1  MEM= 1508.2M)
[06/04 11:32:28    356s] Extracted 20.0028% (CPU Time= 0:00:00.1  MEM= 1508.2M)
[06/04 11:32:28    356s] Extracted 30.0022% (CPU Time= 0:00:00.1  MEM= 1508.2M)
[06/04 11:32:28    356s] Extracted 40.0035% (CPU Time= 0:00:00.2  MEM= 1508.2M)
[06/04 11:32:28    356s] Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 1508.2M)
[06/04 11:32:28    356s] Extracted 60.0024% (CPU Time= 0:00:00.2  MEM= 1508.2M)
[06/04 11:32:28    356s] Extracted 70.0037% (CPU Time= 0:00:00.2  MEM= 1508.2M)
[06/04 11:32:28    356s] Extracted 80.0032% (CPU Time= 0:00:00.3  MEM= 1508.2M)
[06/04 11:32:28    356s] Extracted 90.0026% (CPU Time= 0:00:00.3  MEM= 1508.2M)
[06/04 11:32:29    356s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1508.2M)
[06/04 11:32:29    356s] Number of Extracted Resistors     : 81419
[06/04 11:32:29    356s] Number of Extracted Ground Cap.   : 81567
[06/04 11:32:29    356s] Number of Extracted Coupling Cap. : 137948
[06/04 11:32:29    356s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1476.934M)
[06/04 11:32:29    356s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/04 11:32:29    356s]  Corner: RC_worst
[06/04 11:32:29    356s]  Corner: RC_best
[06/04 11:32:29    356s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1476.9M)
[06/04 11:32:29    356s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb_Filter.rcdb.d' for storing RC.
[06/04 11:32:29    356s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 2477 access done (mem: 1484.934M)
[06/04 11:32:29    356s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1484.934M)
[06/04 11:32:29    356s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1484.934M)
[06/04 11:32:29    356s] processing rcdb (/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d) for hinst (top) of cell (CONV);
[06/04 11:32:29    356s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 0 access done (mem: 1484.934M)
[06/04 11:32:29    356s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1484.934M)
[06/04 11:32:29    356s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1484.934M)
[06/04 11:32:29    356s] **optDesign ... cpu = 0:00:28, real = 0:00:29, mem = 1076.6M, totSessionCpu=0:05:57 **
[06/04 11:32:29    356s] Starting delay calculation for Setup views
[06/04 11:32:29    356s] Starting SI iteration 1 using Infinite Timing Windows
[06/04 11:32:29    356s] #################################################################################
[06/04 11:32:29    356s] # Design Stage: PostRoute
[06/04 11:32:29    356s] # Design Name: CONV
[06/04 11:32:29    356s] # Design Mode: 180nm
[06/04 11:32:29    356s] # Analysis Mode: MMMC OCV 
[06/04 11:32:29    356s] # Parasitics Mode: SPEF/RCDB
[06/04 11:32:29    356s] # Signoff Settings: SI On 
[06/04 11:32:29    356s] #################################################################################
[06/04 11:32:29    356s] AAE_INFO: 1 threads acquired from CTE.
[06/04 11:32:29    356s] Setting infinite Tws ...
[06/04 11:32:29    356s] First Iteration Infinite Tw... 
[06/04 11:32:29    356s] Calculate early delays in OCV mode...
[06/04 11:32:29    356s] Calculate late delays in OCV mode...
[06/04 11:32:29    356s] Calculate early delays in OCV mode...
[06/04 11:32:29    356s] Calculate late delays in OCV mode...
[06/04 11:32:29    356s] Topological Sorting (REAL = 0:00:00.0, MEM = 1475.0M, InitMEM = 1475.0M)
[06/04 11:32:29    356s] Start delay calculation (fullDC) (1 T). (MEM=1474.96)
[06/04 11:32:29    356s] LayerId::1 widthSet size::4
[06/04 11:32:29    356s] LayerId::2 widthSet size::4
[06/04 11:32:29    356s] LayerId::3 widthSet size::4
[06/04 11:32:29    356s] LayerId::4 widthSet size::4
[06/04 11:32:29    356s] LayerId::5 widthSet size::4
[06/04 11:32:29    356s] LayerId::6 widthSet size::2
[06/04 11:32:29    356s] Initializing multi-corner capacitance tables ... 
[06/04 11:32:29    356s] Initializing multi-corner resistance tables ...
[06/04 11:32:29    356s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250778 ; uaWl: 1.000000 ; uaWlH: 0.267919 ; aWlH: 0.000000 ; Pmax: 0.846600 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:32:29    356s] End AAE Lib Interpolated Model. (MEM=1474.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:29    356s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1474.957M)
[06/04 11:32:29    356s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1475.0M)
[06/04 11:32:30    357s] Total number of fetched objects 2613
[06/04 11:32:30    357s] AAE_INFO-618: Total number of nets in the design is 2479,  100.0 percent of the nets selected for SI analysis
[06/04 11:32:30    357s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:30    357s] End delay calculation. (MEM=1490.64 CPU=0:00:00.6 REAL=0:00:01.0)
[06/04 11:32:30    357s] End delay calculation (fullDC). (MEM=1490.64 CPU=0:00:00.7 REAL=0:00:01.0)
[06/04 11:32:30    357s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1490.6M) ***
[06/04 11:32:30    357s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1490.6M)
[06/04 11:32:30    357s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/04 11:32:30    357s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1490.6M)
[06/04 11:32:30    357s] Starting SI iteration 2
[06/04 11:32:30    357s] Calculate early delays in OCV mode...
[06/04 11:32:30    357s] Calculate late delays in OCV mode...
[06/04 11:32:30    357s] Calculate early delays in OCV mode...
[06/04 11:32:30    357s] Calculate late delays in OCV mode...
[06/04 11:32:30    357s] Start delay calculation (fullDC) (1 T). (MEM=1460.85)
[06/04 11:32:30    357s] End AAE Lib Interpolated Model. (MEM=1460.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:30    357s] Glitch Analysis: View AV_func_max -- Total Number of Nets Skipped = 0. 
[06/04 11:32:30    357s] Glitch Analysis: View AV_func_max -- Total Number of Nets Analyzed = 2613. 
[06/04 11:32:30    357s] Glitch Analysis: View AV_scan_max -- Total Number of Nets Skipped = 0. 
[06/04 11:32:30    357s] Glitch Analysis: View AV_scan_max -- Total Number of Nets Analyzed = 105. 
[06/04 11:32:30    357s] Total number of fetched objects 2613
[06/04 11:32:30    357s] AAE_INFO-618: Total number of nets in the design is 2479,  1.1 percent of the nets selected for SI analysis
[06/04 11:32:30    357s] End delay calculation. (MEM=1499 CPU=0:00:00.0 REAL=0:00:00.0)
[06/04 11:32:30    357s] End delay calculation (fullDC). (MEM=1499 CPU=0:00:00.0 REAL=0:00:00.0)
[06/04 11:32:30    357s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1499.0M) ***
[06/04 11:32:30    357s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:05:58 mem=1499.0M)
[06/04 11:32:30    357s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1499.0M
[06/04 11:32:30    357s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1499.0M
[06/04 11:32:30    357s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.062  |  0.062  |  2.450  |  2.450  |  0.285  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.467%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1144.8M, totSessionCpu=0:05:58 **
[06/04 11:32:30    357s] Executing marking Critical Nets1
[06/04 11:32:30    357s] Footprint XOR3D1 has at least 2 pins...
[06/04 11:32:30    357s] Footprint XOR2D1 has at least 3 pins...
[06/04 11:32:30    357s] Footprint XNR3D1 has at least 4 pins...
[06/04 11:32:30    357s] Footprint NR4D1 has at least 5 pins...
[06/04 11:32:30    357s] *** Number of Vt Cells Partition = 1
[06/04 11:32:30    357s] Running postRoute recovery in postEcoRoute mode
[06/04 11:32:30    357s] **optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1144.9M, totSessionCpu=0:05:58 **
[06/04 11:32:30    357s]   Timing/DRV Snapshot: (TGT)
[06/04 11:32:30    357s]      Weighted WNS: 0.000
[06/04 11:32:30    357s]       All  PG WNS: 0.000
[06/04 11:32:30    357s]       High PG WNS: 0.000
[06/04 11:32:30    357s]       All  PG TNS: 0.000
[06/04 11:32:30    357s]       High PG TNS: 0.000
[06/04 11:32:30    357s]          Tran DRV: 0 (0)
[06/04 11:32:30    357s]           Cap DRV: 0 (0)
[06/04 11:32:30    357s]        Fanout DRV: 0 (1)
[06/04 11:32:30    357s]            Glitch: 0 (0)
[06/04 11:32:30    357s]    Category Slack: { [L, 0.062] [H, 0.062] [H, 0.062] }
[06/04 11:32:30    357s] 
[06/04 11:32:30    357s] Checking setup slack degradation ...
[06/04 11:32:30    357s] 
[06/04 11:32:30    357s] Recovery Manager:
[06/04 11:32:30    357s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[06/04 11:32:30    357s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000 }, TGT: { 0.000, 0.000 }, Threshold: 0.075) - Skip
[06/04 11:32:30    357s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[06/04 11:32:30    357s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[06/04 11:32:30    357s] 
[06/04 11:32:30    357s] Checking DRV degradation...
[06/04 11:32:30    357s] 
[06/04 11:32:30    357s] Recovery Manager:
[06/04 11:32:30    357s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/04 11:32:30    357s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/04 11:32:30    357s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/04 11:32:30    357s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[06/04 11:32:30    357s] 
[06/04 11:32:30    357s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/04 11:32:30    357s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1476.27M, totSessionCpu=0:05:58).
[06/04 11:32:30    357s] **optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1144.9M, totSessionCpu=0:05:58 **
[06/04 11:32:30    357s] 
[06/04 11:32:30    357s] Latch borrow mode reset to max_borrow
[06/04 11:32:30    357s] Reported timing to dir ./timingReports
[06/04 11:32:30    357s] **optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1144.9M, totSessionCpu=0:05:58 **
[06/04 11:32:30    357s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1476.3M
[06/04 11:32:30    357s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1476.3M
[06/04 11:32:31    358s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.062  |  4.901  |  0.000  |  0.285  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.467%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:31, mem = 1144.7M, totSessionCpu=0:05:58 **
[06/04 11:32:31    358s]  ReSet Options after AAE Based Opt flow 
[06/04 11:32:31    358s] *** Finished optDesign ***
[06/04 11:32:31    358s] Info: pop threads available for lower-level modules during optimization.
[06/04 11:32:31    358s] Deleting Lib Analyzer.
[06/04 11:32:31    358s] Info: Destroy the CCOpt slew target map.
[06/04 11:32:31    358s] clean pInstBBox. size 0
[06/04 11:32:31    358s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[06/04 11:32:31    358s] All LLGs are deleted
[06/04 11:32:31    358s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1476.3M
[06/04 11:32:31    358s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1476.3M
[06/04 11:32:31    358s] 
[06/04 11:32:31    358s] =============================================================================================
[06/04 11:32:31    358s]  Final TAT Report for optDesign
[06/04 11:32:31    358s] =============================================================================================
[06/04 11:32:31    358s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:32:31    358s] ---------------------------------------------------------------------------------------------
[06/04 11:32:31    358s] [ WnsOpt                 ]      1   0:00:04.0  (  13.2 % )     0:00:04.0 /  0:00:04.0    1.0
[06/04 11:32:31    358s] [ DrvOpt                 ]      1   0:00:10.8  (  35.7 % )     0:00:10.8 /  0:00:10.8    1.0
[06/04 11:32:31    358s] [ ClockDrv               ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[06/04 11:32:31    358s] [ ViewPruning            ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[06/04 11:32:31    358s] [ CheckPlace             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[06/04 11:32:31    358s] [ RefinePlace            ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[06/04 11:32:31    358s] [ LayerAssignment        ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 11:32:31    358s] [ EcoRoute               ]      1   0:00:07.8  (  25.9 % )     0:00:07.8 /  0:00:07.9    1.0
[06/04 11:32:31    358s] [ ExtractRC              ]      2   0:00:01.3  (   4.2 % )     0:00:01.3 /  0:00:01.2    1.0
[06/04 11:32:31    358s] [ TimingUpdate           ]     13   0:00:00.5  (   1.6 % )     0:00:02.8 /  0:00:02.8    1.0
[06/04 11:32:31    358s] [ FullDelayCalc          ]      3   0:00:02.3  (   7.5 % )     0:00:02.3 /  0:00:02.3    1.0
[06/04 11:32:31    358s] [ OptSummaryReport       ]      5   0:00:00.0  (   0.1 % )     0:00:01.0 /  0:00:00.5    0.5
[06/04 11:32:31    358s] [ TimingReport           ]      5   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 11:32:31    358s] [ DrvReport              ]      5   0:00:00.6  (   2.1 % )     0:00:00.6 /  0:00:00.2    0.3
[06/04 11:32:31    358s] [ GenerateReports        ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[06/04 11:32:31    358s] [ MISC                   ]          0:00:02.2  (   7.3 % )     0:00:02.2 /  0:00:02.2    1.0
[06/04 11:32:31    358s] ---------------------------------------------------------------------------------------------
[06/04 11:32:31    358s]  optDesign TOTAL                    0:00:30.3  ( 100.0 % )     0:00:30.3 /  0:00:29.8    1.0
[06/04 11:32:31    358s] ---------------------------------------------------------------------------------------------
[06/04 11:32:31    358s] 
[06/04 11:32:31    358s] Deleting Cell Server ...
[06/04 11:32:31    358s] <CMD> optDesign -postRoute -hold
[06/04 11:32:31    358s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1138.8M, totSessionCpu=0:05:58 **
[06/04 11:32:31    358s] **INFO: User settings:
[06/04 11:32:31    358s] setNanoRouteMode -drouteAntennaFactor                           1
[06/04 11:32:31    358s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[06/04 11:32:31    358s] setNanoRouteMode -drouteStartIteration                          0
[06/04 11:32:31    358s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[06/04 11:32:31    358s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[06/04 11:32:31    358s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[06/04 11:32:31    358s] setNanoRouteMode -extractThirdPartyCompatible                   false
[06/04 11:32:31    358s] setNanoRouteMode -grouteExpTdStdDelay                           58.4
[06/04 11:32:31    358s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[06/04 11:32:31    358s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[06/04 11:32:31    358s] setNanoRouteMode -routeInsertAntennaDiode                       true
[06/04 11:32:31    358s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[06/04 11:32:31    358s] setNanoRouteMode -routeWithSiDriven                             true
[06/04 11:32:31    358s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[06/04 11:32:31    358s] setNanoRouteMode -routeWithTimingDriven                         true
[06/04 11:32:31    358s] setNanoRouteMode -timingEngine                                  {}
[06/04 11:32:31    358s] setDesignMode -process                                          180
[06/04 11:32:31    358s] setExtractRCMode -coupled                                       true
[06/04 11:32:31    358s] setExtractRCMode -coupling_c_th                                 3
[06/04 11:32:31    358s] setExtractRCMode -engine                                        postRoute
[06/04 11:32:31    358s] setExtractRCMode -noCleanRCDB                                   true
[06/04 11:32:31    358s] setExtractRCMode -nrNetInMemory                                 100000
[06/04 11:32:31    358s] setExtractRCMode -relative_c_th                                 0.03
[06/04 11:32:31    358s] setExtractRCMode -total_c_th                                    5
[06/04 11:32:31    358s] setUsefulSkewMode -ecoRoute                                     false
[06/04 11:32:31    358s] setUsefulSkewMode -maxAllowedDelay                              1
[06/04 11:32:31    358s] setUsefulSkewMode -maxSkew                                      false
[06/04 11:32:31    358s] setUsefulSkewMode -noBoundary                                   false
[06/04 11:32:31    358s] setUsefulSkewMode -useCells                                     {DEL4 DEL3 DEL2 DEL1 BUFFD8 BUFFD6 BUFFD4 BUFFD3 BUFFD2 BUFFD1 BUFFD12 BUFFD10 INVD8 INVD6 INVD4 INVD3 INVD2 INVD1 INVD12 INVD10}
[06/04 11:32:31    358s] setDelayCalMode -enable_high_fanout                             true
[06/04 11:32:31    358s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[06/04 11:32:31    358s] setDelayCalMode -engine                                         aae
[06/04 11:32:31    358s] setDelayCalMode -ignoreNetLoad                                  false
[06/04 11:32:31    358s] setDelayCalMode -SIAware                                        true
[06/04 11:32:31    358s] setOptMode -activeSetupViews                                    { AV_func_max AV_scan_max }
[06/04 11:32:31    358s] setOptMode -autoSetupViews                                      {AV_scan_max AV_func_max}
[06/04 11:32:31    358s] setOptMode -autoTDGRSetupViews                                  { AV_scan_max AV_func_max}
[06/04 11:32:31    358s] setOptMode -deleteInst                                          true
[06/04 11:32:31    358s] setOptMode -drcMargin                                           0
[06/04 11:32:31    358s] setOptMode -fixCap                                              true
[06/04 11:32:31    358s] setOptMode -fixDrc                                              true
[06/04 11:32:31    358s] setOptMode -fixFanoutLoad                                       true
[06/04 11:32:31    358s] setOptMode -fixTran                                             true
[06/04 11:32:31    358s] setOptMode -optimizeFF                                          true
[06/04 11:32:31    358s] setOptMode -placementSetupViews                                 { AV_func_max  }
[06/04 11:32:31    358s] setOptMode -preserveAllSequential                               false
[06/04 11:32:31    358s] setOptMode -setupTargetSlack                                    0
[06/04 11:32:31    358s] setSIMode -separate_delta_delay_on_data                         true
[06/04 11:32:31    358s] setPlaceMode -maxRouteLayer                                     6
[06/04 11:32:31    358s] setPlaceMode -place_detail_check_route                          false
[06/04 11:32:31    358s] setPlaceMode -place_detail_preserve_routing                     true
[06/04 11:32:31    358s] setPlaceMode -place_detail_remove_affected_routing              false
[06/04 11:32:31    358s] setPlaceMode -place_detail_swap_eeq_cells                       false
[06/04 11:32:31    358s] setPlaceMode -place_global_clock_gate_aware                     true
[06/04 11:32:31    358s] setPlaceMode -place_global_cong_effort                          auto
[06/04 11:32:31    358s] setPlaceMode -place_global_ignore_scan                          true
[06/04 11:32:31    358s] setPlaceMode -place_global_ignore_spare                         true
[06/04 11:32:31    358s] setPlaceMode -place_global_module_aware_spare                   false
[06/04 11:32:31    358s] setPlaceMode -place_global_place_io_pins                        true
[06/04 11:32:31    358s] setPlaceMode -place_global_reorder_scan                         false
[06/04 11:32:31    358s] setPlaceMode -powerDriven                                       false
[06/04 11:32:31    358s] setPlaceMode -timingDriven                                      true
[06/04 11:32:31    358s] setAnalysisMode -analysisType                                   onChipVariation
[06/04 11:32:31    358s] setAnalysisMode -checkType                                      setup
[06/04 11:32:31    358s] setAnalysisMode -clkSrcPath                                     true
[06/04 11:32:31    358s] setAnalysisMode -clockGatingCheck                               true
[06/04 11:32:31    358s] setAnalysisMode -clockPropagation                               sdcControl
[06/04 11:32:31    358s] setAnalysisMode -cppr                                           both
[06/04 11:32:31    358s] setAnalysisMode -enableMultipleDriveNet                         true
[06/04 11:32:31    358s] setAnalysisMode -log                                            true
[06/04 11:32:31    358s] setAnalysisMode -sequentialConstProp                            false
[06/04 11:32:31    358s] setAnalysisMode -skew                                           true
[06/04 11:32:31    358s] setAnalysisMode -timeBorrowing                                  true
[06/04 11:32:31    358s] setAnalysisMode -timingSelfLoopsNoSkew                          false
[06/04 11:32:31    358s] setAnalysisMode -usefulSkew                                     true
[06/04 11:32:31    358s] setAnalysisMode -useOutputPinCap                                true
[06/04 11:32:31    358s] setAnalysisMode -warn                                           true
[06/04 11:32:31    358s] 
[06/04 11:32:31    358s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/04 11:32:31    358s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/04 11:32:31    358s] GigaOpt running with 1 threads.
[06/04 11:32:31    358s] Info: 1 threads available for lower-level modules during optimization.
[06/04 11:32:31    358s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 11:32:31    358s] Summary for sequential cells identification: 
[06/04 11:32:31    358s]   Identified SBFF number: 14
[06/04 11:32:31    358s]   Identified MBFF number: 0
[06/04 11:32:31    358s]   Identified SB Latch number: 0
[06/04 11:32:31    358s]   Identified MB Latch number: 0
[06/04 11:32:31    358s]   Not identified SBFF number: 0
[06/04 11:32:31    358s]   Not identified MBFF number: 0
[06/04 11:32:31    358s]   Not identified SB Latch number: 0
[06/04 11:32:31    358s]   Not identified MB Latch number: 0
[06/04 11:32:31    358s]   Number of sequential cells which are not FFs: 13
[06/04 11:32:31    358s]  Visiting view : AV_func_max
[06/04 11:32:31    358s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:32:31    358s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:32:31    358s]  Visiting view : AV_scan_max
[06/04 11:32:31    358s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:32:31    358s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:32:31    358s]  Visiting view : AV_func_min
[06/04 11:32:31    358s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:32:31    358s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:32:31    358s]  Visiting view : AV_scan_min
[06/04 11:32:31    358s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:32:31    358s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:32:31    358s]  Setting StdDelay to 58.40
[06/04 11:32:31    358s] Creating Cell Server, finished. 
[06/04 11:32:31    358s] 
[06/04 11:32:31    358s] info: unfix 8 clock instances placement locations
[06/04 11:32:31    358s] info: these clock instances will be remarked as fixed at the end of optimiztion
[06/04 11:32:31    358s] Need call spDPlaceInit before registerPrioInstLoc.
[06/04 11:32:31    358s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:32:31    358s] OPERPROF: Starting DPlace-Init at level 1, MEM:1472.3M
[06/04 11:32:31    358s] #spOpts: N=180 mergeVia=F 
[06/04 11:32:31    358s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1472.3M
[06/04 11:32:31    358s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1472.3M
[06/04 11:32:31    358s] Core basic site is Core8T
[06/04 11:32:31    358s] Fast DP-INIT is on for default
[06/04 11:32:31    358s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 11:32:31    358s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.008, MEM:1489.0M
[06/04 11:32:31    358s] OPERPROF:     Starting CMU at level 3, MEM:1489.0M
[06/04 11:32:31    358s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1489.0M
[06/04 11:32:31    358s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.010, MEM:1489.0M
[06/04 11:32:31    358s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1489.0MB).
[06/04 11:32:31    358s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1489.0M
[06/04 11:32:31    358s] Cell 'VSSI33' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:31    358s] Cell 'VSSI18' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:31    358s] Cell 'VSSE33' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:31    358s] Cell 'VSSE18' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:31    358s] Cell 'VDDI33' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:31    358s] Cell 'VDDI18' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:31    358s] Cell 'VDDE33' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:31    358s] Cell 'VDDE18' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:31    358s] Cell 'TAP_LVL' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:31    358s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:31    358s] Cell 'FILL4_LVL' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:31    358s] Cell 'FILL1_LVL' is marked internal dont-use due to tech site checking failure.
[06/04 11:32:31    358s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[06/04 11:32:31    358s] 	Cell FILL1_LVL, site bCore8T.
[06/04 11:32:31    358s] 	Cell FILL4_LVL, site bCore8T.
[06/04 11:32:31    358s] 	Cell LVLLHD4, site bCore8T.
[06/04 11:32:31    358s] 	Cell TAP_LVL, site bCore8T.
[06/04 11:32:31    358s] 	Cell VDDE18, site pad.
[06/04 11:32:31    358s] 	Cell VDDE33, site pad.
[06/04 11:32:31    358s] 	Cell VDDI18, site pad.
[06/04 11:32:31    358s] 	Cell VDDI33, site pad.
[06/04 11:32:31    358s] 	Cell VSSE18, site pad.
[06/04 11:32:31    358s] 	Cell VSSE33, site pad.
[06/04 11:32:31    358s] 	Cell VSSI18, site pad.
[06/04 11:32:31    358s] 	Cell VSSI33, site pad.
[06/04 11:32:31    358s] .
[06/04 11:32:31    358s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:32:31    358s] 
[06/04 11:32:31    358s] Creating Lib Analyzer ...
[06/04 11:32:31    358s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:32:31    358s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 11:32:31    358s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 11:32:31    358s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 11:32:31    358s] 
[06/04 11:32:31    358s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:32:32    359s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:59 mem=1493.0M
[06/04 11:32:32    359s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:59 mem=1493.0M
[06/04 11:32:32    359s] Creating Lib Analyzer, finished. 
[06/04 11:32:32    359s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1145.5M, totSessionCpu=0:05:59 **
[06/04 11:32:32    359s] Existing Dirty Nets : 0
[06/04 11:32:32    359s] New Signature Flow (optDesignCheckOptions) ....
[06/04 11:32:32    359s] #Taking db snapshot
[06/04 11:32:32    359s] #Taking db snapshot ... done
[06/04 11:32:32    359s] OPERPROF: Starting checkPlace at level 1, MEM:1493.0M
[06/04 11:32:32    359s] #spOpts: N=180 
[06/04 11:32:32    359s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1493.0M
[06/04 11:32:32    359s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1493.0M
[06/04 11:32:32    359s] Begin checking placement ... (start mem=1493.0M, init mem=1493.0M)
[06/04 11:32:32    359s] 
[06/04 11:32:32    359s] Running CheckPlace using 1 thread in normal mode...
[06/04 11:32:32    359s] 
[06/04 11:32:32    359s] ...checkPlace normal is done!
[06/04 11:32:32    359s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1493.0M
[06/04 11:32:32    359s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1493.0M
[06/04 11:32:32    359s] *info: Placed = 2209           (Fixed = 7)
[06/04 11:32:32    359s] *info: Unplaced = 0           
[06/04 11:32:32    359s] Placement Density:65.47%(51736/79027)
[06/04 11:32:32    359s] Placement Density (including fixed std cells):65.47%(51736/79027)
[06/04 11:32:32    359s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1493.0M
[06/04 11:32:32    359s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1493.0M
[06/04 11:32:32    359s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1493.0M)
[06/04 11:32:32    359s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.024, MEM:1493.0M
[06/04 11:32:32    359s]  Initial DC engine is -> aae
[06/04 11:32:32    359s]  
[06/04 11:32:32    359s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[06/04 11:32:32    359s]  
[06/04 11:32:32    359s]  
[06/04 11:32:32    359s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[06/04 11:32:32    359s]  
[06/04 11:32:32    359s] Reset EOS DB
[06/04 11:32:32    359s] Ignoring AAE DB Resetting ...
[06/04 11:32:32    359s]  Set Options for AAE Based Opt flow 
[06/04 11:32:32    359s] *** optDesign -postRoute ***
[06/04 11:32:32    359s] DRC Margin: user margin 0.0; extra margin 0
[06/04 11:32:32    359s] Setup Target Slack: user slack 0
[06/04 11:32:32    359s] Hold Target Slack: user slack 0
[06/04 11:32:32    359s] All LLGs are deleted
[06/04 11:32:32    359s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1493.0M
[06/04 11:32:32    359s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1493.0M
[06/04 11:32:32    359s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1493.0M
[06/04 11:32:32    359s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1493.0M
[06/04 11:32:32    359s] Fast DP-INIT is on for default
[06/04 11:32:32    359s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.010, MEM:1493.0M
[06/04 11:32:32    359s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.011, MEM:1493.0M
[06/04 11:32:32    359s] Deleting Cell Server ...
[06/04 11:32:32    359s] Deleting Lib Analyzer.
[06/04 11:32:32    359s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 11:32:32    359s] Summary for sequential cells identification: 
[06/04 11:32:32    359s]   Identified SBFF number: 14
[06/04 11:32:32    359s]   Identified MBFF number: 0
[06/04 11:32:32    359s]   Identified SB Latch number: 0
[06/04 11:32:32    359s]   Identified MB Latch number: 0
[06/04 11:32:32    359s]   Not identified SBFF number: 0
[06/04 11:32:32    359s]   Not identified MBFF number: 0
[06/04 11:32:32    359s]   Not identified SB Latch number: 0
[06/04 11:32:32    359s]   Not identified MB Latch number: 0
[06/04 11:32:32    359s]   Number of sequential cells which are not FFs: 13
[06/04 11:32:32    359s]  Visiting view : AV_func_max
[06/04 11:32:32    359s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:32:32    359s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:32:32    359s]  Visiting view : AV_scan_max
[06/04 11:32:32    359s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:32:32    359s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:32:32    359s]  Visiting view : AV_func_min
[06/04 11:32:32    359s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:32:32    359s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:32:32    359s]  Visiting view : AV_scan_min
[06/04 11:32:32    359s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:32:32    359s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:32:32    359s]  Setting StdDelay to 58.40
[06/04 11:32:32    359s] Creating Cell Server, finished. 
[06/04 11:32:32    359s] 
[06/04 11:32:32    359s] Deleting Cell Server ...
[06/04 11:32:32    359s] ** INFO : this run is activating 'postRoute' automaton
[06/04 11:32:32    359s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 2476 access done (mem: 1493.035M)
[06/04 11:32:32    359s] Extraction called for design 'CONV' of instances=2209 and nets=2479 using extraction engine 'postRoute' at effort level 'low' .
[06/04 11:32:32    359s] PostRoute (effortLevel low) RC Extraction called for design CONV.
[06/04 11:32:32    359s] RC Extraction called in multi-corner(2) mode.
[06/04 11:32:32    359s] Process corner(s) are loaded.
[06/04 11:32:32    359s]  Corner: RC_worst
[06/04 11:32:32    359s]  Corner: RC_best
[06/04 11:32:32    359s] extractDetailRC Option : -outfile /tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d -maxResLength 200  -extended
[06/04 11:32:32    359s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/04 11:32:32    359s]       RC Corner Indexes            0       1   
[06/04 11:32:32    359s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 11:32:32    359s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/04 11:32:32    359s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 11:32:32    359s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 11:32:32    359s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 11:32:32    359s] Shrink Factor                : 1.00000
[06/04 11:32:32    359s] LayerId::1 widthSet size::4
[06/04 11:32:32    359s] LayerId::2 widthSet size::4
[06/04 11:32:32    359s] LayerId::3 widthSet size::4
[06/04 11:32:32    359s] LayerId::4 widthSet size::4
[06/04 11:32:32    359s] LayerId::5 widthSet size::4
[06/04 11:32:32    359s] LayerId::6 widthSet size::2
[06/04 11:32:32    359s] Initializing multi-corner capacitance tables ... 
[06/04 11:32:32    359s] Initializing multi-corner resistance tables ...
[06/04 11:32:32    359s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250778 ; uaWl: 1.000000 ; uaWlH: 0.267919 ; aWlH: 0.000000 ; Pmax: 0.846600 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:32:32    359s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1485.0M)
[06/04 11:32:32    359s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for storing RC.
[06/04 11:32:32    359s] Extracted 10.0033% (CPU Time= 0:00:00.2  MEM= 1537.1M)
[06/04 11:32:32    359s] Extracted 20.0028% (CPU Time= 0:00:00.2  MEM= 1537.1M)
[06/04 11:32:32    359s] Extracted 30.0022% (CPU Time= 0:00:00.2  MEM= 1537.1M)
[06/04 11:32:32    359s] Extracted 40.0035% (CPU Time= 0:00:00.2  MEM= 1537.1M)
[06/04 11:32:32    359s] Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 1537.1M)
[06/04 11:32:32    359s] Extracted 60.0024% (CPU Time= 0:00:00.2  MEM= 1537.1M)
[06/04 11:32:32    359s] Extracted 70.0037% (CPU Time= 0:00:00.3  MEM= 1537.1M)
[06/04 11:32:32    359s] Extracted 80.0032% (CPU Time= 0:00:00.4  MEM= 1537.1M)
[06/04 11:32:32    359s] Extracted 90.0026% (CPU Time= 0:00:00.4  MEM= 1537.1M)
[06/04 11:32:33    359s] Extracted 100% (CPU Time= 0:00:00.6  MEM= 1537.1M)
[06/04 11:32:33    359s] Number of Extracted Resistors     : 81419
[06/04 11:32:33    359s] Number of Extracted Ground Cap.   : 81567
[06/04 11:32:33    359s] Number of Extracted Coupling Cap. : 137948
[06/04 11:32:33    359s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1505.043M)
[06/04 11:32:33    359s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/04 11:32:33    359s]  Corner: RC_worst
[06/04 11:32:33    359s]  Corner: RC_best
[06/04 11:32:33    359s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1505.0M)
[06/04 11:32:33    359s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb_Filter.rcdb.d' for storing RC.
[06/04 11:32:33    359s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 2477 access done (mem: 1513.043M)
[06/04 11:32:33    359s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1513.043M)
[06/04 11:32:33    359s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1513.043M)
[06/04 11:32:33    359s] processing rcdb (/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d) for hinst (top) of cell (CONV);
[06/04 11:32:33    360s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 0 access done (mem: 1513.043M)
[06/04 11:32:33    360s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1513.043M)
[06/04 11:32:33    360s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1513.043M)
[06/04 11:32:33    360s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1490.3M
[06/04 11:32:33    360s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1490.3M
[06/04 11:32:33    360s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1490.3M
[06/04 11:32:33    360s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1490.3M
[06/04 11:32:33    360s] GigaOpt Hold Optimizer is used
[06/04 11:32:33    360s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/04 11:32:33    360s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1490.348M)
[06/04 11:32:33    360s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1490.3M)
[06/04 11:32:33    360s] LayerId::1 widthSet size::4
[06/04 11:32:33    360s] LayerId::2 widthSet size::4
[06/04 11:32:33    360s] LayerId::3 widthSet size::4
[06/04 11:32:33    360s] LayerId::4 widthSet size::4
[06/04 11:32:33    360s] LayerId::5 widthSet size::4
[06/04 11:32:33    360s] LayerId::6 widthSet size::2
[06/04 11:32:33    360s] Initializing multi-corner capacitance tables ... 
[06/04 11:32:33    360s] Initializing multi-corner resistance tables ...
[06/04 11:32:33    360s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250778 ; uaWl: 1.000000 ; uaWlH: 0.267919 ; aWlH: 0.000000 ; Pmax: 0.846600 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:32:33    360s] End AAE Lib Interpolated Model. (MEM=1490.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:33    360s] 
[06/04 11:32:33    360s] Creating Lib Analyzer ...
[06/04 11:32:33    360s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 11:32:33    360s] Summary for sequential cells identification: 
[06/04 11:32:33    360s]   Identified SBFF number: 14
[06/04 11:32:33    360s]   Identified MBFF number: 0
[06/04 11:32:33    360s]   Identified SB Latch number: 0
[06/04 11:32:33    360s]   Identified MB Latch number: 0
[06/04 11:32:33    360s]   Not identified SBFF number: 0
[06/04 11:32:33    360s]   Not identified MBFF number: 0
[06/04 11:32:33    360s]   Not identified SB Latch number: 0
[06/04 11:32:33    360s]   Not identified MB Latch number: 0
[06/04 11:32:33    360s]   Number of sequential cells which are not FFs: 13
[06/04 11:32:33    360s]  Visiting view : AV_func_max
[06/04 11:32:33    360s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:32:33    360s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:32:33    360s]  Visiting view : AV_scan_max
[06/04 11:32:33    360s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:32:33    360s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:32:33    360s]  Visiting view : AV_func_min
[06/04 11:32:33    360s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:32:33    360s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:32:33    360s]  Visiting view : AV_scan_min
[06/04 11:32:33    360s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:32:33    360s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:32:33    360s]  Setting StdDelay to 58.40
[06/04 11:32:33    360s] Creating Cell Server, finished. 
[06/04 11:32:33    360s] 
[06/04 11:32:33    360s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:32:33    360s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 11:32:33    360s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 11:32:33    360s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 11:32:33    360s] 
[06/04 11:32:33    360s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:32:34    360s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:01 mem=1490.3M
[06/04 11:32:34    360s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:01 mem=1490.3M
[06/04 11:32:34    360s] Creating Lib Analyzer, finished. 
[06/04 11:32:34    360s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:01 mem=1490.3M ***
[06/04 11:32:34    361s] Starting delay calculation for Hold views
[06/04 11:32:34    361s] Starting SI iteration 1 using Infinite Timing Windows
[06/04 11:32:34    361s] #################################################################################
[06/04 11:32:34    361s] # Design Stage: PostRoute
[06/04 11:32:34    361s] # Design Name: CONV
[06/04 11:32:34    361s] # Design Mode: 180nm
[06/04 11:32:34    361s] # Analysis Mode: MMMC OCV 
[06/04 11:32:34    361s] # Parasitics Mode: SPEF/RCDB
[06/04 11:32:34    361s] # Signoff Settings: SI On 
[06/04 11:32:34    361s] #################################################################################
[06/04 11:32:34    361s] AAE_INFO: 1 threads acquired from CTE.
[06/04 11:32:34    361s] Setting infinite Tws ...
[06/04 11:32:34    361s] First Iteration Infinite Tw... 
[06/04 11:32:34    361s] Calculate late delays in OCV mode...
[06/04 11:32:34    361s] Calculate early delays in OCV mode...
[06/04 11:32:34    361s] Calculate late delays in OCV mode...
[06/04 11:32:34    361s] Calculate early delays in OCV mode...
[06/04 11:32:34    361s] Topological Sorting (REAL = 0:00:00.0, MEM = 1504.8M, InitMEM = 1504.8M)
[06/04 11:32:34    361s] Start delay calculation (fullDC) (1 T). (MEM=1504.83)
[06/04 11:32:34    361s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[06/04 11:32:34    361s] End AAE Lib Interpolated Model. (MEM=1504.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:35    361s] Total number of fetched objects 2613
[06/04 11:32:35    361s] AAE_INFO-618: Total number of nets in the design is 2479,  100.0 percent of the nets selected for SI analysis
[06/04 11:32:35    361s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:35    361s] End delay calculation. (MEM=1520.51 CPU=0:00:00.6 REAL=0:00:01.0)
[06/04 11:32:35    361s] End delay calculation (fullDC). (MEM=1520.51 CPU=0:00:00.7 REAL=0:00:01.0)
[06/04 11:32:35    361s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1520.5M) ***
[06/04 11:32:35    361s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1520.5M)
[06/04 11:32:35    361s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/04 11:32:35    361s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1520.5M)
[06/04 11:32:35    361s] 
[06/04 11:32:35    361s] Executing IPO callback for view pruning ..
[06/04 11:32:35    361s] Starting SI iteration 2
[06/04 11:32:35    361s] Calculate late delays in OCV mode...
[06/04 11:32:35    361s] Calculate early delays in OCV mode...
[06/04 11:32:35    361s] Calculate late delays in OCV mode...
[06/04 11:32:35    361s] Calculate early delays in OCV mode...
[06/04 11:32:35    361s] Start delay calculation (fullDC) (1 T). (MEM=1480.99)
[06/04 11:32:35    361s] End AAE Lib Interpolated Model. (MEM=1480.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:35    361s] Glitch Analysis: View AV_func_min -- Total Number of Nets Skipped = 0. 
[06/04 11:32:35    361s] Glitch Analysis: View AV_func_min -- Total Number of Nets Analyzed = 2613. 
[06/04 11:32:35    361s] Glitch Analysis: View AV_scan_min -- Total Number of Nets Skipped = 0. 
[06/04 11:32:35    361s] Glitch Analysis: View AV_scan_min -- Total Number of Nets Analyzed = 105. 
[06/04 11:32:35    361s] Total number of fetched objects 2613
[06/04 11:32:35    361s] AAE_INFO-618: Total number of nets in the design is 2479,  1.1 percent of the nets selected for SI analysis
[06/04 11:32:35    361s] End delay calculation. (MEM=1503.88 CPU=0:00:00.0 REAL=0:00:00.0)
[06/04 11:32:35    361s] End delay calculation (fullDC). (MEM=1503.88 CPU=0:00:00.0 REAL=0:00:00.0)
[06/04 11:32:35    361s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1503.9M) ***
[06/04 11:32:35    362s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:06:02 mem=1503.9M)
[06/04 11:32:35    362s] 
[06/04 11:32:35    362s] Active hold views:
[06/04 11:32:35    362s]  AV_func_min
[06/04 11:32:35    362s]   Dominating endpoints: 227
[06/04 11:32:35    362s]   Dominating TNS: -0.067
[06/04 11:32:35    362s] 
[06/04 11:32:35    362s]  AV_scan_min
[06/04 11:32:35    362s]   Dominating endpoints: 76
[06/04 11:32:35    362s]   Dominating TNS: -0.000
[06/04 11:32:35    362s] 
[06/04 11:32:35    362s] Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:06:02 mem=1519.1M ***
[06/04 11:32:35    362s] Done building hold timer [819 node(s), 901 edge(s), 2 view(s)] (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:06:02 mem=1519.1M ***
[06/04 11:32:35    362s] Starting delay calculation for Setup views
[06/04 11:32:35    362s] Starting SI iteration 1 using Infinite Timing Windows
[06/04 11:32:35    362s] #################################################################################
[06/04 11:32:35    362s] # Design Stage: PostRoute
[06/04 11:32:35    362s] # Design Name: CONV
[06/04 11:32:35    362s] # Design Mode: 180nm
[06/04 11:32:35    362s] # Analysis Mode: MMMC OCV 
[06/04 11:32:35    362s] # Parasitics Mode: SPEF/RCDB
[06/04 11:32:35    362s] # Signoff Settings: SI On 
[06/04 11:32:35    362s] #################################################################################
[06/04 11:32:35    362s] AAE_INFO: 1 threads acquired from CTE.
[06/04 11:32:35    362s] Setting infinite Tws ...
[06/04 11:32:35    362s] First Iteration Infinite Tw... 
[06/04 11:32:35    362s] Calculate early delays in OCV mode...
[06/04 11:32:35    362s] Calculate late delays in OCV mode...
[06/04 11:32:35    362s] Calculate early delays in OCV mode...
[06/04 11:32:35    362s] Calculate late delays in OCV mode...
[06/04 11:32:35    362s] Topological Sorting (REAL = 0:00:00.0, MEM = 1510.9M, InitMEM = 1510.9M)
[06/04 11:32:35    362s] Start delay calculation (fullDC) (1 T). (MEM=1510.93)
[06/04 11:32:35    362s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[06/04 11:32:35    362s] End AAE Lib Interpolated Model. (MEM=1510.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:36    362s] Total number of fetched objects 2613
[06/04 11:32:36    362s] AAE_INFO-618: Total number of nets in the design is 2479,  100.0 percent of the nets selected for SI analysis
[06/04 11:32:36    362s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:36    362s] End delay calculation. (MEM=1495.67 CPU=0:00:00.6 REAL=0:00:01.0)
[06/04 11:32:36    362s] End delay calculation (fullDC). (MEM=1495.67 CPU=0:00:00.6 REAL=0:00:01.0)
[06/04 11:32:36    362s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1495.7M) ***
[06/04 11:32:36    363s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1495.7M)
[06/04 11:32:36    363s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/04 11:32:36    363s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1495.7M)
[06/04 11:32:36    363s] 
[06/04 11:32:36    363s] Executing IPO callback for view pruning ..
[06/04 11:32:36    363s] Starting SI iteration 2
[06/04 11:32:36    363s] Calculate early delays in OCV mode...
[06/04 11:32:36    363s] Calculate late delays in OCV mode...
[06/04 11:32:36    363s] Calculate early delays in OCV mode...
[06/04 11:32:36    363s] Calculate late delays in OCV mode...
[06/04 11:32:36    363s] Start delay calculation (fullDC) (1 T). (MEM=1481.14)
[06/04 11:32:36    363s] End AAE Lib Interpolated Model. (MEM=1481.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:36    363s] Glitch Analysis: View AV_func_max -- Total Number of Nets Skipped = 0. 
[06/04 11:32:36    363s] Glitch Analysis: View AV_func_max -- Total Number of Nets Analyzed = 2613. 
[06/04 11:32:36    363s] Glitch Analysis: View AV_scan_max -- Total Number of Nets Skipped = 0. 
[06/04 11:32:36    363s] Glitch Analysis: View AV_scan_max -- Total Number of Nets Analyzed = 105. 
[06/04 11:32:36    363s] Total number of fetched objects 2613
[06/04 11:32:36    363s] AAE_INFO-618: Total number of nets in the design is 2479,  1.1 percent of the nets selected for SI analysis
[06/04 11:32:36    363s] End delay calculation. (MEM=1504.04 CPU=0:00:00.0 REAL=0:00:00.0)
[06/04 11:32:36    363s] End delay calculation (fullDC). (MEM=1504.04 CPU=0:00:00.1 REAL=0:00:00.0)
[06/04 11:32:36    363s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1504.0M) ***
[06/04 11:32:36    363s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:06:03 mem=1504.0M)
[06/04 11:32:36    363s] Done building cte setup timing graph (fixHold) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:06:03 mem=1504.0M ***
[06/04 11:32:36    363s] *info: category slack lower bound [L 0.0] in2out in2reg reg2out default
[06/04 11:32:36    363s] *info: category slack lower bound [H 0.0] reg2cgate 
[06/04 11:32:36    363s] *info: category slack lower bound [H 0.0] reg2reg 
[06/04 11:32:36    363s] --------------------------------------------------- 
[06/04 11:32:36    363s]    Setup Violation Summary with Target Slack (0.000 ns)
[06/04 11:32:36    363s] --------------------------------------------------- 
[06/04 11:32:36    363s]          WNS    reg2regWNS
[06/04 11:32:36    363s]     0.000 ns      0.062 ns
[06/04 11:32:36    363s] --------------------------------------------------- 
[06/04 11:32:36    363s]   Timing/DRV Snapshot: (REF)
[06/04 11:32:36    363s]      Weighted WNS: 0.000
[06/04 11:32:36    363s]       All  PG WNS: 0.000
[06/04 11:32:36    363s]       High PG WNS: 0.000
[06/04 11:32:36    363s]       All  PG TNS: 0.000
[06/04 11:32:36    363s]       High PG TNS: 0.000
[06/04 11:32:36    363s]          Tran DRV: 0 (0)
[06/04 11:32:36    363s]           Cap DRV: 0 (0)
[06/04 11:32:36    363s]        Fanout DRV: 0 (1)
[06/04 11:32:36    363s]            Glitch: 0 (0)
[06/04 11:32:36    363s]    Category Slack: { [L, 0.000] [H, 0.062] [H, 0.062] }
[06/04 11:32:36    363s] 
[06/04 11:32:36    363s] 
[06/04 11:32:36    363s] *Info: minBufDelay = 134.1 ps, libStdDelay = 58.4 ps, minBufSize = 10035200 (4.0)
[06/04 11:32:36    363s] *Info: worst delay setup view: AV_func_max AV_scan_max
[06/04 11:32:36    363s] Footprint list for hold buffering (delay unit: ps)
[06/04 11:32:36    363s] =================================================================
[06/04 11:32:36    363s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[06/04 11:32:36    363s] ------------------------------------------------------------------
[06/04 11:32:36    363s] *Info:       71.4       2.05    4.0  36.28 BUFFD1 (I,Z)
[06/04 11:32:36    363s] *Info:      131.9       2.22    5.0  50.52 DEL1 (I,Z)
[06/04 11:32:36    363s] *Info:       69.0       2.14    6.0  18.38 BUFFD2 (I,Z)
[06/04 11:32:36    363s] *Info:       76.1       2.14    7.0  12.39 BUFFD3 (I,Z)
[06/04 11:32:36    363s] *Info:       62.8       2.14    9.0   9.26 BUFFD4 (I,Z)
[06/04 11:32:36    363s] *Info:      214.3       2.37   10.0  51.35 DEL2 (I,Z)
[06/04 11:32:36    363s] *Info:       72.3       2.10   12.0   6.24 BUFFD6 (I,Z)
[06/04 11:32:36    363s] *Info:       71.6       2.11   16.0   4.65 BUFFD8 (I,Z)
[06/04 11:32:36    363s] *Info:      365.0       2.42   16.0  51.96 DEL3 (I,Z)
[06/04 11:32:36    363s] *Info:       70.4       2.11   20.0   3.72 BUFFD10 (I,Z)
[06/04 11:32:36    363s] *Info:       74.4       2.10   22.0   3.12 BUFFD12 (I,Z)
[06/04 11:32:36    363s] *Info:      515.9       2.44   22.0  52.20 DEL4 (I,Z)
[06/04 11:32:36    363s] =================================================================
[06/04 11:32:36    363s] Setting latch borrow mode to budget during optimization.
[06/04 11:32:36    363s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1519.3M
[06/04 11:32:36    363s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1519.3M
[06/04 11:32:36    363s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max
Hold  views included:
 AV_func_min AV_scan_min

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.062  |  4.901  |  0.000  |  0.285  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.056  |  0.031  |  0.028  |  0.030  | -0.056  |   N/A   |  0.000  |
|           TNS (ns):| -0.067  |  0.000  |  0.000  |  0.000  | -0.067  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    0    |    0    |    0    |    3    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.467%
Total number of glitch violations: 0
------------------------------------------------------------
Deleting Cell Server ...
[06/04 11:32:36    363s] Deleting Lib Analyzer.
[06/04 11:32:36    363s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 11:32:36    363s] Summary for sequential cells identification: 
[06/04 11:32:36    363s]   Identified SBFF number: 14
[06/04 11:32:36    363s]   Identified MBFF number: 0
[06/04 11:32:36    363s]   Identified SB Latch number: 0
[06/04 11:32:36    363s]   Identified MB Latch number: 0
[06/04 11:32:36    363s]   Not identified SBFF number: 0
[06/04 11:32:36    363s]   Not identified MBFF number: 0
[06/04 11:32:36    363s]   Not identified SB Latch number: 0
[06/04 11:32:36    363s]   Not identified MB Latch number: 0
[06/04 11:32:36    363s]   Number of sequential cells which are not FFs: 13
[06/04 11:32:36    363s]  Visiting view : AV_func_max
[06/04 11:32:36    363s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:32:36    363s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:32:36    363s]  Visiting view : AV_scan_max
[06/04 11:32:36    363s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:32:36    363s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:32:36    363s]  Visiting view : AV_func_min
[06/04 11:32:36    363s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:32:36    363s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:32:36    363s]  Visiting view : AV_scan_min
[06/04 11:32:36    363s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:32:36    363s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:32:36    363s]  Setting StdDelay to 58.40
[06/04 11:32:36    363s] Creating Cell Server, finished. 
[06/04 11:32:36    363s] 
[06/04 11:32:36    363s] Deleting Cell Server ...
[06/04 11:32:36    363s] 
[06/04 11:32:36    363s] Creating Lib Analyzer ...
[06/04 11:32:36    363s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 11:32:36    363s] Summary for sequential cells identification: 
[06/04 11:32:36    363s]   Identified SBFF number: 14
[06/04 11:32:36    363s]   Identified MBFF number: 0
[06/04 11:32:36    363s]   Identified SB Latch number: 0
[06/04 11:32:36    363s]   Identified MB Latch number: 0
[06/04 11:32:36    363s]   Not identified SBFF number: 0
[06/04 11:32:36    363s]   Not identified MBFF number: 0
[06/04 11:32:36    363s]   Not identified SB Latch number: 0
[06/04 11:32:36    363s]   Not identified MB Latch number: 0
[06/04 11:32:36    363s]   Number of sequential cells which are not FFs: 13
[06/04 11:32:36    363s]  Visiting view : AV_func_max
[06/04 11:32:36    363s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:32:36    363s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:32:36    363s]  Visiting view : AV_scan_max
[06/04 11:32:36    363s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 11:32:36    363s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 11:32:36    363s]  Visiting view : AV_func_min
[06/04 11:32:36    363s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:32:36    363s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:32:36    363s]  Visiting view : AV_scan_min
[06/04 11:32:36    363s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:32:36    363s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:32:36    363s]  Setting StdDelay to 58.40
[06/04 11:32:36    363s] Creating Cell Server, finished. 
[06/04 11:32:36    363s] 
[06/04 11:32:36    363s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 11:32:36    363s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 11:32:36    363s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 11:32:36    363s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 11:32:36    363s] 
[06/04 11:32:36    363s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 11:32:37    364s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:04 mem=1535.3M
[06/04 11:32:37    364s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:04 mem=1535.3M
[06/04 11:32:37    364s] Creating Lib Analyzer, finished. 
[06/04 11:32:37    364s] Hold Timer stdDelay = 58.4ps
[06/04 11:32:37    364s]  Visiting view : AV_func_min
[06/04 11:32:37    364s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:32:37    364s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:32:37    364s]  Visiting view : AV_scan_min
[06/04 11:32:37    364s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 11:32:37    364s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 11:32:37    364s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1158.2M, totSessionCpu=0:06:04 **
[06/04 11:32:37    364s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:04.3/0:20:02.7 (0.3), mem = 1497.3M
[06/04 11:32:37    364s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.53946.4
[06/04 11:32:37    364s] gigaOpt Hold fixing search radius: 179.200000 Microns (40 stdCellHgt)
[06/04 11:32:37    364s] gigaOpt Hold fixing search radius on new term: 22.400000 Microns (5 stdCellHgt)
[06/04 11:32:37    364s] gigaOpt Hold fixing search radius: 179.200000 Microns (40 stdCellHgt)
[06/04 11:32:37    364s] gigaOpt Hold fixing search radius on new term: 22.400000 Microns (5 stdCellHgt)
[06/04 11:32:37    364s] *info: Run optDesign holdfix with 1 thread.
[06/04 11:32:37    364s] Info: 1 ideal net excluded from IPO operation.
[06/04 11:32:37    364s] Info: 9 clock nets excluded from IPO operation.
[06/04 11:32:37    364s] --------------------------------------------------- 
[06/04 11:32:37    364s]    Hold Timing Summary  - Initial 
[06/04 11:32:37    364s] --------------------------------------------------- 
[06/04 11:32:37    364s]  Target slack:       0.0000 ns
[06/04 11:32:37    364s]  View: AV_func_min 
[06/04 11:32:37    364s]    WNS:      -0.0557
[06/04 11:32:37    364s]    TNS:      -0.0671
[06/04 11:32:37    364s]    VP :            3
[06/04 11:32:37    364s]    Worst hold path end point: cdata_wr[2] 
[06/04 11:32:37    364s]  View: AV_scan_min 
[06/04 11:32:37    364s]    WNS:       0.0301
[06/04 11:32:37    364s]    TNS:       0.0000
[06/04 11:32:37    364s]    VP :            0
[06/04 11:32:37    364s]    Worst hold path end point: cs_reg_0_/D 
[06/04 11:32:37    364s] --------------------------------------------------- 
[06/04 11:32:37    364s] Info: Done creating the CCOpt slew target map.
[06/04 11:32:37    364s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 11:32:37    364s] ### Creating PhyDesignMc. totSessionCpu=0:06:04 mem=1614.8M
[06/04 11:32:37    364s] OPERPROF: Starting DPlace-Init at level 1, MEM:1614.8M
[06/04 11:32:37    364s] #spOpts: N=180 mergeVia=F 
[06/04 11:32:37    364s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1614.8M
[06/04 11:32:37    364s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1614.8M
[06/04 11:32:37    364s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1614.8MB).
[06/04 11:32:37    364s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.005, MEM:1614.8M
[06/04 11:32:37    364s] TotalInstCnt at PhyDesignMc Initialization: 2,209
[06/04 11:32:37    364s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:04 mem=1614.8M
[06/04 11:32:37    364s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1614.8M
[06/04 11:32:37    364s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1614.8M
[06/04 11:32:37    364s] 
[06/04 11:32:37    364s] *** Starting Core Fixing (fixHold) cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:06:04 mem=1614.8M density=65.467% ***
[06/04 11:32:37    364s] Optimizer Target Slack 0.000 StdDelay is 0.058  
[06/04 11:32:37    364s] ### Creating LA Mngr. totSessionCpu=0:06:04 mem=1614.8M
[06/04 11:32:37    364s] ### Creating LA Mngr, finished. totSessionCpu=0:06:04 mem=1614.8M

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.062  |  0.062  |  2.450  |  2.450  |  0.285  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 65.467%
------------------------------------------------------------
[06/04 11:32:37    364s] *info: Hold Batch Commit is enabled
[06/04 11:32:37    364s] *info: Levelized Batch Commit is enabled
[06/04 11:32:37    364s] 
[06/04 11:32:37    364s] Phase I ......
[06/04 11:32:37    364s] Executing transform: ECO Safe Resize
[06/04 11:32:37    364s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/04 11:32:37    364s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[06/04 11:32:37    364s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/04 11:32:37    364s] Worst hold path end point:
[06/04 11:32:37    364s]   cdata_wr[2]
[06/04 11:32:37    364s]     net: cdata_wr[2] (nrTerm=2)
[06/04 11:32:37    364s] |   0|  -0.056|    -0.07|       3|          0|       0(     0)|    65.47%|   0:00:00.0|  1614.8M|
[06/04 11:32:37    364s] Worst hold path end point:
[06/04 11:32:37    364s]   cdata_wr[2]
[06/04 11:32:37    364s]     net: cdata_wr[2] (nrTerm=2)
[06/04 11:32:37    364s] |   1|  -0.056|    -0.07|       3|          0|       0(     0)|    65.47%|   0:00:00.0|  1614.8M|
[06/04 11:32:37    364s] 
[06/04 11:32:37    364s] Capturing REF for hold ...
[06/04 11:32:37    364s]    Hold Timing Snapshot: (REF)
[06/04 11:32:37    364s]              All PG WNS: -0.056
[06/04 11:32:37    364s]              All PG TNS: -0.067
[06/04 11:32:37    364s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/04 11:32:37    364s] Executing transform: AddBuffer + LegalResize
[06/04 11:32:37    364s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/04 11:32:37    364s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[06/04 11:32:37    364s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/04 11:32:37    364s] Worst hold path end point:
[06/04 11:32:37    364s]   cdata_wr[2]
[06/04 11:32:37    364s]     net: cdata_wr[2] (nrTerm=2)
[06/04 11:32:37    364s] |   0|  -0.056|    -0.07|       3|          0|       0(     0)|    65.47%|   0:00:00.0|  1614.8M|
[06/04 11:32:37    364s] Worst hold path end point:
[06/04 11:32:37    364s]   cdata_wr[14]
[06/04 11:32:37    364s]     net: cdata_wr[14] (nrTerm=2)
[06/04 11:32:37    364s] |   1|   0.003|     0.00|       0|          3|       0(     0)|    65.51%|   0:00:00.0|  1614.8M|
[06/04 11:32:37    364s] 
[06/04 11:32:37    364s] Capturing REF for hold ...
[06/04 11:32:37    364s]    Hold Timing Snapshot: (REF)
[06/04 11:32:37    364s]              All PG WNS: 0.003
[06/04 11:32:37    364s]              All PG TNS: 0.000
[06/04 11:32:37    364s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/04 11:32:37    364s] 
[06/04 11:32:37    364s] *info:    Total 3 cells added for Phase I
[06/04 11:32:37    364s] --------------------------------------------------- 
[06/04 11:32:37    364s]    Hold Timing Summary  - Phase I 
[06/04 11:32:37    364s] --------------------------------------------------- 
[06/04 11:32:37    364s]  Target slack:       0.0000 ns
[06/04 11:32:37    364s]  View: AV_func_min 
[06/04 11:32:37    364s]    WNS:       0.0033
[06/04 11:32:37    364s]    TNS:       0.0000
[06/04 11:32:37    364s]    VP :            0
[06/04 11:32:37    364s]    Worst hold path end point: cdata_wr[14] 
[06/04 11:32:37    364s]  View: AV_scan_min 
[06/04 11:32:37    364s]    WNS:       0.0301
[06/04 11:32:37    364s]    TNS:       0.0000
[06/04 11:32:37    364s]    VP :            0
[06/04 11:32:37    364s]    Worst hold path end point: cs_reg_0_/D 
[06/04 11:32:37    364s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.062  |  0.062  |  2.450  |  2.450  |  0.285  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 65.508%
------------------------------------------------------------
[06/04 11:32:37    364s] 
[06/04 11:32:37    364s] *** Finished Core Fixing (fixHold) cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:06:05 mem=1622.8M density=65.508% ***
[06/04 11:32:37    364s] 
[06/04 11:32:37    364s] *info:
[06/04 11:32:37    364s] *info: Added a total of 3 cells to fix/reduce hold violation
[06/04 11:32:37    364s] *info:          in which 2 termBuffering
[06/04 11:32:37    364s] *info:          in which 0 dummyBuffering
[06/04 11:32:37    364s] *info:
[06/04 11:32:37    364s] *info: Summary: 
[06/04 11:32:37    364s] *info:            2 cells of type 'BUFFD1' (4.0, 	36.279) used
[06/04 11:32:37    364s] *info:            1 cell  of type 'DEL1' (5.0, 	50.518) used
[06/04 11:32:37    364s] 
[06/04 11:32:37    364s] *** Finish Post Route Hold Fixing (cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:06:05 mem=1622.8M density=65.508%) ***
[06/04 11:32:37    364s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.53946.4
[06/04 11:32:37    364s] *** HoldOpt [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:06:04.5/0:20:02.9 (0.3), mem = 1603.8M
[06/04 11:32:37    364s] **INFO: total 3 insts, 0 nets marked don't touch
[06/04 11:32:37    364s] **INFO: total 3 insts, 0 nets marked don't touch DB property
[06/04 11:32:37    364s] **INFO: total 3 insts, 0 nets unmarked don't touch

[06/04 11:32:37    364s] TotalInstCnt at PhyDesignMc Destruction: 2,212
[06/04 11:32:37    364s] Running refinePlace -preserveRouting true -hardFence false
[06/04 11:32:37    364s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1603.8M
[06/04 11:32:37    364s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1603.8M
[06/04 11:32:37    364s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1603.8M
[06/04 11:32:37    364s] #spOpts: N=180 
[06/04 11:32:37    364s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1603.8M
[06/04 11:32:37    364s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.002, MEM:1603.8M
[06/04 11:32:37    364s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1603.8MB).
[06/04 11:32:37    364s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.000, REAL:0.004, MEM:1603.8M
[06/04 11:32:37    364s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.000, REAL:0.004, MEM:1603.8M
[06/04 11:32:37    364s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.53946.8
[06/04 11:32:37    364s] OPERPROF:   Starting RefinePlace at level 2, MEM:1603.8M
[06/04 11:32:37    364s] *** Starting refinePlace (0:06:05 mem=1603.8M) ***
[06/04 11:32:37    364s] Total net bbox length = 7.401e+04 (3.634e+04 3.767e+04) (ext = 1.460e+04)
[06/04 11:32:37    364s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1603.8M
[06/04 11:32:37    364s] Starting refinePlace ...
[06/04 11:32:37    364s]   Spread Effort: high, post-route mode, useDDP on.
[06/04 11:32:37    364s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1603.8MB) @(0:06:05 - 0:06:05).
[06/04 11:32:37    364s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:32:37    364s] wireLenOptFixPriorityInst 156 inst fixed
[06/04 11:32:37    364s] 
[06/04 11:32:37    364s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[06/04 11:32:37    364s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:32:37    364s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1603.8MB) @(0:06:05 - 0:06:05).
[06/04 11:32:37    364s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 11:32:37    364s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1603.8MB
[06/04 11:32:37    364s] Statistics of distance of Instance movement in refine placement:
[06/04 11:32:37    364s]   maximum (X+Y) =         0.00 um
[06/04 11:32:37    364s]   mean    (X+Y) =         0.00 um
[06/04 11:32:37    364s] Summary Report:
[06/04 11:32:37    364s] Instances move: 0 (out of 2205 movable)
[06/04 11:32:37    364s] Instances flipped: 0
[06/04 11:32:37    364s] Mean displacement: 0.00 um
[06/04 11:32:37    364s] Max displacement: 0.00 um 
[06/04 11:32:37    364s] Total instances moved : 0
[06/04 11:32:37    364s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.050, REAL:0.047, MEM:1603.8M
[06/04 11:32:37    364s] Total net bbox length = 7.401e+04 (3.634e+04 3.767e+04) (ext = 1.460e+04)
[06/04 11:32:37    364s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1603.8MB
[06/04 11:32:37    364s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1603.8MB) @(0:06:05 - 0:06:05).
[06/04 11:32:37    364s] *** Finished refinePlace (0:06:05 mem=1603.8M) ***
[06/04 11:32:37    364s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.53946.8
[06/04 11:32:37    364s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.050, REAL:0.051, MEM:1603.8M
[06/04 11:32:37    364s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.065, MEM:1603.8M
[06/04 11:32:37    364s] 
[06/04 11:32:37    364s] =============================================================================================
[06/04 11:32:37    364s]  Step TAT Report for HoldOpt #2
[06/04 11:32:37    364s] =============================================================================================
[06/04 11:32:37    364s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:32:37    364s] ---------------------------------------------------------------------------------------------
[06/04 11:32:37    364s] [ ViewPruning            ]      6   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.8
[06/04 11:32:37    364s] [ RefinePlace            ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.9
[06/04 11:32:37    364s] [ TimingUpdate           ]      6   0:00:00.2  (   4.5 % )     0:00:02.0 /  0:00:02.0    1.0
[06/04 11:32:37    364s] [ FullDelayCalc          ]      2   0:00:01.7  (  38.1 % )     0:00:01.8 /  0:00:01.8    1.0
[06/04 11:32:37    364s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[06/04 11:32:37    364s] [ TimingReport           ]      4   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[06/04 11:32:37    364s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[06/04 11:32:37    364s] [ SlackTraversorInit     ]      7   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 11:32:37    364s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:37    364s] [ LibAnalyzerInit        ]      2   0:00:01.7  (  36.9 % )     0:00:01.7 /  0:00:01.7    1.0
[06/04 11:32:37    364s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:37    364s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 11:32:37    364s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[06/04 11:32:37    364s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[06/04 11:32:37    364s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 11:32:37    364s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:37    364s] [ OptEval                ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[06/04 11:32:37    364s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[06/04 11:32:37    364s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[06/04 11:32:37    364s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:37    364s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[06/04 11:32:37    364s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:37    364s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:37    364s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[06/04 11:32:37    364s] [ HoldTimerNodeList      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 11:32:37    364s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:37    364s] [ HoldReEval             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[06/04 11:32:37    364s] [ HoldCollectNode        ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:37    364s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:37    364s] [ HoldBottleneckCount    ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.6
[06/04 11:32:37    364s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:37    364s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:37    364s] [ HoldDBCommit           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    7.4
[06/04 11:32:37    364s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:37    364s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:32:37    364s] [ GenerateDrvReportData  ]      2   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.0    0.8
[06/04 11:32:37    364s] [ ReportAnalysisSummary  ]      8   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.1
[06/04 11:32:37    364s] [ MISC                   ]          0:00:00.4  (   9.1 % )     0:00:00.4 /  0:00:00.5    1.2
[06/04 11:32:37    364s] ---------------------------------------------------------------------------------------------
[06/04 11:32:37    364s]  HoldOpt #2 TOTAL                   0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.6    1.0
[06/04 11:32:37    364s] ---------------------------------------------------------------------------------------------
[06/04 11:32:37    364s] 
[06/04 11:32:37    364s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1542.8M
[06/04 11:32:37    364s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.003, MEM:1542.8M
[06/04 11:32:37    364s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1542.8M
[06/04 11:32:37    364s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1542.8M
[06/04 11:32:37    364s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.062  |  0.062  |  2.450  |  2.450  |  0.285  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.508%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 1208.4M, totSessionCpu=0:06:05 **
[06/04 11:32:37    364s] -routeWithEco false                       # bool, default=false
[06/04 11:32:37    364s] -routeWithEco true                        # bool, default=false, user setting
[06/04 11:32:37    364s] -routeSelectedNetOnly false               # bool, default=false
[06/04 11:32:37    364s] -routeWithTimingDriven true               # bool, default=false, user setting
[06/04 11:32:37    364s] -routeWithTimingDriven false              # bool, default=false
[06/04 11:32:37    364s] -routeWithSiDriven true                   # bool, default=false, user setting
[06/04 11:32:37    364s] -routeWithSiDriven false                  # bool, default=false, user setting
[06/04 11:32:37    364s] Existing Dirty Nets : 6
[06/04 11:32:37    364s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[06/04 11:32:37    364s] Reset Dirty Nets : 6
[06/04 11:32:37    364s] 
[06/04 11:32:37    364s] globalDetailRoute
[06/04 11:32:37    364s] 
[06/04 11:32:37    364s] ### Time Record (globalDetailRoute) is installed.
[06/04 11:32:37    364s] #Start globalDetailRoute on Wed Jun  4 11:32:37 2025
[06/04 11:32:37    364s] #
[06/04 11:32:37    364s] ### Time Record (Pre Callback) is installed.
[06/04 11:32:37    364s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1542.758M)
[06/04 11:32:37    364s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 0 access done (mem: 1542.758M)
[06/04 11:32:37    364s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 4958 access done (mem: 1542.758M)
[06/04 11:32:37    364s] ### Time Record (Pre Callback) is uninstalled.
[06/04 11:32:37    364s] ### Time Record (DB Import) is installed.
[06/04 11:32:37    364s] ### Time Record (Timing Data Generation) is installed.
[06/04 11:32:37    364s] ### Time Record (Timing Data Generation) is uninstalled.
[06/04 11:32:37    364s] ### Net info: total nets: 2482
[06/04 11:32:37    364s] ### Net info: dirty nets: 0
[06/04 11:32:37    364s] ### Net info: marked as disconnected nets: 0
[06/04 11:32:38    364s] #num needed restored net=0
[06/04 11:32:38    364s] #need_extraction net=0 (total=2482)
[06/04 11:32:38    364s] ### Net info: fully routed nets: 2478
[06/04 11:32:38    364s] ### Net info: trivial (< 2 pins) nets: 2
[06/04 11:32:38    364s] ### Net info: unrouted nets: 2
[06/04 11:32:38    364s] ### Net info: re-extraction nets: 0
[06/04 11:32:38    364s] ### Net info: ignored nets: 0
[06/04 11:32:38    364s] ### Net info: skip routing nets: 0
[06/04 11:32:38    364s] #Processed 3 dirty instances, 7 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[06/04 11:32:38    364s] #(3 insts marked dirty, reset pre-exisiting dirty flag on 3 insts, 8 nets marked need extraction)
[06/04 11:32:38    364s] ### import design signature (146): route=1632469083 flt_obj=0 vio=1041304714 swire=282492057 shield_wire=1 net_attr=2144273538 dirty_area=983813557, del_dirty_area=0 cell=32885315 placement=2036499165 pin_access=1635835257
[06/04 11:32:38    364s] ### Time Record (DB Import) is uninstalled.
[06/04 11:32:38    364s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[06/04 11:32:38    364s] #RTESIG:78da8d91316fc32010853bf7579c4806576a5c0e381b8fa994d5ada234ab456a524572a0
[06/04 11:32:38    364s] #       c278e8bf2f4ad7d894e9049fdee3bd5bad8fbb3d30c14be49b6fce5587d0ee451a506eb8
[06/04 11:32:38    364s] #       90ea45f02e3d7dbcb2c7d5faedfd80420396fc76a0380fdec46798461b60b4315edcd7d3
[06/04 11:32:38    364s] #       1f470d014306c51843babdcb54a28218260bc5c9fb6106d1c0cc147d528a3638137eee72
[06/04 11:32:38    364s] #       5a2a60e1b3bbfade0ee5e9e2969d3509389b615cb246291148972a9b1525d13fe46a9e87
[06/04 11:32:38    364s] #       949079889003dbb6875ddb6e9773223512d8188deb4de8136bdd749d235383ce3b9ba1ea
[06/04 11:32:38    364s] #       dccab0e698672a9e679217bb959109a91565c534a97cb19aaabc5083c0663ff4f00b637f
[06/04 11:32:38    364s] #       ffaf
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #Skip comparing routing design signature in db-snapshot flow
[06/04 11:32:38    364s] ### Time Record (Data Preparation) is installed.
[06/04 11:32:38    364s] #RTESIG:78da8d913d4fc330108699f91527b7439168b8f347e28c45ea1a5055582397b8a8526a23
[06/04 11:32:38    364s] #       c719f8f758616de27ab27c8fde0fdf6afdb93f00e358106e7f10654bd01c78ba90d82217
[06/04 11:32:38    364s] #       f285639b461fafec71b57e7b3f12d740054e0736e7de9bf80ce360030c36c68bfb7efae7
[06/04 11:32:38    364s] #       54ad801183cd10437abdc994bc8418460b9b93f7fd0ca2819931faa4146d7026fcdee4b4
[06/04 11:32:38    364s] #       90c0c2577bf59ded8bd3c52d3b6bc5e16cfa61c99a842050ba90d9ae2494ba43aec23c24
[06/04 11:32:38    364s] #       b9c8438a10d8ae39ee9b66b7dc93542d800dd1b8ce842eb1d68dd73932fda0f3ce66a82a
[06/04 11:32:38    364s] #       b7329a763695c884ab90b2625589792685bacb504b9515d34ae637a0559917aa09d86ca0
[06/04 11:32:38    364s] #       873f62950c73
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] ### Time Record (Data Preparation) is uninstalled.
[06/04 11:32:38    364s] ### Time Record (Data Preparation) is installed.
[06/04 11:32:38    364s] #Start routing data preparation on Wed Jun  4 11:32:38 2025
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #Minimum voltage of a net in the design = 0.000.
[06/04 11:32:38    364s] #Maximum voltage of a net in the design = 1.980.
[06/04 11:32:38    364s] #Voltage range [0.000 - 1.980] has 2480 nets.
[06/04 11:32:38    364s] #Voltage range [1.620 - 1.980] has 1 net.
[06/04 11:32:38    364s] #Voltage range [0.000 - 0.000] has 1 net.
[06/04 11:32:38    364s] ### Time Record (Cell Pin Access) is installed.
[06/04 11:32:38    364s] ### Time Record (Cell Pin Access) is uninstalled.
[06/04 11:32:38    364s] # ME1          H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[06/04 11:32:38    364s] # ME2          V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/04 11:32:38    364s] # ME3          H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/04 11:32:38    364s] # ME4          V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/04 11:32:38    364s] # ME5          H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/04 11:32:38    364s] # ME6          V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[06/04 11:32:38    364s] #Monitoring time of adding inner blkg by smac
[06/04 11:32:38    364s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.62 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] #Regenerating Ggrids automatically.
[06/04 11:32:38    364s] #Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.5600.
[06/04 11:32:38    364s] #Using automatically generated G-grids.
[06/04 11:32:38    364s] #Done routing data preparation.
[06/04 11:32:38    364s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.63 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 310.9600 83.7200 ) on ME1 for NET maxpool_res[5]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:38    364s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 312.5100 83.8800 ) on ME1 for NET FE_PHN172_maxpool_res_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:38    364s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 282.2700 97.5600 ) on ME1 for NET FE_PHN142_maxpool_res_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:38    364s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 337.2200 106.6800 ) on ME1 for NET FE_PHN141_maxpool_res_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #Connectivity extraction summary:
[06/04 11:32:38    364s] #4 routed nets are extracted.
[06/04 11:32:38    364s] #    4 (0.16%) extracted nets are partially routed.
[06/04 11:32:38    364s] #2474 routed net(s) are imported.
[06/04 11:32:38    364s] #2 (0.08%) nets are without wires.
[06/04 11:32:38    364s] #2 nets are fixed|skipped|trivial (not extracted).
[06/04 11:32:38    364s] #Total number of nets = 2482.
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #Found 0 nets for post-route si or timing fixing.
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #Finished routing data preparation on Wed Jun  4 11:32:38 2025
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #Cpu time = 00:00:00
[06/04 11:32:38    364s] #Elapsed time = 00:00:00
[06/04 11:32:38    364s] #Increased memory = 4.09 (MB)
[06/04 11:32:38    364s] #Total memory = 1204.63 (MB)
[06/04 11:32:38    364s] #Peak memory = 1578.70 (MB)
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] ### Time Record (Data Preparation) is uninstalled.
[06/04 11:32:38    364s] ### Time Record (Global Routing) is installed.
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #Start global routing on Wed Jun  4 11:32:38 2025
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #Start global routing initialization on Wed Jun  4 11:32:38 2025
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #Number of eco nets is 4
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #Start global routing data preparation on Wed Jun  4 11:32:38 2025
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] ### build_merged_routing_blockage_rect_list starts on Wed Jun  4 11:32:38 2025 with memory = 1204.63 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] #Start routing resource analysis on Wed Jun  4 11:32:38 2025
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] ### init_is_bin_blocked starts on Wed Jun  4 11:32:38 2025 with memory = 1204.63 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Jun  4 11:32:38 2025 with memory = 1204.94 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### adjust_flow_cap starts on Wed Jun  4 11:32:38 2025 with memory = 1204.94 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### adjust_partial_route_blockage starts on Wed Jun  4 11:32:38 2025 with memory = 1204.94 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### set_via_blocked starts on Wed Jun  4 11:32:38 2025 with memory = 1204.94 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### copy_flow starts on Wed Jun  4 11:32:38 2025 with memory = 1204.94 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] #Routing resource analysis is done on Wed Jun  4 11:32:38 2025
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] ### report_flow_cap starts on Wed Jun  4 11:32:38 2025 with memory = 1204.94 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] #  Resource Analysis:
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/04 11:32:38    364s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/04 11:32:38    364s] #  --------------------------------------------------------------
[06/04 11:32:38    364s] #  ME1            H         716           0        2352    43.15%
[06/04 11:32:38    364s] #  ME2            V         667           0        2352     0.00%
[06/04 11:32:38    364s] #  ME3            H         690          26        2352    51.02%
[06/04 11:32:38    364s] #  ME4            V         630          37        2352    54.25%
[06/04 11:32:38    364s] #  ME5            H         684          32        2352    51.02%
[06/04 11:32:38    364s] #  ME6            V         158           8        2352    56.72%
[06/04 11:32:38    364s] #  --------------------------------------------------------------
[06/04 11:32:38    364s] #  Total                   3546       3.02%       14112    42.69%
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #  20 nets (0.81%) with 1 preferred extra spacing.
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### analyze_m2_tracks starts on Wed Jun  4 11:32:38 2025 with memory = 1204.94 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### report_initial_resource starts on Wed Jun  4 11:32:38 2025 with memory = 1204.94 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### mark_pg_pins_accessibility starts on Wed Jun  4 11:32:38 2025 with memory = 1204.94 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### set_net_region starts on Wed Jun  4 11:32:38 2025 with memory = 1204.94 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #Global routing data preparation is done on Wed Jun  4 11:32:38 2025
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.94 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] ### prepare_level starts on Wed Jun  4 11:32:38 2025 with memory = 1204.94 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### init level 1 starts on Wed Jun  4 11:32:38 2025 with memory = 1204.94 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### Level 1 hgrid = 49 X 48
[06/04 11:32:38    364s] ### prepare_level_flow starts on Wed Jun  4 11:32:38 2025 with memory = 1204.94 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #Global routing initialization is done on Wed Jun  4 11:32:38 2025
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.94 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #start global routing iteration 1...
[06/04 11:32:38    364s] ### init_flow_edge starts on Wed Jun  4 11:32:38 2025 with memory = 1204.94 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### routing at level 1 (topmost level) iter 0
[06/04 11:32:38    364s] ### measure_qor starts on Wed Jun  4 11:32:38 2025 with memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### measure_congestion starts on Wed Jun  4 11:32:38 2025 with memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #start global routing iteration 2...
[06/04 11:32:38    364s] ### routing at level 1 (topmost level) iter 1
[06/04 11:32:38    364s] ### measure_qor starts on Wed Jun  4 11:32:38 2025 with memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### measure_congestion starts on Wed Jun  4 11:32:38 2025 with memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] ### route_end starts on Wed Jun  4 11:32:38 2025 with memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[06/04 11:32:38    364s] #Total number of routable nets = 2480.
[06/04 11:32:38    364s] #Total number of nets in the design = 2482.
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #6 routable nets have only global wires.
[06/04 11:32:38    364s] #2474 routable nets have only detail routed wires.
[06/04 11:32:38    364s] #23 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #Routed nets constraints summary:
[06/04 11:32:38    364s] #-----------------------------
[06/04 11:32:38    364s] #        Rules   Unconstrained  
[06/04 11:32:38    364s] #-----------------------------
[06/04 11:32:38    364s] #      Default               6  
[06/04 11:32:38    364s] #-----------------------------
[06/04 11:32:38    364s] #        Total               6  
[06/04 11:32:38    364s] #-----------------------------
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #Routing constraints summary of the whole design:
[06/04 11:32:38    364s] #---------------------------------------------------------------
[06/04 11:32:38    364s] #        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
[06/04 11:32:38    364s] #---------------------------------------------------------------
[06/04 11:32:38    364s] #      Default                 20              3            2457  
[06/04 11:32:38    364s] #---------------------------------------------------------------
[06/04 11:32:38    364s] #        Total                 20              3            2457  
[06/04 11:32:38    364s] #---------------------------------------------------------------
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] ### cal_base_flow starts on Wed Jun  4 11:32:38 2025 with memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### init_flow_edge starts on Wed Jun  4 11:32:38 2025 with memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### cal_flow starts on Wed Jun  4 11:32:38 2025 with memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### report_overcon starts on Wed Jun  4 11:32:38 2025 with memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #                 OverCon       OverCon          
[06/04 11:32:38    364s] #                  #Gcell        #Gcell    %Gcell
[06/04 11:32:38    364s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[06/04 11:32:38    364s] #  ------------------------------------------------------------
[06/04 11:32:38    364s] #  ME1           0(0.00%)      0(0.00%)   (0.00%)     0.42  
[06/04 11:32:38    364s] #  ME2           2(0.09%)      1(0.04%)   (0.13%)     0.67  
[06/04 11:32:38    364s] #  ME3           4(0.20%)      0(0.00%)   (0.20%)     0.60  
[06/04 11:32:38    364s] #  ME4           0(0.00%)      0(0.00%)   (0.00%)     0.64  
[06/04 11:32:38    364s] #  ME5           0(0.00%)      0(0.00%)   (0.00%)     0.56  
[06/04 11:32:38    364s] #  ME6           0(0.00%)      0(0.00%)   (0.00%)     0.57  
[06/04 11:32:38    364s] #  ------------------------------------------------------------
[06/04 11:32:38    364s] #     Total      6(0.05%)      1(0.01%)   (0.06%)
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[06/04 11:32:38    364s] #  Overflow after GR: 0.03% H + 0.03% V
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### cal_base_flow starts on Wed Jun  4 11:32:38 2025 with memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### init_flow_edge starts on Wed Jun  4 11:32:38 2025 with memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### cal_flow starts on Wed Jun  4 11:32:38 2025 with memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### export_cong_map starts on Wed Jun  4 11:32:38 2025 with memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### PDZT_Export::export_cong_map starts on Wed Jun  4 11:32:38 2025 with memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### import_cong_map starts on Wed Jun  4 11:32:38 2025 with memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### update starts on Wed Jun  4 11:32:38 2025 with memory = 1205.32 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] #Complete Global Routing.
[06/04 11:32:38    364s] #Total number of nets with non-default rule or having extra spacing = 20
[06/04 11:32:38    364s] #Total wire length = 218528 um.
[06/04 11:32:38    364s] #Total half perimeter of net bounding box = 80382 um.
[06/04 11:32:38    364s] #Total wire length on LAYER ME1 = 32268 um.
[06/04 11:32:38    364s] #Total wire length on LAYER ME2 = 96371 um.
[06/04 11:32:38    364s] #Total wire length on LAYER ME3 = 30656 um.
[06/04 11:32:38    364s] #Total wire length on LAYER ME4 = 34694 um.
[06/04 11:32:38    364s] #Total wire length on LAYER ME5 = 21079 um.
[06/04 11:32:38    364s] #Total wire length on LAYER ME6 = 3461 um.
[06/04 11:32:38    364s] #Total number of vias = 28701
[06/04 11:32:38    364s] #Up-Via Summary (total 28701):
[06/04 11:32:38    364s] #           
[06/04 11:32:38    364s] #-----------------------
[06/04 11:32:38    364s] # ME1              9612
[06/04 11:32:38    364s] # ME2              9615
[06/04 11:32:38    364s] # ME3              5384
[06/04 11:32:38    364s] # ME4              3402
[06/04 11:32:38    364s] # ME5               688
[06/04 11:32:38    364s] #-----------------------
[06/04 11:32:38    364s] #                 28701 
[06/04 11:32:38    364s] #
[06/04 11:32:38    364s] ### update cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### report_overcon starts on Wed Jun  4 11:32:38 2025 with memory = 1205.74 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    364s] ### report_overcon starts on Wed Jun  4 11:32:38 2025 with memory = 1205.74 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    364s] #Max overcon = 2 tracks.
[06/04 11:32:38    364s] #Total overcon = 0.06%.
[06/04 11:32:38    364s] #Worst layer Gcell overcon rate = 0.20%.
[06/04 11:32:38    364s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    365s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    365s] ### global_route design signature (149): route=214229561 net_attr=1454628943
[06/04 11:32:38    365s] #
[06/04 11:32:38    365s] #Global routing statistics:
[06/04 11:32:38    365s] #Cpu time = 00:00:00
[06/04 11:32:38    365s] #Elapsed time = 00:00:00
[06/04 11:32:38    365s] #Increased memory = 0.69 (MB)
[06/04 11:32:38    365s] #Total memory = 1205.32 (MB)
[06/04 11:32:38    365s] #Peak memory = 1578.70 (MB)
[06/04 11:32:38    365s] #
[06/04 11:32:38    365s] #Finished global routing on Wed Jun  4 11:32:38 2025
[06/04 11:32:38    365s] #
[06/04 11:32:38    365s] #
[06/04 11:32:38    365s] ### Time Record (Global Routing) is uninstalled.
[06/04 11:32:38    365s] ### Time Record (Data Preparation) is installed.
[06/04 11:32:38    365s] ### Time Record (Data Preparation) is uninstalled.
[06/04 11:32:38    365s] ### track-assign external-init starts on Wed Jun  4 11:32:38 2025 with memory = 1205.01 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    365s] ### Time Record (Track Assignment) is installed.
[06/04 11:32:38    365s] ### Time Record (Track Assignment) is uninstalled.
[06/04 11:32:38    365s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    365s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.01 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    365s] ### track-assign engine-init starts on Wed Jun  4 11:32:38 2025 with memory = 1205.01 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    365s] ### Time Record (Track Assignment) is installed.
[06/04 11:32:38    365s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    365s] ### track-assign core-engine starts on Wed Jun  4 11:32:38 2025 with memory = 1205.01 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    365s] #Start Track Assignment.
[06/04 11:32:38    365s] #Done with 2 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
[06/04 11:32:38    365s] #Done with 0 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[06/04 11:32:38    365s] #Complete Track Assignment.
[06/04 11:32:38    365s] #Total number of nets with non-default rule or having extra spacing = 20
[06/04 11:32:38    365s] #Total wire length = 218539 um.
[06/04 11:32:38    365s] #Total half perimeter of net bounding box = 80382 um.
[06/04 11:32:38    365s] #Total wire length on LAYER ME1 = 32269 um.
[06/04 11:32:38    365s] #Total wire length on LAYER ME2 = 96378 um.
[06/04 11:32:38    365s] #Total wire length on LAYER ME3 = 30659 um.
[06/04 11:32:38    365s] #Total wire length on LAYER ME4 = 34694 um.
[06/04 11:32:38    365s] #Total wire length on LAYER ME5 = 21079 um.
[06/04 11:32:38    365s] #Total wire length on LAYER ME6 = 3461 um.
[06/04 11:32:38    365s] #Total number of vias = 28701
[06/04 11:32:38    365s] #Up-Via Summary (total 28701):
[06/04 11:32:38    365s] #           
[06/04 11:32:38    365s] #-----------------------
[06/04 11:32:38    365s] # ME1              9612
[06/04 11:32:38    365s] # ME2              9615
[06/04 11:32:38    365s] # ME3              5384
[06/04 11:32:38    365s] # ME4              3402
[06/04 11:32:38    365s] # ME5               688
[06/04 11:32:38    365s] #-----------------------
[06/04 11:32:38    365s] #                 28701 
[06/04 11:32:38    365s] #
[06/04 11:32:38    365s] ### track_assign design signature (152): route=1141036904
[06/04 11:32:38    365s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:38    365s] ### Time Record (Track Assignment) is uninstalled.
[06/04 11:32:38    365s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.01 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    365s] #
[06/04 11:32:38    365s] #number of short segments in preferred routing layers
[06/04 11:32:38    365s] #	
[06/04 11:32:38    365s] #	
[06/04 11:32:38    365s] #
[06/04 11:32:38    365s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/04 11:32:38    365s] #Cpu time = 00:00:00
[06/04 11:32:38    365s] #Elapsed time = 00:00:00
[06/04 11:32:38    365s] #Increased memory = 4.47 (MB)
[06/04 11:32:38    365s] #Total memory = 1205.01 (MB)
[06/04 11:32:38    365s] #Peak memory = 1578.70 (MB)
[06/04 11:32:38    365s] ### Time Record (Detail Routing) is installed.
[06/04 11:32:38    365s] ### max drc and si pitch = 3820 (  3.8200 um) MT-safe pitch = 14800 ( 14.8000 um) patch pitch = 16000 ( 16.0000 um)
[06/04 11:32:38    365s] #
[06/04 11:32:38    365s] #Start Detail Routing..
[06/04 11:32:38    365s] #start initial detail routing ...
[06/04 11:32:38    365s] ### Design has 0 dirty nets, 16 dirty-areas)
[06/04 11:32:38    365s] # ECO: 0.0% of the total area was rechecked for DRC, and 4.7% required routing.
[06/04 11:32:38    365s] #   number of violations = 14
[06/04 11:32:38    365s] #
[06/04 11:32:38    365s] #    By Layer and Type :
[06/04 11:32:38    365s] #	         MetSpc    Short   Totals
[06/04 11:32:38    365s] #	ME1           0        1        1
[06/04 11:32:38    365s] #	ME2           3        2        5
[06/04 11:32:38    365s] #	ME3           0        6        6
[06/04 11:32:38    365s] #	ME4           0        2        2
[06/04 11:32:38    365s] #	Totals        3       11       14
[06/04 11:32:38    365s] #3 out of 2212 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[06/04 11:32:38    365s] #0.0% of the total area is being checked for drcs
[06/04 11:32:38    365s] #0.0% of the total area was checked
[06/04 11:32:38    365s] #   number of violations = 14
[06/04 11:32:38    365s] #
[06/04 11:32:38    365s] #    By Layer and Type :
[06/04 11:32:38    365s] #	         MetSpc    Short   Totals
[06/04 11:32:38    365s] #	ME1           0        1        1
[06/04 11:32:38    365s] #	ME2           3        2        5
[06/04 11:32:38    365s] #	ME3           0        6        6
[06/04 11:32:38    365s] #	ME4           0        2        2
[06/04 11:32:38    365s] #	Totals        3       11       14
[06/04 11:32:38    365s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.64 (MB), peak = 1578.70 (MB)
[06/04 11:32:38    365s] #start 1st optimization iteration ...
[06/04 11:32:39    365s] #   number of violations = 3
[06/04 11:32:39    365s] #
[06/04 11:32:39    365s] #    By Layer and Type :
[06/04 11:32:39    365s] #	          Short   Totals
[06/04 11:32:39    365s] #	ME1           0        0
[06/04 11:32:39    365s] #	ME2           0        0
[06/04 11:32:39    365s] #	ME3           2        2
[06/04 11:32:39    365s] #	ME4           1        1
[06/04 11:32:39    365s] #	Totals        3        3
[06/04 11:32:39    365s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1211.86 (MB), peak = 1578.70 (MB)
[06/04 11:32:39    365s] #start 2nd optimization iteration ...
[06/04 11:32:39    366s] #   number of violations = 1
[06/04 11:32:39    366s] #
[06/04 11:32:39    366s] #    By Layer and Type :
[06/04 11:32:39    366s] #	          Short   Totals
[06/04 11:32:39    366s] #	ME1           0        0
[06/04 11:32:39    366s] #	ME2           0        0
[06/04 11:32:39    366s] #	ME3           1        1
[06/04 11:32:39    366s] #	Totals        1        1
[06/04 11:32:39    366s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1212.30 (MB), peak = 1578.70 (MB)
[06/04 11:32:39    366s] #start 3rd optimization iteration ...
[06/04 11:32:39    366s] #   number of violations = 1
[06/04 11:32:39    366s] #
[06/04 11:32:39    366s] #    By Layer and Type :
[06/04 11:32:39    366s] #	          Short   Totals
[06/04 11:32:39    366s] #	ME1           0        0
[06/04 11:32:39    366s] #	ME2           0        0
[06/04 11:32:39    366s] #	ME3           1        1
[06/04 11:32:39    366s] #	Totals        1        1
[06/04 11:32:39    366s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1212.31 (MB), peak = 1578.70 (MB)
[06/04 11:32:39    366s] #start 4th optimization iteration ...
[06/04 11:32:39    366s] #   number of violations = 1
[06/04 11:32:39    366s] #
[06/04 11:32:39    366s] #    By Layer and Type :
[06/04 11:32:39    366s] #	          Short   Totals
[06/04 11:32:39    366s] #	ME1           0        0
[06/04 11:32:39    366s] #	ME2           0        0
[06/04 11:32:39    366s] #	ME3           1        1
[06/04 11:32:39    366s] #	Totals        1        1
[06/04 11:32:39    366s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1212.66 (MB), peak = 1578.70 (MB)
[06/04 11:32:39    366s] #start 5th optimization iteration ...
[06/04 11:32:39    366s] #   number of violations = 1
[06/04 11:32:39    366s] #
[06/04 11:32:39    366s] #    By Layer and Type :
[06/04 11:32:39    366s] #	          Short   Totals
[06/04 11:32:39    366s] #	ME1           0        0
[06/04 11:32:39    366s] #	ME2           0        0
[06/04 11:32:39    366s] #	ME3           1        1
[06/04 11:32:39    366s] #	Totals        1        1
[06/04 11:32:39    366s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1212.73 (MB), peak = 1578.70 (MB)
[06/04 11:32:39    366s] #start 6th optimization iteration ...
[06/04 11:32:39    366s] #   number of violations = 1
[06/04 11:32:39    366s] #
[06/04 11:32:39    366s] #    By Layer and Type :
[06/04 11:32:39    366s] #	          Short   Totals
[06/04 11:32:39    366s] #	ME1           0        0
[06/04 11:32:39    366s] #	ME2           0        0
[06/04 11:32:39    366s] #	ME3           0        0
[06/04 11:32:39    366s] #	ME4           0        0
[06/04 11:32:39    366s] #	ME5           1        1
[06/04 11:32:39    366s] #	Totals        1        1
[06/04 11:32:39    366s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.43 (MB), peak = 1578.70 (MB)
[06/04 11:32:39    366s] #start 7th optimization iteration ...
[06/04 11:32:39    366s] #   number of violations = 1
[06/04 11:32:39    366s] #
[06/04 11:32:39    366s] #    By Layer and Type :
[06/04 11:32:39    366s] #	          Short   Totals
[06/04 11:32:39    366s] #	ME1           0        0
[06/04 11:32:39    366s] #	ME2           0        0
[06/04 11:32:39    366s] #	ME3           0        0
[06/04 11:32:39    366s] #	ME4           0        0
[06/04 11:32:39    366s] #	ME5           1        1
[06/04 11:32:39    366s] #	Totals        1        1
[06/04 11:32:39    366s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.71 (MB), peak = 1578.70 (MB)
[06/04 11:32:39    366s] #start 8th optimization iteration ...
[06/04 11:32:39    366s] #   number of violations = 1
[06/04 11:32:39    366s] #
[06/04 11:32:39    366s] #    By Layer and Type :
[06/04 11:32:39    366s] #	          Short   Totals
[06/04 11:32:39    366s] #	ME1           0        0
[06/04 11:32:39    366s] #	ME2           0        0
[06/04 11:32:39    366s] #	ME3           0        0
[06/04 11:32:39    366s] #	ME4           0        0
[06/04 11:32:39    366s] #	ME5           1        1
[06/04 11:32:39    366s] #	Totals        1        1
[06/04 11:32:39    366s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.71 (MB), peak = 1578.70 (MB)
[06/04 11:32:39    366s] #start 9th optimization iteration ...
[06/04 11:32:39    366s] #   number of violations = 1
[06/04 11:32:39    366s] #
[06/04 11:32:39    366s] #    By Layer and Type :
[06/04 11:32:39    366s] #	          Short   Totals
[06/04 11:32:39    366s] #	ME1           0        0
[06/04 11:32:39    366s] #	ME2           0        0
[06/04 11:32:39    366s] #	ME3           0        0
[06/04 11:32:39    366s] #	ME4           0        0
[06/04 11:32:39    366s] #	ME5           1        1
[06/04 11:32:39    366s] #	Totals        1        1
[06/04 11:32:39    366s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.64 (MB), peak = 1578.70 (MB)
[06/04 11:32:39    366s] #start 10th optimization iteration ...
[06/04 11:32:40    366s] #   number of violations = 1
[06/04 11:32:40    366s] #
[06/04 11:32:40    366s] #    By Layer and Type :
[06/04 11:32:40    366s] #	          Short   Totals
[06/04 11:32:40    366s] #	ME1           0        0
[06/04 11:32:40    366s] #	ME2           0        0
[06/04 11:32:40    366s] #	ME3           1        1
[06/04 11:32:40    366s] #	Totals        1        1
[06/04 11:32:40    366s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.01 (MB), peak = 1578.70 (MB)
[06/04 11:32:40    366s] #start 11th optimization iteration ...
[06/04 11:32:40    366s] #   number of violations = 1
[06/04 11:32:40    366s] #
[06/04 11:32:40    366s] #    By Layer and Type :
[06/04 11:32:40    366s] #	          Short   Totals
[06/04 11:32:40    366s] #	ME1           0        0
[06/04 11:32:40    366s] #	ME2           0        0
[06/04 11:32:40    366s] #	ME3           1        1
[06/04 11:32:40    366s] #	Totals        1        1
[06/04 11:32:40    366s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.58 (MB), peak = 1578.70 (MB)
[06/04 11:32:40    366s] #start 12th optimization iteration ...
[06/04 11:32:40    367s] #   number of violations = 0
[06/04 11:32:40    367s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.95 (MB), peak = 1578.70 (MB)
[06/04 11:32:40    367s] #Complete Detail Routing.
[06/04 11:32:40    367s] #Total number of nets with non-default rule or having extra spacing = 20
[06/04 11:32:40    367s] #Total wire length = 218489 um.
[06/04 11:32:40    367s] #Total half perimeter of net bounding box = 80382 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME1 = 32258 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME2 = 96372 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME3 = 30674 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME4 = 34690 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME5 = 21037 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME6 = 3458 um.
[06/04 11:32:40    367s] #Total number of vias = 28724
[06/04 11:32:40    367s] #Up-Via Summary (total 28724):
[06/04 11:32:40    367s] #           
[06/04 11:32:40    367s] #-----------------------
[06/04 11:32:40    367s] # ME1              9614
[06/04 11:32:40    367s] # ME2              9630
[06/04 11:32:40    367s] # ME3              5398
[06/04 11:32:40    367s] # ME4              3396
[06/04 11:32:40    367s] # ME5               686
[06/04 11:32:40    367s] #-----------------------
[06/04 11:32:40    367s] #                 28724 
[06/04 11:32:40    367s] #
[06/04 11:32:40    367s] #Total number of DRC violations = 0
[06/04 11:32:40    367s] ### Time Record (Detail Routing) is uninstalled.
[06/04 11:32:40    367s] #Cpu time = 00:00:02
[06/04 11:32:40    367s] #Elapsed time = 00:00:02
[06/04 11:32:40    367s] #Increased memory = 4.09 (MB)
[06/04 11:32:40    367s] #Total memory = 1209.10 (MB)
[06/04 11:32:40    367s] #Peak memory = 1578.70 (MB)
[06/04 11:32:40    367s] ### Time Record (Post Route Wire Spreading) is installed.
[06/04 11:32:40    367s] ### max drc and si pitch = 3820 (  3.8200 um) MT-safe pitch = 14800 ( 14.8000 um) patch pitch = 16000 ( 16.0000 um)
[06/04 11:32:40    367s] #
[06/04 11:32:40    367s] #Start Post Route wire spreading..
[06/04 11:32:40    367s] #
[06/04 11:32:40    367s] #Start data preparation for wire spreading...
[06/04 11:32:40    367s] #
[06/04 11:32:40    367s] #Data preparation is done on Wed Jun  4 11:32:40 2025
[06/04 11:32:40    367s] #
[06/04 11:32:40    367s] ### track-assign engine-init starts on Wed Jun  4 11:32:40 2025 with memory = 1210.45 (MB), peak = 1578.70 (MB)
[06/04 11:32:40    367s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[06/04 11:32:40    367s] #
[06/04 11:32:40    367s] #Start Post Route Wire Spread.
[06/04 11:32:40    367s] #Done with 43 horizontal wires in 3 hboxes and 10 vertical wires in 3 hboxes.
[06/04 11:32:40    367s] #Complete Post Route Wire Spread.
[06/04 11:32:40    367s] #
[06/04 11:32:40    367s] #Total number of nets with non-default rule or having extra spacing = 20
[06/04 11:32:40    367s] #Total wire length = 218491 um.
[06/04 11:32:40    367s] #Total half perimeter of net bounding box = 80382 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME1 = 32258 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME2 = 96372 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME3 = 30674 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME4 = 34690 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME5 = 21039 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME6 = 3458 um.
[06/04 11:32:40    367s] #Total number of vias = 28724
[06/04 11:32:40    367s] #Up-Via Summary (total 28724):
[06/04 11:32:40    367s] #           
[06/04 11:32:40    367s] #-----------------------
[06/04 11:32:40    367s] # ME1              9614
[06/04 11:32:40    367s] # ME2              9630
[06/04 11:32:40    367s] # ME3              5398
[06/04 11:32:40    367s] # ME4              3396
[06/04 11:32:40    367s] # ME5               686
[06/04 11:32:40    367s] #-----------------------
[06/04 11:32:40    367s] #                 28724 
[06/04 11:32:40    367s] #
[06/04 11:32:40    367s] #   number of violations = 0
[06/04 11:32:40    367s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.48 (MB), peak = 1578.70 (MB)
[06/04 11:32:40    367s] #CELL_VIEW CONV,init has no DRC violation.
[06/04 11:32:40    367s] #Total number of DRC violations = 0
[06/04 11:32:40    367s] #Post Route wire spread is done.
[06/04 11:32:40    367s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/04 11:32:40    367s] #Total number of nets with non-default rule or having extra spacing = 20
[06/04 11:32:40    367s] #Total wire length = 218491 um.
[06/04 11:32:40    367s] #Total half perimeter of net bounding box = 80382 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME1 = 32258 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME2 = 96372 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME3 = 30674 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME4 = 34690 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME5 = 21039 um.
[06/04 11:32:40    367s] #Total wire length on LAYER ME6 = 3458 um.
[06/04 11:32:40    367s] #Total number of vias = 28724
[06/04 11:32:40    367s] #Up-Via Summary (total 28724):
[06/04 11:32:40    367s] #           
[06/04 11:32:40    367s] #-----------------------
[06/04 11:32:40    367s] # ME1              9614
[06/04 11:32:40    367s] # ME2              9630
[06/04 11:32:40    367s] # ME3              5398
[06/04 11:32:40    367s] # ME4              3396
[06/04 11:32:40    367s] # ME5               686
[06/04 11:32:40    367s] #-----------------------
[06/04 11:32:40    367s] #                 28724 
[06/04 11:32:40    367s] #
[06/04 11:32:40    367s] #detailRoute Statistics:
[06/04 11:32:40    367s] #Cpu time = 00:00:02
[06/04 11:32:40    367s] #Elapsed time = 00:00:02
[06/04 11:32:40    367s] #Increased memory = 4.12 (MB)
[06/04 11:32:40    367s] #Total memory = 1209.13 (MB)
[06/04 11:32:40    367s] #Peak memory = 1578.70 (MB)
[06/04 11:32:40    367s] #Skip updating routing design signature in db-snapshot flow
[06/04 11:32:40    367s] ### global_detail_route design signature (186): route=1562963807 flt_obj=0 vio=1905142130 shield_wire=1
[06/04 11:32:40    367s] ### Time Record (DB Export) is installed.
[06/04 11:32:40    367s] ### export design design signature (187): route=1562963807 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2042790670 dirty_area=0, del_dirty_area=0 cell=32885315 placement=2036499165 pin_access=1046729402
[06/04 11:32:40    367s] ### Time Record (DB Export) is uninstalled.
[06/04 11:32:40    367s] ### Time Record (Post Callback) is installed.
[06/04 11:32:40    367s] ### Time Record (Post Callback) is uninstalled.
[06/04 11:32:40    367s] #
[06/04 11:32:40    367s] #globalDetailRoute statistics:
[06/04 11:32:40    367s] #Cpu time = 00:00:03
[06/04 11:32:40    367s] #Elapsed time = 00:00:03
[06/04 11:32:40    367s] #Increased memory = -67.28 (MB)
[06/04 11:32:40    367s] #Total memory = 1141.16 (MB)
[06/04 11:32:40    367s] #Peak memory = 1578.70 (MB)
[06/04 11:32:40    367s] #Number of warnings = 4
[06/04 11:32:40    367s] #Total number of warnings = 34
[06/04 11:32:40    367s] #Number of fails = 0
[06/04 11:32:40    367s] #Total number of fails = 0
[06/04 11:32:40    367s] #Complete globalDetailRoute on Wed Jun  4 11:32:40 2025
[06/04 11:32:40    367s] #
[06/04 11:32:40    367s] ### import design signature (188): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1046729402
[06/04 11:32:40    367s] ### Time Record (globalDetailRoute) is uninstalled.
[06/04 11:32:40    367s] ### 
[06/04 11:32:40    367s] ###   Scalability Statistics
[06/04 11:32:40    367s] ### 
[06/04 11:32:40    367s] ### --------------------------------+----------------+----------------+----------------+
[06/04 11:32:40    367s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[06/04 11:32:40    367s] ### --------------------------------+----------------+----------------+----------------+
[06/04 11:32:40    367s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:40    367s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:40    367s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:40    367s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:40    367s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:40    367s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:40    367s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:40    367s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:40    367s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:40    367s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[06/04 11:32:40    367s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[06/04 11:32:40    367s] ###   Entire Command                |        00:00:03|        00:00:03|             1.0|
[06/04 11:32:40    367s] ### --------------------------------+----------------+----------------+----------------+
[06/04 11:32:40    367s] ### 
[06/04 11:32:40    367s] **optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 1141.1M, totSessionCpu=0:06:08 **
[06/04 11:32:40    367s] 
[06/04 11:32:40    367s] =============================================================================================
[06/04 11:32:40    367s]  Step TAT Report for EcoRoute #2
[06/04 11:32:40    367s] =============================================================================================
[06/04 11:32:40    367s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:32:40    367s] ---------------------------------------------------------------------------------------------
[06/04 11:32:40    367s] [ GlobalRoute            ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 11:32:40    367s] [ DetailRoute            ]      1   0:00:01.9  (  64.8 % )     0:00:01.9 /  0:00:01.9    1.0
[06/04 11:32:40    367s] [ MISC                   ]          0:00:00.9  (  30.5 % )     0:00:00.9 /  0:00:00.9    1.0
[06/04 11:32:40    367s] ---------------------------------------------------------------------------------------------
[06/04 11:32:40    367s]  EcoRoute #2 TOTAL                  0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[06/04 11:32:40    367s] ---------------------------------------------------------------------------------------------
[06/04 11:32:40    367s] 
[06/04 11:32:40    367s] -routeWithEco false                       # bool, default=false
[06/04 11:32:40    367s] -routeSelectedNetOnly false               # bool, default=false
[06/04 11:32:40    367s] -routeWithTimingDriven true               # bool, default=false, user setting
[06/04 11:32:40    367s] -routeWithSiDriven true                   # bool, default=false, user setting
[06/04 11:32:40    367s] New Signature Flow (restoreNanoRouteOptions) ....
[06/04 11:32:40    367s] Extraction called for design 'CONV' of instances=2212 and nets=2482 using extraction engine 'postRoute' at effort level 'low' .
[06/04 11:32:40    367s] PostRoute (effortLevel low) RC Extraction called for design CONV.
[06/04 11:32:40    367s] RC Extraction called in multi-corner(2) mode.
[06/04 11:32:40    367s] Process corner(s) are loaded.
[06/04 11:32:40    367s]  Corner: RC_worst
[06/04 11:32:40    367s]  Corner: RC_best
[06/04 11:32:40    367s] extractDetailRC Option : -outfile /tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d -maxResLength 200  -extended
[06/04 11:32:40    367s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/04 11:32:40    367s]       RC Corner Indexes            0       1   
[06/04 11:32:40    367s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 11:32:40    367s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/04 11:32:40    367s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 11:32:40    367s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 11:32:40    367s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 11:32:40    367s] Shrink Factor                : 1.00000
[06/04 11:32:41    367s] LayerId::1 widthSet size::4
[06/04 11:32:41    367s] LayerId::2 widthSet size::4
[06/04 11:32:41    367s] LayerId::3 widthSet size::4
[06/04 11:32:41    367s] LayerId::4 widthSet size::4
[06/04 11:32:41    367s] LayerId::5 widthSet size::4
[06/04 11:32:41    367s] LayerId::6 widthSet size::2
[06/04 11:32:41    367s] Initializing multi-corner capacitance tables ... 
[06/04 11:32:41    367s] Initializing multi-corner resistance tables ...
[06/04 11:32:41    367s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250707 ; uaWl: 1.000000 ; uaWlH: 0.267701 ; aWlH: 0.000000 ; Pmax: 0.846500 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:32:41    367s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1507.9M)
[06/04 11:32:41    367s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for storing RC.
[06/04 11:32:41    367s] Extracted 10.003% (CPU Time= 0:00:00.1  MEM= 1559.9M)
[06/04 11:32:41    367s] Extracted 20.0039% (CPU Time= 0:00:00.1  MEM= 1559.9M)
[06/04 11:32:41    367s] Extracted 30.003% (CPU Time= 0:00:00.1  MEM= 1559.9M)
[06/04 11:32:41    367s] Extracted 40.0039% (CPU Time= 0:00:00.1  MEM= 1559.9M)
[06/04 11:32:41    367s] Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 1559.9M)
[06/04 11:32:41    367s] Extracted 60.0039% (CPU Time= 0:00:00.2  MEM= 1559.9M)
[06/04 11:32:41    367s] Extracted 70.003% (CPU Time= 0:00:00.2  MEM= 1559.9M)
[06/04 11:32:41    367s] Extracted 80.0039% (CPU Time= 0:00:00.2  MEM= 1559.9M)
[06/04 11:32:41    367s] Extracted 90.003% (CPU Time= 0:00:00.3  MEM= 1559.9M)
[06/04 11:32:41    368s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1559.9M)
[06/04 11:32:41    368s] Number of Extracted Resistors     : 81469
[06/04 11:32:41    368s] Number of Extracted Ground Cap.   : 81614
[06/04 11:32:41    368s] Number of Extracted Coupling Cap. : 138028
[06/04 11:32:41    368s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1528.629M)
[06/04 11:32:41    368s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/04 11:32:41    368s]  Corner: RC_worst
[06/04 11:32:41    368s]  Corner: RC_best
[06/04 11:32:41    368s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1528.6M)
[06/04 11:32:41    368s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb_Filter.rcdb.d' for storing RC.
[06/04 11:32:41    368s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 2480 access done (mem: 1536.629M)
[06/04 11:32:41    368s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1536.629M)
[06/04 11:32:41    368s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1536.629M)
[06/04 11:32:41    368s] processing rcdb (/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d) for hinst (top) of cell (CONV);
[06/04 11:32:41    368s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 0 access done (mem: 1536.629M)
[06/04 11:32:41    368s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1536.629M)
[06/04 11:32:41    368s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1536.629M)
[06/04 11:32:41    368s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1141.0M, totSessionCpu=0:06:08 **
[06/04 11:32:41    368s] Starting delay calculation for Setup views
[06/04 11:32:41    368s] Starting SI iteration 1 using Infinite Timing Windows
[06/04 11:32:41    368s] #################################################################################
[06/04 11:32:41    368s] # Design Stage: PostRoute
[06/04 11:32:41    368s] # Design Name: CONV
[06/04 11:32:41    368s] # Design Mode: 180nm
[06/04 11:32:41    368s] # Analysis Mode: MMMC OCV 
[06/04 11:32:41    368s] # Parasitics Mode: SPEF/RCDB
[06/04 11:32:41    368s] # Signoff Settings: SI On 
[06/04 11:32:41    368s] #################################################################################
[06/04 11:32:41    368s] AAE_INFO: 1 threads acquired from CTE.
[06/04 11:32:41    368s] Setting infinite Tws ...
[06/04 11:32:41    368s] First Iteration Infinite Tw... 
[06/04 11:32:41    368s] Calculate early delays in OCV mode...
[06/04 11:32:41    368s] Calculate late delays in OCV mode...
[06/04 11:32:41    368s] Calculate early delays in OCV mode...
[06/04 11:32:41    368s] Calculate late delays in OCV mode...
[06/04 11:32:41    368s] Topological Sorting (REAL = 0:00:00.0, MEM = 1534.7M, InitMEM = 1534.7M)
[06/04 11:32:41    368s] Start delay calculation (fullDC) (1 T). (MEM=1534.65)
[06/04 11:32:41    368s] LayerId::1 widthSet size::4
[06/04 11:32:41    368s] LayerId::2 widthSet size::4
[06/04 11:32:41    368s] LayerId::3 widthSet size::4
[06/04 11:32:41    368s] LayerId::4 widthSet size::4
[06/04 11:32:41    368s] LayerId::5 widthSet size::4
[06/04 11:32:41    368s] LayerId::6 widthSet size::2
[06/04 11:32:41    368s] Initializing multi-corner capacitance tables ... 
[06/04 11:32:41    368s] Initializing multi-corner resistance tables ...
[06/04 11:32:41    368s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250707 ; uaWl: 1.000000 ; uaWlH: 0.267701 ; aWlH: 0.000000 ; Pmax: 0.846500 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:32:41    368s] End AAE Lib Interpolated Model. (MEM=1534.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:41    368s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1534.652M)
[06/04 11:32:41    368s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1534.7M)
[06/04 11:32:42    369s] Total number of fetched objects 2616
[06/04 11:32:42    369s] AAE_INFO-618: Total number of nets in the design is 2482,  100.0 percent of the nets selected for SI analysis
[06/04 11:32:42    369s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:42    369s] End delay calculation. (MEM=1550.33 CPU=0:00:00.6 REAL=0:00:01.0)
[06/04 11:32:42    369s] End delay calculation (fullDC). (MEM=1550.33 CPU=0:00:00.7 REAL=0:00:01.0)
[06/04 11:32:42    369s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1550.3M) ***
[06/04 11:32:42    369s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1550.3M)
[06/04 11:32:42    369s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/04 11:32:42    369s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1550.3M)
[06/04 11:32:42    369s] Starting SI iteration 2
[06/04 11:32:42    369s] Calculate early delays in OCV mode...
[06/04 11:32:42    369s] Calculate late delays in OCV mode...
[06/04 11:32:42    369s] Calculate early delays in OCV mode...
[06/04 11:32:42    369s] Calculate late delays in OCV mode...
[06/04 11:32:42    369s] Start delay calculation (fullDC) (1 T). (MEM=1520.54)
[06/04 11:32:42    369s] End AAE Lib Interpolated Model. (MEM=1520.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:42    369s] Glitch Analysis: View AV_func_max -- Total Number of Nets Skipped = 0. 
[06/04 11:32:42    369s] Glitch Analysis: View AV_func_max -- Total Number of Nets Analyzed = 2616. 
[06/04 11:32:42    369s] Glitch Analysis: View AV_scan_max -- Total Number of Nets Skipped = 0. 
[06/04 11:32:42    369s] Glitch Analysis: View AV_scan_max -- Total Number of Nets Analyzed = 105. 
[06/04 11:32:42    369s] Total number of fetched objects 2616
[06/04 11:32:42    369s] AAE_INFO-618: Total number of nets in the design is 2482,  1.1 percent of the nets selected for SI analysis
[06/04 11:32:42    369s] End delay calculation. (MEM=1558.7 CPU=0:00:00.0 REAL=0:00:00.0)
[06/04 11:32:42    369s] End delay calculation (fullDC). (MEM=1558.7 CPU=0:00:00.0 REAL=0:00:00.0)
[06/04 11:32:42    369s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1558.7M) ***
[06/04 11:32:42    369s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:06:09 mem=1558.7M)
[06/04 11:32:42    369s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1558.7M
[06/04 11:32:42    369s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1558.7M
[06/04 11:32:42    369s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.063  |  0.063  |  2.450  |  2.450  |  0.294  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.508%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1207.6M, totSessionCpu=0:06:09 **
[06/04 11:32:42    369s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[06/04 11:32:42    369s] Running postRoute recovery in postEcoRoute mode
[06/04 11:32:42    369s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1207.6M, totSessionCpu=0:06:09 **
[06/04 11:32:42    369s]   Timing/DRV Snapshot: (TGT)
[06/04 11:32:42    369s]      Weighted WNS: 0.000
[06/04 11:32:42    369s]       All  PG WNS: 0.000
[06/04 11:32:42    369s]       High PG WNS: 0.000
[06/04 11:32:42    369s]       All  PG TNS: 0.000
[06/04 11:32:42    369s]       High PG TNS: 0.000
[06/04 11:32:42    369s]          Tran DRV: 0 (0)
[06/04 11:32:42    369s]           Cap DRV: 0 (0)
[06/04 11:32:42    369s]        Fanout DRV: 0 (1)
[06/04 11:32:42    369s]            Glitch: 0 (0)
[06/04 11:32:42    369s]    Category Slack: { [L, 0.063] [H, 0.063] [H, 0.063] }
[06/04 11:32:42    369s] 
[06/04 11:32:42    369s] Checking setup slack degradation ...
[06/04 11:32:42    369s] 
[06/04 11:32:42    369s] Recovery Manager:
[06/04 11:32:42    369s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[06/04 11:32:42    369s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000 }, TGT: { 0.000, 0.000 }, Threshold: 0.025) - Skip
[06/04 11:32:42    369s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[06/04 11:32:42    369s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[06/04 11:32:42    369s] 
[06/04 11:32:42    369s] Checking DRV degradation...
[06/04 11:32:42    369s] 
[06/04 11:32:42    369s] Recovery Manager:
[06/04 11:32:42    369s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/04 11:32:42    369s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/04 11:32:42    369s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/04 11:32:42    369s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[06/04 11:32:42    369s] 
[06/04 11:32:42    369s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/04 11:32:42    369s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1535.96M, totSessionCpu=0:06:10).
[06/04 11:32:42    369s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1207.7M, totSessionCpu=0:06:10 **
[06/04 11:32:42    369s] 
[06/04 11:32:42    369s] Latch borrow mode reset to max_borrow
[06/04 11:32:42    369s] Reported timing to dir ./timingReports
[06/04 11:32:42    369s] **optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 1207.7M, totSessionCpu=0:06:10 **
[06/04 11:32:42    369s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1536.0M
[06/04 11:32:42    369s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1536.0M
[06/04 11:32:42    369s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_53946_eda_host_NyJ4BI/opt_timing_graph_Gvbo64/timingGraph.tgz -dir /tmp/innovus_temp_53946_eda_host_NyJ4BI/opt_timing_graph_Gvbo64 -prefix timingGraph'
[06/04 11:32:43    369s] Done saveTimingGraph
[06/04 11:32:43    369s] Starting delay calculation for Hold views
[06/04 11:32:43    369s] Starting SI iteration 1 using Infinite Timing Windows
[06/04 11:32:43    369s] #################################################################################
[06/04 11:32:43    369s] # Design Stage: PostRoute
[06/04 11:32:43    369s] # Design Name: CONV
[06/04 11:32:43    369s] # Design Mode: 180nm
[06/04 11:32:43    369s] # Analysis Mode: MMMC OCV 
[06/04 11:32:43    369s] # Parasitics Mode: SPEF/RCDB
[06/04 11:32:43    369s] # Signoff Settings: SI On 
[06/04 11:32:43    369s] #################################################################################
[06/04 11:32:43    369s] AAE_INFO: 1 threads acquired from CTE.
[06/04 11:32:43    369s] Setting infinite Tws ...
[06/04 11:32:43    369s] First Iteration Infinite Tw... 
[06/04 11:32:43    369s] Calculate late delays in OCV mode...
[06/04 11:32:43    369s] Calculate early delays in OCV mode...
[06/04 11:32:43    369s] Calculate late delays in OCV mode...
[06/04 11:32:43    369s] Calculate early delays in OCV mode...
[06/04 11:32:43    369s] Topological Sorting (REAL = 0:00:00.0, MEM = 1558.3M, InitMEM = 1558.3M)
[06/04 11:32:43    369s] Start delay calculation (fullDC) (1 T). (MEM=1558.29)
[06/04 11:32:43    369s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[06/04 11:32:43    369s] End AAE Lib Interpolated Model. (MEM=1558.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:43    370s] Total number of fetched objects 2616
[06/04 11:32:43    370s] AAE_INFO-618: Total number of nets in the design is 2482,  100.0 percent of the nets selected for SI analysis
[06/04 11:32:43    370s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:43    370s] End delay calculation. (MEM=1562.1 CPU=0:00:00.6 REAL=0:00:00.0)
[06/04 11:32:43    370s] End delay calculation (fullDC). (MEM=1562.1 CPU=0:00:00.7 REAL=0:00:00.0)
[06/04 11:32:43    370s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1562.1M) ***
[06/04 11:32:43    370s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1562.1M)
[06/04 11:32:43    370s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/04 11:32:43    370s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1562.1M)
[06/04 11:32:43    370s] Starting SI iteration 2
[06/04 11:32:43    370s] Calculate late delays in OCV mode...
[06/04 11:32:43    370s] Calculate early delays in OCV mode...
[06/04 11:32:43    370s] Calculate late delays in OCV mode...
[06/04 11:32:43    370s] Calculate early delays in OCV mode...
[06/04 11:32:43    370s] Start delay calculation (fullDC) (1 T). (MEM=1523.31)
[06/04 11:32:43    370s] End AAE Lib Interpolated Model. (MEM=1523.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:32:44    370s] Glitch Analysis: View AV_func_min -- Total Number of Nets Skipped = 0. 
[06/04 11:32:44    370s] Glitch Analysis: View AV_func_min -- Total Number of Nets Analyzed = 2616. 
[06/04 11:32:44    370s] Glitch Analysis: View AV_scan_min -- Total Number of Nets Skipped = 0. 
[06/04 11:32:44    370s] Glitch Analysis: View AV_scan_min -- Total Number of Nets Analyzed = 105. 
[06/04 11:32:44    370s] Total number of fetched objects 2616
[06/04 11:32:44    370s] AAE_INFO-618: Total number of nets in the design is 2482,  1.1 percent of the nets selected for SI analysis
[06/04 11:32:44    370s] End delay calculation. (MEM=1561.46 CPU=0:00:00.0 REAL=0:00:01.0)
[06/04 11:32:44    370s] End delay calculation (fullDC). (MEM=1561.46 CPU=0:00:00.0 REAL=0:00:01.0)
[06/04 11:32:44    370s] *** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 1561.5M) ***
[06/04 11:32:44    370s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:06:11 mem=1561.5M)
[06/04 11:32:44    370s] Running 'restoreTimingGraph -file /tmp/innovus_temp_53946_eda_host_NyJ4BI/opt_timing_graph_Gvbo64/timingGraph.tgz -dir /tmp/innovus_temp_53946_eda_host_NyJ4BI/opt_timing_graph_Gvbo64 -prefix timingGraph'
[06/04 11:32:44    371s] Done restoreTimingGraph
[06/04 11:32:45    371s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 
Hold  views included:
 AV_func_min AV_scan_min

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.063  |  4.901  |  0.000  |  0.294  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.031  |  0.028  |  0.030  |  0.003  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.508%
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:01.8, REAL=0:00:03.0, MEM=1587.8M
[06/04 11:32:45    371s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1264.7M, totSessionCpu=0:06:11 **
[06/04 11:32:45    371s]  ReSet Options after AAE Based Opt flow 
[06/04 11:32:45    371s] *** Finished optDesign ***
[06/04 11:32:45    371s] Info: pop threads available for lower-level modules during optimization.
[06/04 11:32:45    371s] Deleting Lib Analyzer.
[06/04 11:32:45    371s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1587.8M)
[06/04 11:32:45    371s] Info: Destroy the CCOpt slew target map.
[06/04 11:32:45    371s] clean pInstBBox. size 0
[06/04 11:32:45    371s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[06/04 11:32:45    371s] All LLGs are deleted
[06/04 11:32:45    371s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1587.8M
[06/04 11:32:45    371s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1587.8M
[06/04 11:32:45    371s] 
[06/04 11:32:45    371s] =============================================================================================
[06/04 11:32:45    371s]  Final TAT Report for optDesign
[06/04 11:32:45    371s] =============================================================================================
[06/04 11:32:45    371s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:32:45    371s] ---------------------------------------------------------------------------------------------
[06/04 11:32:45    371s] [ HoldOpt                ]      1   0:00:02.3  (  17.0 % )     0:00:04.5 /  0:00:04.6    1.0
[06/04 11:32:45    371s] [ ViewPruning            ]     11   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.8
[06/04 11:32:45    371s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[06/04 11:32:45    371s] [ RefinePlace            ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[06/04 11:32:45    371s] [ EcoRoute               ]      1   0:00:03.0  (  21.9 % )     0:00:03.0 /  0:00:03.0    1.0
[06/04 11:32:45    371s] [ ExtractRC              ]      2   0:00:01.6  (  11.3 % )     0:00:01.6 /  0:00:01.5    0.9
[06/04 11:32:45    371s] [ TimingUpdate           ]     13   0:00:00.5  (   3.4 % )     0:00:04.0 /  0:00:04.1    1.0
[06/04 11:32:45    371s] [ FullDelayCalc          ]      4   0:00:03.5  (  25.8 % )     0:00:03.6 /  0:00:03.7    1.0
[06/04 11:32:45    371s] [ OptSummaryReport       ]      6   0:00:00.5  (   3.9 % )     0:00:02.4 /  0:00:02.0    0.8
[06/04 11:32:45    371s] [ TimingReport           ]      8   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[06/04 11:32:45    371s] [ DrvReport              ]      4   0:00:00.6  (   4.4 % )     0:00:00.6 /  0:00:00.1    0.2
[06/04 11:32:45    371s] [ GenerateReports        ]      2   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[06/04 11:32:45    371s] [ MISC                   ]          0:00:01.2  (   8.4 % )     0:00:01.2 /  0:00:01.2    1.0
[06/04 11:32:45    371s] ---------------------------------------------------------------------------------------------
[06/04 11:32:45    371s]  optDesign TOTAL                    0:00:13.7  ( 100.0 % )     0:00:13.7 /  0:00:13.3    1.0
[06/04 11:32:45    371s] ---------------------------------------------------------------------------------------------
[06/04 11:32:45    371s] 
[06/04 11:32:45    371s] Deleting Cell Server ...
[06/04 11:33:27    372s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/04 11:33:27    372s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_postRoute -outDir timingReports
[06/04 11:33:27    372s]  Reset EOS DB
[06/04 11:33:27    372s] Ignoring AAE DB Resetting ...
[06/04 11:33:27    372s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 4958 access done (mem: 1587.809M)
[06/04 11:33:27    372s] Extraction called for design 'CONV' of instances=2212 and nets=2482 using extraction engine 'postRoute' at effort level 'low' .
[06/04 11:33:27    372s] PostRoute (effortLevel low) RC Extraction called for design CONV.
[06/04 11:33:27    372s] RC Extraction called in multi-corner(2) mode.
[06/04 11:33:27    372s] Process corner(s) are loaded.
[06/04 11:33:27    372s]  Corner: RC_worst
[06/04 11:33:27    372s]  Corner: RC_best
[06/04 11:33:27    372s] extractDetailRC Option : -outfile /tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d -maxResLength 200  -extended
[06/04 11:33:27    372s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/04 11:33:27    372s]       RC Corner Indexes            0       1   
[06/04 11:33:27    372s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 11:33:27    372s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/04 11:33:27    372s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 11:33:27    372s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 11:33:27    372s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 11:33:27    372s] Shrink Factor                : 1.00000
[06/04 11:33:27    372s] LayerId::1 widthSet size::4
[06/04 11:33:27    372s] LayerId::2 widthSet size::4
[06/04 11:33:27    372s] LayerId::3 widthSet size::4
[06/04 11:33:27    372s] LayerId::4 widthSet size::4
[06/04 11:33:27    372s] LayerId::5 widthSet size::4
[06/04 11:33:27    372s] LayerId::6 widthSet size::2
[06/04 11:33:27    372s] Initializing multi-corner capacitance tables ... 
[06/04 11:33:27    372s] Initializing multi-corner resistance tables ...
[06/04 11:33:27    372s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250707 ; uaWl: 1.000000 ; uaWlH: 0.267701 ; aWlH: 0.000000 ; Pmax: 0.846500 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:33:28    372s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1530.8M)
[06/04 11:33:28    372s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for storing RC.
[06/04 11:33:28    372s] Extracted 10.003% (CPU Time= 0:00:00.1  MEM= 1590.8M)
[06/04 11:33:28    372s] Extracted 20.0039% (CPU Time= 0:00:00.1  MEM= 1590.8M)
[06/04 11:33:28    372s] Extracted 30.003% (CPU Time= 0:00:00.1  MEM= 1590.8M)
[06/04 11:33:28    372s] Extracted 40.0039% (CPU Time= 0:00:00.2  MEM= 1590.8M)
[06/04 11:33:28    373s] Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 1590.8M)
[06/04 11:33:28    373s] Extracted 60.0039% (CPU Time= 0:00:00.2  MEM= 1590.8M)
[06/04 11:33:28    373s] Extracted 70.003% (CPU Time= 0:00:00.2  MEM= 1590.8M)
[06/04 11:33:28    373s] Extracted 80.0039% (CPU Time= 0:00:00.2  MEM= 1590.8M)
[06/04 11:33:28    373s] Extracted 90.003% (CPU Time= 0:00:00.3  MEM= 1590.8M)
[06/04 11:33:28    373s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1590.8M)
[06/04 11:33:28    373s] Number of Extracted Resistors     : 81469
[06/04 11:33:28    373s] Number of Extracted Ground Cap.   : 81614
[06/04 11:33:28    373s] Number of Extracted Coupling Cap. : 138028
[06/04 11:33:28    373s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1567.559M)
[06/04 11:33:28    373s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/04 11:33:28    373s]  Corner: RC_worst
[06/04 11:33:28    373s]  Corner: RC_best
[06/04 11:33:28    373s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1567.6M)
[06/04 11:33:28    373s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb_Filter.rcdb.d' for storing RC.
[06/04 11:33:28    373s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 2480 access done (mem: 1575.559M)
[06/04 11:33:28    373s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1575.559M)
[06/04 11:33:28    373s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1575.559M)
[06/04 11:33:28    373s] processing rcdb (/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d) for hinst (top) of cell (CONV);
[06/04 11:33:28    373s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 0 access done (mem: 1575.559M)
[06/04 11:33:28    373s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1575.559M)
[06/04 11:33:28    373s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1575.559M)
[06/04 11:33:28    373s] Starting delay calculation for Setup views
[06/04 11:33:28    373s] Starting SI iteration 1 using Infinite Timing Windows
[06/04 11:33:28    373s] #################################################################################
[06/04 11:33:28    373s] # Design Stage: PostRoute
[06/04 11:33:28    373s] # Design Name: CONV
[06/04 11:33:28    373s] # Design Mode: 180nm
[06/04 11:33:28    373s] # Analysis Mode: MMMC OCV 
[06/04 11:33:28    373s] # Parasitics Mode: SPEF/RCDB
[06/04 11:33:28    373s] # Signoff Settings: SI On 
[06/04 11:33:28    373s] #################################################################################
[06/04 11:33:28    373s] AAE_INFO: 1 threads acquired from CTE.
[06/04 11:33:28    373s] Setting infinite Tws ...
[06/04 11:33:28    373s] First Iteration Infinite Tw... 
[06/04 11:33:28    373s] Calculate early delays in OCV mode...
[06/04 11:33:28    373s] Calculate late delays in OCV mode...
[06/04 11:33:28    373s] Calculate early delays in OCV mode...
[06/04 11:33:28    373s] Calculate late delays in OCV mode...
[06/04 11:33:28    373s] Topological Sorting (REAL = 0:00:00.0, MEM = 1567.3M, InitMEM = 1567.3M)
[06/04 11:33:28    373s] Start delay calculation (fullDC) (1 T). (MEM=1567.35)
[06/04 11:33:28    373s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[06/04 11:33:28    373s] LayerId::1 widthSet size::4
[06/04 11:33:28    373s] LayerId::2 widthSet size::4
[06/04 11:33:28    373s] LayerId::3 widthSet size::4
[06/04 11:33:28    373s] LayerId::4 widthSet size::4
[06/04 11:33:28    373s] LayerId::5 widthSet size::4
[06/04 11:33:28    373s] LayerId::6 widthSet size::2
[06/04 11:33:28    373s] Initializing multi-corner capacitance tables ... 
[06/04 11:33:28    373s] Initializing multi-corner resistance tables ...
[06/04 11:33:28    373s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250707 ; uaWl: 1.000000 ; uaWlH: 0.267701 ; aWlH: 0.000000 ; Pmax: 0.846500 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:33:28    373s] End AAE Lib Interpolated Model. (MEM=1567.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:33:28    373s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1567.348M)
[06/04 11:33:28    373s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1567.3M)
[06/04 11:33:29    374s] Total number of fetched objects 2616
[06/04 11:33:29    374s] AAE_INFO-618: Total number of nets in the design is 2482,  100.0 percent of the nets selected for SI analysis
[06/04 11:33:29    374s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:33:29    374s] End delay calculation. (MEM=1573.49 CPU=0:00:00.6 REAL=0:00:01.0)
[06/04 11:33:29    374s] End delay calculation (fullDC). (MEM=1573.49 CPU=0:00:00.7 REAL=0:00:01.0)
[06/04 11:33:29    374s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1573.5M) ***
[06/04 11:33:29    374s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1573.5M)
[06/04 11:33:29    374s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/04 11:33:29    374s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1573.5M)
[06/04 11:33:29    374s] Starting SI iteration 2
[06/04 11:33:29    374s] Calculate early delays in OCV mode...
[06/04 11:33:29    374s] Calculate late delays in OCV mode...
[06/04 11:33:29    374s] Calculate early delays in OCV mode...
[06/04 11:33:29    374s] Calculate late delays in OCV mode...
[06/04 11:33:29    374s] Start delay calculation (fullDC) (1 T). (MEM=1470.7)
[06/04 11:33:29    374s] End AAE Lib Interpolated Model. (MEM=1470.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:33:29    374s] Glitch Analysis: View AV_func_max -- Total Number of Nets Skipped = 0. 
[06/04 11:33:29    374s] Glitch Analysis: View AV_func_max -- Total Number of Nets Analyzed = 2616. 
[06/04 11:33:29    374s] Glitch Analysis: View AV_scan_max -- Total Number of Nets Skipped = 0. 
[06/04 11:33:29    374s] Glitch Analysis: View AV_scan_max -- Total Number of Nets Analyzed = 105. 
[06/04 11:33:29    374s] Total number of fetched objects 2616
[06/04 11:33:29    374s] AAE_INFO-618: Total number of nets in the design is 2482,  1.1 percent of the nets selected for SI analysis
[06/04 11:33:29    374s] End delay calculation. (MEM=1508.86 CPU=0:00:00.0 REAL=0:00:00.0)
[06/04 11:33:29    374s] End delay calculation (fullDC). (MEM=1508.86 CPU=0:00:00.1 REAL=0:00:00.0)
[06/04 11:33:29    374s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1508.9M) ***
[06/04 11:33:29    374s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:06:15 mem=1508.9M)
[06/04 11:33:29    374s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1470.9M
[06/04 11:33:29    374s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1470.9M
[06/04 11:33:29    374s] Fast DP-INIT is on for default
[06/04 11:33:29    374s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1502.9M
[06/04 11:33:29    374s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1502.9M
[06/04 11:33:29    374s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1502.9M
[06/04 11:33:29    374s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1502.9M
[06/04 11:33:30    374s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.063  |  4.901  |  0.000  |  0.294  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.508%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[06/04 11:33:30    374s] Total CPU time: 1.95 sec
[06/04 11:33:30    374s] Total Real time: 3.0 sec
[06/04 11:33:30    374s] Total Memory Usage: 1502.871094 Mbytes
[06/04 11:33:30    374s] Info: pop threads available for lower-level modules during optimization.
[06/04 11:33:30    374s] Reset AAE Options
[06/04 11:33:30    374s] 
[06/04 11:33:30    374s] =============================================================================================
[06/04 11:33:30    374s]  Final TAT Report for timeDesign
[06/04 11:33:30    374s] =============================================================================================
[06/04 11:33:30    374s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:33:30    374s] ---------------------------------------------------------------------------------------------
[06/04 11:33:30    374s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:33:30    374s] [ ExtractRC              ]      1   0:00:00.7  (  28.2 % )     0:00:00.7 /  0:00:00.7    1.0
[06/04 11:33:30    374s] [ TimingUpdate           ]      2   0:00:00.1  (   2.2 % )     0:00:01.0 /  0:00:01.0    1.0
[06/04 11:33:30    374s] [ FullDelayCalc          ]      1   0:00:01.0  (  41.3 % )     0:00:01.0 /  0:00:01.0    1.0
[06/04 11:33:30    374s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.6 % )     0:00:00.7 /  0:00:00.2    0.4
[06/04 11:33:30    374s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[06/04 11:33:30    374s] [ DrvReport              ]      1   0:00:00.4  (  16.0 % )     0:00:00.5 /  0:00:00.1    0.1
[06/04 11:33:30    374s] [ GenerateReports        ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 11:33:30    374s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[06/04 11:33:30    374s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[06/04 11:33:30    374s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 11:33:30    374s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:33:30    374s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.0    0.0
[06/04 11:33:30    374s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[06/04 11:33:30    374s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[06/04 11:33:30    374s] [ MISC                   ]          0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.7
[06/04 11:33:30    374s] ---------------------------------------------------------------------------------------------
[06/04 11:33:30    374s]  timeDesign TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.0    0.8
[06/04 11:33:30    374s] ---------------------------------------------------------------------------------------------
[06/04 11:33:30    374s] 
[06/04 11:33:35    375s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/04 11:33:35    375s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CONV_postRoute -outDir timingReports
[06/04 11:33:35    375s]  Reset EOS DB
[06/04 11:33:35    375s] Ignoring AAE DB Resetting ...
[06/04 11:33:35    375s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 2479 access done (mem: 1502.871M)
[06/04 11:33:35    375s] Extraction called for design 'CONV' of instances=2212 and nets=2482 using extraction engine 'postRoute' at effort level 'low' .
[06/04 11:33:35    375s] PostRoute (effortLevel low) RC Extraction called for design CONV.
[06/04 11:33:35    375s] RC Extraction called in multi-corner(2) mode.
[06/04 11:33:35    375s] Process corner(s) are loaded.
[06/04 11:33:35    375s]  Corner: RC_worst
[06/04 11:33:35    375s]  Corner: RC_best
[06/04 11:33:35    375s] extractDetailRC Option : -outfile /tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d -maxResLength 200  -extended
[06/04 11:33:35    375s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/04 11:33:35    375s]       RC Corner Indexes            0       1   
[06/04 11:33:35    375s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 11:33:35    375s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/04 11:33:35    375s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 11:33:35    375s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 11:33:35    375s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 11:33:35    375s] Shrink Factor                : 1.00000
[06/04 11:33:35    375s] LayerId::1 widthSet size::4
[06/04 11:33:35    375s] LayerId::2 widthSet size::4
[06/04 11:33:35    375s] LayerId::3 widthSet size::4
[06/04 11:33:35    375s] LayerId::4 widthSet size::4
[06/04 11:33:35    375s] LayerId::5 widthSet size::4
[06/04 11:33:35    375s] LayerId::6 widthSet size::2
[06/04 11:33:35    375s] Initializing multi-corner capacitance tables ... 
[06/04 11:33:35    375s] Initializing multi-corner resistance tables ...
[06/04 11:33:35    375s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250707 ; uaWl: 1.000000 ; uaWlH: 0.267701 ; aWlH: 0.000000 ; Pmax: 0.846500 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:33:35    375s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1500.9M)
[06/04 11:33:35    375s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for storing RC.
[06/04 11:33:35    375s] Extracted 10.003% (CPU Time= 0:00:00.1  MEM= 1552.9M)
[06/04 11:33:35    375s] Extracted 20.0039% (CPU Time= 0:00:00.1  MEM= 1552.9M)
[06/04 11:33:35    375s] Extracted 30.003% (CPU Time= 0:00:00.1  MEM= 1552.9M)
[06/04 11:33:35    375s] Extracted 40.0039% (CPU Time= 0:00:00.1  MEM= 1552.9M)
[06/04 11:33:35    375s] Extracted 50.003% (CPU Time= 0:00:00.1  MEM= 1552.9M)
[06/04 11:33:35    375s] Extracted 60.0039% (CPU Time= 0:00:00.2  MEM= 1552.9M)
[06/04 11:33:35    375s] Extracted 70.003% (CPU Time= 0:00:00.2  MEM= 1552.9M)
[06/04 11:33:35    375s] Extracted 80.0039% (CPU Time= 0:00:00.2  MEM= 1552.9M)
[06/04 11:33:36    375s] Extracted 90.003% (CPU Time= 0:00:00.3  MEM= 1552.9M)
[06/04 11:33:36    375s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1552.9M)
[06/04 11:33:36    375s] Number of Extracted Resistors     : 81469
[06/04 11:33:36    375s] Number of Extracted Ground Cap.   : 81614
[06/04 11:33:36    375s] Number of Extracted Coupling Cap. : 138028
[06/04 11:33:36    375s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1520.879M)
[06/04 11:33:36    375s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/04 11:33:36    375s]  Corner: RC_worst
[06/04 11:33:36    375s]  Corner: RC_best
[06/04 11:33:36    375s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1520.9M)
[06/04 11:33:36    375s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb_Filter.rcdb.d' for storing RC.
[06/04 11:33:36    375s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 2480 access done (mem: 1528.879M)
[06/04 11:33:36    375s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1528.879M)
[06/04 11:33:36    375s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1528.879M)
[06/04 11:33:36    375s] processing rcdb (/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d) for hinst (top) of cell (CONV);
[06/04 11:33:36    375s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 0 access done (mem: 1528.879M)
[06/04 11:33:36    375s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1528.879M)
[06/04 11:33:36    375s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1528.879M)
[06/04 11:33:36    375s] All LLGs are deleted
[06/04 11:33:36    375s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1459.2M
[06/04 11:33:36    375s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1459.2M
[06/04 11:33:36    375s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1459.2M
[06/04 11:33:36    375s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1459.2M
[06/04 11:33:36    375s] Fast DP-INIT is on for default
[06/04 11:33:36    375s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1459.2M
[06/04 11:33:36    375s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1459.2M
[06/04 11:33:36    375s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1459.2M
[06/04 11:33:36    375s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1459.2M
[06/04 11:33:36    375s] Starting delay calculation for Hold views
[06/04 11:33:36    375s] Starting SI iteration 1 using Infinite Timing Windows
[06/04 11:33:36    375s] #################################################################################
[06/04 11:33:36    375s] # Design Stage: PostRoute
[06/04 11:33:36    375s] # Design Name: CONV
[06/04 11:33:36    375s] # Design Mode: 180nm
[06/04 11:33:36    375s] # Analysis Mode: MMMC OCV 
[06/04 11:33:36    375s] # Parasitics Mode: SPEF/RCDB
[06/04 11:33:36    375s] # Signoff Settings: SI On 
[06/04 11:33:36    375s] #################################################################################
[06/04 11:33:36    376s] AAE_INFO: 1 threads acquired from CTE.
[06/04 11:33:36    376s] Setting infinite Tws ...
[06/04 11:33:36    376s] First Iteration Infinite Tw... 
[06/04 11:33:36    376s] Calculate late delays in OCV mode...
[06/04 11:33:36    376s] Calculate early delays in OCV mode...
[06/04 11:33:36    376s] Calculate late delays in OCV mode...
[06/04 11:33:36    376s] Calculate early delays in OCV mode...
[06/04 11:33:36    376s] Topological Sorting (REAL = 0:00:00.0, MEM = 1485.2M, InitMEM = 1485.2M)
[06/04 11:33:36    376s] Start delay calculation (fullDC) (1 T). (MEM=1485.2)
[06/04 11:33:36    376s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[06/04 11:33:36    376s] LayerId::1 widthSet size::4
[06/04 11:33:36    376s] LayerId::2 widthSet size::4
[06/04 11:33:36    376s] LayerId::3 widthSet size::4
[06/04 11:33:36    376s] LayerId::4 widthSet size::4
[06/04 11:33:36    376s] LayerId::5 widthSet size::4
[06/04 11:33:36    376s] LayerId::6 widthSet size::2
[06/04 11:33:36    376s] Initializing multi-corner capacitance tables ... 
[06/04 11:33:36    376s] Initializing multi-corner resistance tables ...
[06/04 11:33:36    376s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250707 ; uaWl: 1.000000 ; uaWlH: 0.267701 ; aWlH: 0.000000 ; Pmax: 0.846500 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 11:33:36    376s] End AAE Lib Interpolated Model. (MEM=1485.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:33:36    376s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1485.203M)
[06/04 11:33:36    376s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1485.2M)
[06/04 11:33:37    376s] Total number of fetched objects 2616
[06/04 11:33:37    376s] AAE_INFO-618: Total number of nets in the design is 2482,  100.0 percent of the nets selected for SI analysis
[06/04 11:33:37    376s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:33:37    376s] End delay calculation. (MEM=1500.89 CPU=0:00:00.6 REAL=0:00:01.0)
[06/04 11:33:37    376s] End delay calculation (fullDC). (MEM=1500.89 CPU=0:00:00.7 REAL=0:00:01.0)
[06/04 11:33:37    376s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1500.9M) ***
[06/04 11:33:37    376s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1500.9M)
[06/04 11:33:37    376s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/04 11:33:37    376s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1500.9M)
[06/04 11:33:37    376s] Starting SI iteration 2
[06/04 11:33:37    376s] Calculate late delays in OCV mode...
[06/04 11:33:37    376s] Calculate early delays in OCV mode...
[06/04 11:33:37    376s] Calculate late delays in OCV mode...
[06/04 11:33:37    376s] Calculate early delays in OCV mode...
[06/04 11:33:37    376s] Start delay calculation (fullDC) (1 T). (MEM=1469.1)
[06/04 11:33:37    376s] End AAE Lib Interpolated Model. (MEM=1469.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:33:37    376s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1471.1M)
[06/04 11:33:37    376s] Glitch Analysis: View AV_func_min -- Total Number of Nets Skipped = 0. 
[06/04 11:33:37    376s] Glitch Analysis: View AV_func_min -- Total Number of Nets Analyzed = 2616. 
[06/04 11:33:37    376s] Glitch Analysis: View AV_scan_min -- Total Number of Nets Skipped = 0. 
[06/04 11:33:37    376s] Glitch Analysis: View AV_scan_min -- Total Number of Nets Analyzed = 105. 
[06/04 11:33:37    376s] Total number of fetched objects 2616
[06/04 11:33:37    376s] AAE_INFO-618: Total number of nets in the design is 2482,  1.1 percent of the nets selected for SI analysis
[06/04 11:33:37    376s] End delay calculation. (MEM=1509.26 CPU=0:00:00.0 REAL=0:00:00.0)
[06/04 11:33:37    376s] End delay calculation (fullDC). (MEM=1509.26 CPU=0:00:00.0 REAL=0:00:00.0)
[06/04 11:33:37    376s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1509.3M) ***
[06/04 11:33:37    376s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:06:17 mem=1509.3M)
[06/04 11:33:37    377s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 AV_func_min AV_scan_min 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.031  |  0.028  |  0.030  |  0.003  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 65.508%
------------------------------------------------------------
Reported timing to dir timingReports
[06/04 11:33:37    377s] Total CPU time: 1.76 sec
[06/04 11:33:37    377s] Total Real time: 2.0 sec
[06/04 11:33:37    377s] Total Memory Usage: 1429.558594 Mbytes
[06/04 11:33:37    377s] Reset AAE Options
[06/04 11:33:37    377s] 
[06/04 11:33:37    377s] =============================================================================================
[06/04 11:33:37    377s]  Final TAT Report for timeDesign
[06/04 11:33:37    377s] =============================================================================================
[06/04 11:33:37    377s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 11:33:37    377s] ---------------------------------------------------------------------------------------------
[06/04 11:33:37    377s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:33:37    377s] [ ExtractRC              ]      1   0:00:00.6  (  35.7 % )     0:00:00.6 /  0:00:00.6    1.0
[06/04 11:33:37    377s] [ TimingUpdate           ]      1   0:00:00.0  (   2.7 % )     0:00:01.0 /  0:00:01.0    1.0
[06/04 11:33:37    377s] [ FullDelayCalc          ]      1   0:00:01.0  (  53.8 % )     0:00:01.0 /  0:00:01.0    1.0
[06/04 11:33:37    377s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:01.1 /  0:00:01.1    1.0
[06/04 11:33:37    377s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:33:37    377s] [ GenerateReports        ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 11:33:37    377s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 11:33:37    377s] [ MISC                   ]          0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.8
[06/04 11:33:37    377s] ---------------------------------------------------------------------------------------------
[06/04 11:33:37    377s]  timeDesign TOTAL                   0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[06/04 11:33:37    377s] ---------------------------------------------------------------------------------------------
[06/04 11:33:37    377s] 
[06/04 11:33:49    378s] <CMD> get_verify_drc_mode -disable_rules -quiet
[06/04 11:33:49    378s] <CMD> get_verify_drc_mode -quiet -area
[06/04 11:33:49    378s] <CMD> get_verify_drc_mode -quiet -layer_range
[06/04 11:33:49    378s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[06/04 11:33:49    378s] <CMD> get_verify_drc_mode -check_only -quiet
[06/04 11:33:49    378s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[06/04 11:33:49    378s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[06/04 11:33:49    378s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[06/04 11:33:49    378s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[06/04 11:33:49    378s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[06/04 11:33:49    378s] <CMD> get_verify_drc_mode -limit -quiet
[06/04 11:33:50    378s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CONV.drc.rpt -limit 1000
[06/04 11:33:50    378s] <CMD> verify_drc
[06/04 11:33:50    378s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[06/04 11:33:50    378s] #-report CONV.drc.rpt                    # string, default="", user setting
[06/04 11:33:50    378s]  *** Starting Verify DRC (MEM: 1429.6) ***
[06/04 11:33:50    378s] 
[06/04 11:33:50    378s]   VERIFY DRC ...... Starting Verification
[06/04 11:33:50    378s]   VERIFY DRC ...... Initializing
[06/04 11:33:50    378s]   VERIFY DRC ...... Deleting Existing Violations
[06/04 11:33:50    378s]   VERIFY DRC ...... Creating Sub-Areas
[06/04 11:33:50    378s]   VERIFY DRC ...... Using new threading
[06/04 11:33:50    378s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 207.360 203.520} 1 of 4
[06/04 11:33:51    378s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/04 11:33:51    378s]   VERIFY DRC ...... Sub-Area: {207.360 0.000 413.540 203.520} 2 of 4
[06/04 11:33:51    378s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[06/04 11:33:51    378s]   VERIFY DRC ...... Sub-Area: {0.000 203.520 207.360 400.960} 3 of 4
[06/04 11:33:51    378s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[06/04 11:33:51    378s]   VERIFY DRC ...... Sub-Area: {207.360 203.520 413.540 400.960} 4 of 4
[06/04 11:33:51    378s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[06/04 11:33:51    378s] 
[06/04 11:33:51    378s]   Verification Complete : 0 Viols.
[06/04 11:33:51    378s] 
[06/04 11:33:51    378s]  *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[06/04 11:33:51    378s] 
[06/04 11:33:51    378s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[06/04 11:33:55    379s] <CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50
[06/04 11:33:55    379s] VERIFY_CONNECTIVITY use new engine.
[06/04 11:33:55    379s] 
[06/04 11:33:55    379s] ******** Start: VERIFY CONNECTIVITY ********
[06/04 11:33:55    379s] Start Time: Wed Jun  4 11:33:55 2025
[06/04 11:33:55    379s] 
[06/04 11:33:55    379s] Design Name: CONV
[06/04 11:33:55    379s] Database Units: 1000
[06/04 11:33:55    379s] Design Boundary: (0.0000, 0.0000) (413.5400, 400.9600)
[06/04 11:33:55    379s] Error Limit = 1000; Warning Limit = 50
[06/04 11:33:55    379s] Check all nets
[06/04 11:33:55    379s] 
[06/04 11:33:55    379s] Begin Summary 
[06/04 11:33:55    379s]   Found no problems or warnings.
[06/04 11:33:55    379s] End Summary
[06/04 11:33:55    379s] 
[06/04 11:33:55    379s] End Time: Wed Jun  4 11:33:55 2025
[06/04 11:33:55    379s] Time Elapsed: 0:00:00.0
[06/04 11:33:55    379s] 
[06/04 11:33:55    379s] ******** End: VERIFY CONNECTIVITY ********
[06/04 11:33:55    379s]   Verification Complete : 0 Viols.  0 Wrngs.
[06/04 11:33:55    379s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[06/04 11:33:55    379s] 
[06/04 11:34:04    380s] <CMD> saveDesign ../restore/route_finish.globals
[06/04 11:34:04    380s] The in-memory database contained RC information but was not saved. To save 
[06/04 11:34:04    380s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/04 11:34:04    380s] so it should only be saved when it is really desired.
[06/04 11:34:04    380s] #% Begin save design ... (date=06/04 11:34:04, mem=1109.6M)
[06/04 11:34:04    380s] % Begin Save ccopt configuration ... (date=06/04 11:34:04, mem=1109.6M)
[06/04 11:34:04    380s] % End Save ccopt configuration ... (date=06/04 11:34:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.0M, current mem=1110.0M)
[06/04 11:34:04    380s] % Begin Save netlist data ... (date=06/04 11:34:04, mem=1110.0M)
[06/04 11:34:04    380s] Writing Binary DB to ../restore/route_finish.globals.dat/CONV.v.bin in single-threaded mode...
[06/04 11:34:04    380s] % End Save netlist data ... (date=06/04 11:34:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.0M, current mem=1110.0M)
[06/04 11:34:04    380s] Saving symbol-table file ...
[06/04 11:34:04    380s] Saving congestion map file ../restore/route_finish.globals.dat/CONV.route.congmap.gz ...
[06/04 11:34:04    380s] % Begin Save AAE data ... (date=06/04 11:34:04, mem=1110.1M)
[06/04 11:34:04    380s] Saving AAE Data ...
[06/04 11:34:04    380s] % End Save AAE data ... (date=06/04 11:34:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.1M, current mem=1110.1M)
[06/04 11:34:04    380s] Saving preference file ../restore/route_finish.globals.dat/gui.pref.tcl ...
[06/04 11:34:04    380s] Saving mode setting ...
[06/04 11:34:04    380s] Saving global file ...
[06/04 11:34:04    380s] % Begin Save floorplan data ... (date=06/04 11:34:04, mem=1110.6M)
[06/04 11:34:04    380s] Saving floorplan file ...
[06/04 11:34:05    380s] % End Save floorplan data ... (date=06/04 11:34:05, total cpu=0:00:00.0, real=0:00:01.0, peak res=1110.6M, current mem=1110.6M)
[06/04 11:34:05    380s] Saving PG file ../restore/route_finish.globals.dat/CONV.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Jun  4 11:34:05 2025)
[06/04 11:34:05    380s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1430.1M) ***
[06/04 11:34:05    380s] Saving Drc markers ...
[06/04 11:34:05    380s] ... No Drc file written since there is no markers found.
[06/04 11:34:05    380s] % Begin Save placement data ... (date=06/04 11:34:05, mem=1110.6M)
[06/04 11:34:05    380s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/04 11:34:05    380s] Save Adaptive View Pruning View Names to Binary file
[06/04 11:34:05    380s] AV_func_max
[06/04 11:34:05    380s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1433.1M) ***
[06/04 11:34:05    380s] % End Save placement data ... (date=06/04 11:34:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.6M, current mem=1110.6M)
[06/04 11:34:05    380s] % Begin Save routing data ... (date=06/04 11:34:05, mem=1110.6M)
[06/04 11:34:05    380s] Saving route file ...
[06/04 11:34:05    380s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1430.1M) ***
[06/04 11:34:05    380s] % End Save routing data ... (date=06/04 11:34:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.7M, current mem=1110.7M)
[06/04 11:34:05    380s] Saving property file ../restore/route_finish.globals.dat/CONV.prop
[06/04 11:34:05    380s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1433.1M) ***
[06/04 11:34:05    380s] #Saving pin access data to file ../restore/route_finish.globals.dat/CONV.apa ...
[06/04 11:34:05    380s] #
[06/04 11:34:05    380s] % Begin Save power constraints data ... (date=06/04 11:34:05, mem=1110.7M)
[06/04 11:34:05    380s] % End Save power constraints data ... (date=06/04 11:34:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.7M, current mem=1110.7M)
[06/04 11:34:07    382s] Generated self-contained design route_finish.globals.dat
[06/04 11:34:07    382s] #% End save design ... (date=06/04 11:34:07, total cpu=0:00:02.4, real=0:00:03.0, peak res=1140.6M, current mem=1111.2M)
[06/04 11:34:07    382s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 11:34:07    382s] 
[06/04 11:34:15    383s] <CMD> getFillerMode -quiet
[06/04 11:34:52    386s] <CMD> addFiller -cell FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1 -prefix FILLER
[06/04 11:34:52    386s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[06/04 11:34:52    386s] Type 'man IMPSP-5217' for more detail.
[06/04 11:34:52    386s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1441.9M
[06/04 11:34:52    386s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1441.9M
[06/04 11:34:52    386s] #spOpts: N=180 
[06/04 11:34:52    386s] All LLGs are deleted
[06/04 11:34:52    386s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1441.9M
[06/04 11:34:52    386s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1441.9M
[06/04 11:34:52    386s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1441.9M
[06/04 11:34:52    386s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1441.9M
[06/04 11:34:52    386s] Core basic site is Core8T
[06/04 11:34:52    386s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 11:34:52    386s] SiteArray: use 208,896 bytes
[06/04 11:34:52    386s] SiteArray: current memory after site array memory allocation 1473.9M
[06/04 11:34:52    386s] SiteArray: FP blocked sites are writable
[06/04 11:34:52    386s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 11:34:52    386s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1473.9M
[06/04 11:34:52    386s] Process 80368 wires and vias for routing blockage and capacity analysis
[06/04 11:34:52    386s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.020, REAL:0.019, MEM:1473.9M
[06/04 11:34:52    386s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.100, REAL:0.044, MEM:1473.9M
[06/04 11:34:52    386s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.044, MEM:1473.9M
[06/04 11:34:52    386s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1473.9MB).
[06/04 11:34:52    386s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.047, MEM:1473.9M
[06/04 11:34:52    386s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1473.9M
[06/04 11:34:52    386s]   Signal wire search tree: 81424 elements. (cpu=0:00:00.0, mem=0.0M)
[06/04 11:34:52    386s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.018, MEM:1473.9M
[06/04 11:34:52    386s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1473.9M
[06/04 11:34:52    386s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1473.9M
[06/04 11:34:52    386s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1473.9M
[06/04 11:34:52    386s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1473.9M
[06/04 11:34:52    386s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/04 11:34:52    386s] AddFiller main function time CPU:0.076, REAL:0.077
[06/04 11:34:52    386s] Filler instance commit time CPU:0.014, REAL:0.014
[06/04 11:34:52    386s] *INFO: Adding fillers to top-module.
[06/04 11:34:52    386s] *INFO:   Added 5 filler insts (cell FILL64 / prefix FILLER).
[06/04 11:34:52    386s] *INFO:   Added 25 filler insts (cell FILL32 / prefix FILLER).
[06/04 11:34:52    386s] *INFO:   Added 74 filler insts (cell FILL16 / prefix FILLER).
[06/04 11:34:52    386s] *INFO:   Added 310 filler insts (cell FILL8 / prefix FILLER).
[06/04 11:34:52    386s] *INFO:   Added 804 filler insts (cell FILL4 / prefix FILLER).
[06/04 11:34:52    386s] *INFO:   Added 949 filler insts (cell FILL2 / prefix FILLER).
[06/04 11:34:52    386s] *INFO:   Added 967 filler insts (cell FILL1 / prefix FILLER).
[06/04 11:34:52    386s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.070, REAL:0.077, MEM:1473.9M
[06/04 11:34:52    386s] *INFO: Total 3134 filler insts added - prefix FILLER (CPU: 0:00:00.2).
[06/04 11:34:52    386s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.070, REAL:0.077, MEM:1473.9M
[06/04 11:34:52    386s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1473.9M
[06/04 11:34:52    386s] For 3134 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[06/04 11:34:52    386s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:1473.9M
[06/04 11:34:52    386s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.070, REAL:0.078, MEM:1473.9M
[06/04 11:34:52    386s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.070, REAL:0.078, MEM:1473.9M
[06/04 11:34:52    387s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1473.9M
[06/04 11:34:52    387s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1473.9M
[06/04 11:34:52    387s] All LLGs are deleted
[06/04 11:34:52    387s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1473.9M
[06/04 11:34:52    387s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1473.9M
[06/04 11:34:52    387s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.210, REAL:0.157, MEM:1473.9M
[06/04 11:34:58    387s] <CMD> get_verify_drc_mode -disable_rules -quiet
[06/04 11:34:58    387s] <CMD> get_verify_drc_mode -quiet -area
[06/04 11:34:58    387s] <CMD> get_verify_drc_mode -quiet -layer_range
[06/04 11:34:58    387s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[06/04 11:34:58    387s] <CMD> get_verify_drc_mode -check_only -quiet
[06/04 11:34:58    387s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[06/04 11:34:58    387s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[06/04 11:34:58    387s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[06/04 11:34:58    387s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[06/04 11:34:58    387s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[06/04 11:34:58    387s] <CMD> get_verify_drc_mode -limit -quiet
[06/04 11:34:59    387s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CONV.drc.rpt -limit 1000
[06/04 11:34:59    387s] <CMD> verify_drc
[06/04 11:34:59    387s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[06/04 11:34:59    387s] #-report CONV.drc.rpt                    # string, default="", user setting
[06/04 11:34:59    387s]  *** Starting Verify DRC (MEM: 1473.9) ***
[06/04 11:34:59    387s] 
[06/04 11:34:59    387s]   VERIFY DRC ...... Starting Verification
[06/04 11:34:59    387s]   VERIFY DRC ...... Initializing
[06/04 11:34:59    387s]   VERIFY DRC ...... Deleting Existing Violations
[06/04 11:34:59    387s]   VERIFY DRC ...... Creating Sub-Areas
[06/04 11:34:59    387s]   VERIFY DRC ...... Using new threading
[06/04 11:34:59    387s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 207.360 203.520} 1 of 4
[06/04 11:35:00    387s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/04 11:35:00    387s]   VERIFY DRC ...... Sub-Area: {207.360 0.000 413.540 203.520} 2 of 4
[06/04 11:35:00    388s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[06/04 11:35:00    388s]   VERIFY DRC ...... Sub-Area: {0.000 203.520 207.360 400.960} 3 of 4
[06/04 11:35:00    388s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[06/04 11:35:00    388s]   VERIFY DRC ...... Sub-Area: {207.360 203.520 413.540 400.960} 4 of 4
[06/04 11:35:00    388s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[06/04 11:35:00    388s] 
[06/04 11:35:00    388s]   Verification Complete : 0 Viols.
[06/04 11:35:00    388s] 
[06/04 11:35:00    388s]  *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[06/04 11:35:00    388s] 
[06/04 11:35:00    388s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[06/04 11:35:13    389s] <CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50
[06/04 11:35:13    389s] VERIFY_CONNECTIVITY use new engine.
[06/04 11:35:13    389s] 
[06/04 11:35:13    389s] ******** Start: VERIFY CONNECTIVITY ********
[06/04 11:35:13    389s] Start Time: Wed Jun  4 11:35:13 2025
[06/04 11:35:13    389s] 
[06/04 11:35:13    389s] Design Name: CONV
[06/04 11:35:13    389s] Database Units: 1000
[06/04 11:35:13    389s] Design Boundary: (0.0000, 0.0000) (413.5400, 400.9600)
[06/04 11:35:13    389s] Error Limit = 1000; Warning Limit = 50
[06/04 11:35:13    389s] Check all nets
[06/04 11:35:13    389s] 
[06/04 11:35:13    389s] Begin Summary 
[06/04 11:35:13    389s]   Found no problems or warnings.
[06/04 11:35:13    389s] End Summary
[06/04 11:35:13    389s] 
[06/04 11:35:13    389s] End Time: Wed Jun  4 11:35:13 2025
[06/04 11:35:13    389s] Time Elapsed: 0:00:00.0
[06/04 11:35:13    389s] 
[06/04 11:35:13    389s] ******** End: VERIFY CONNECTIVITY ********
[06/04 11:35:13    389s]   Verification Complete : 0 Viols.  0 Wrngs.
[06/04 11:35:13    389s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[06/04 11:35:13    389s] 
[06/04 11:35:27    390s] <CMD> saveDesign ../restore/CONV.globals
[06/04 11:35:27    390s] The in-memory database contained RC information but was not saved. To save 
[06/04 11:35:27    390s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/04 11:35:27    390s] so it should only be saved when it is really desired.
[06/04 11:35:27    390s] #% Begin save design ... (date=06/04 11:35:27, mem=1117.7M)
[06/04 11:35:27    390s] % Begin Save ccopt configuration ... (date=06/04 11:35:27, mem=1117.7M)
[06/04 11:35:27    390s] % End Save ccopt configuration ... (date=06/04 11:35:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.7M, current mem=1117.7M)
[06/04 11:35:27    390s] % Begin Save netlist data ... (date=06/04 11:35:27, mem=1117.7M)
[06/04 11:35:27    390s] Writing Binary DB to ../restore/CONV.globals.dat/CONV.v.bin in single-threaded mode...
[06/04 11:35:27    390s] % End Save netlist data ... (date=06/04 11:35:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.7M, current mem=1117.7M)
[06/04 11:35:27    390s] Saving symbol-table file ...
[06/04 11:35:27    390s] Saving congestion map file ../restore/CONV.globals.dat/CONV.route.congmap.gz ...
[06/04 11:35:27    390s] % Begin Save AAE data ... (date=06/04 11:35:27, mem=1117.7M)
[06/04 11:35:27    390s] Saving AAE Data ...
[06/04 11:35:27    390s] % End Save AAE data ... (date=06/04 11:35:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.7M, current mem=1117.7M)
[06/04 11:35:27    390s] Saving preference file ../restore/CONV.globals.dat/gui.pref.tcl ...
[06/04 11:35:27    390s] Saving mode setting ...
[06/04 11:35:27    390s] Saving global file ...
[06/04 11:35:27    391s] % Begin Save floorplan data ... (date=06/04 11:35:27, mem=1117.7M)
[06/04 11:35:27    391s] Saving floorplan file ...
[06/04 11:35:27    391s] % End Save floorplan data ... (date=06/04 11:35:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.7M, current mem=1117.7M)
[06/04 11:35:27    391s] Saving PG file ../restore/CONV.globals.dat/CONV.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Jun  4 11:35:27 2025)
[06/04 11:35:27    391s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1474.5M) ***
[06/04 11:35:27    391s] Saving Drc markers ...
[06/04 11:35:27    391s] ... No Drc file written since there is no markers found.
[06/04 11:35:27    391s] % Begin Save placement data ... (date=06/04 11:35:27, mem=1117.7M)
[06/04 11:35:27    391s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/04 11:35:27    391s] Save Adaptive View Pruning View Names to Binary file
[06/04 11:35:27    391s] AV_func_max
[06/04 11:35:27    391s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1477.5M) ***
[06/04 11:35:27    391s] % End Save placement data ... (date=06/04 11:35:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.7M, current mem=1117.7M)
[06/04 11:35:27    391s] % Begin Save routing data ... (date=06/04 11:35:27, mem=1117.7M)
[06/04 11:35:27    391s] Saving route file ...
[06/04 11:35:27    391s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1474.5M) ***
[06/04 11:35:27    391s] % End Save routing data ... (date=06/04 11:35:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.7M, current mem=1117.7M)
[06/04 11:35:27    391s] Saving property file ../restore/CONV.globals.dat/CONV.prop
[06/04 11:35:27    391s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1477.5M) ***
[06/04 11:35:27    391s] #Saving pin access data to file ../restore/CONV.globals.dat/CONV.apa ...
[06/04 11:35:27    391s] #
[06/04 11:35:27    391s] % Begin Save power constraints data ... (date=06/04 11:35:27, mem=1117.7M)
[06/04 11:35:27    391s] % End Save power constraints data ... (date=06/04 11:35:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.7M, current mem=1117.7M)
[06/04 11:35:30    393s] Generated self-contained design CONV.globals.dat
[06/04 11:35:30    393s] #% End save design ... (date=06/04 11:35:30, total cpu=0:00:02.4, real=0:00:03.0, peak res=1117.7M, current mem=1117.7M)
[06/04 11:35:30    393s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 11:35:30    393s] 
[06/04 11:35:33    393s] <CMD> zoomBox -3.58800 8.84600 526.91300 448.91300
[06/04 11:35:33    393s] <CMD> zoomBox 10.93800 37.15100 461.86400 411.20800
[06/04 11:35:33    393s] <CMD> zoomBox 33.78100 81.66100 359.57500 351.91700
[06/04 11:35:34    393s] <CMD> zoomBox 67.64300 129.31900 237.71100 270.39600
[06/04 11:35:34    393s] <CMD> zoomBox 82.08600 150.16100 186.53100 236.80100
[06/04 11:35:35    393s] <CMD> zoomBox 96.40500 173.31900 135.79800 205.99700
[06/04 11:35:35    393s] <CMD> fit
[06/04 11:35:37    394s] <CMD> setDrawView place
[06/04 11:39:40    416s] <CMD> get_verify_drc_mode -disable_rules -quiet
[06/04 11:39:40    416s] <CMD> get_verify_drc_mode -quiet -area
[06/04 11:39:40    416s] <CMD> get_verify_drc_mode -quiet -layer_range
[06/04 11:39:40    416s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[06/04 11:39:40    416s] <CMD> get_verify_drc_mode -check_only -quiet
[06/04 11:39:40    416s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[06/04 11:39:40    416s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[06/04 11:39:40    416s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[06/04 11:39:40    416s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[06/04 11:39:40    416s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[06/04 11:39:40    416s] <CMD> get_verify_drc_mode -limit -quiet
[06/04 11:42:06    428s] <CMD> setDrawView place
[06/04 11:42:21    430s] <CMD> get_verify_drc_mode -disable_rules -quiet
[06/04 11:42:21    430s] <CMD> get_verify_drc_mode -quiet -area
[06/04 11:42:21    430s] <CMD> get_verify_drc_mode -quiet -layer_range
[06/04 11:42:21    430s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[06/04 11:42:21    430s] <CMD> get_verify_drc_mode -check_only -quiet
[06/04 11:42:21    430s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[06/04 11:42:21    430s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[06/04 11:42:21    430s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[06/04 11:42:21    430s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[06/04 11:42:21    430s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[06/04 11:42:21    430s] <CMD> get_verify_drc_mode -limit -quiet
[06/04 11:42:22    430s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CONV.drc.rpt -limit 1000
[06/04 11:42:22    430s] <CMD> verify_drc
[06/04 11:42:22    430s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[06/04 11:42:22    430s] #-report CONV.drc.rpt                    # string, default="", user setting
[06/04 11:42:22    430s]  *** Starting Verify DRC (MEM: 1476.2) ***
[06/04 11:42:22    430s] 
[06/04 11:42:22    430s]   VERIFY DRC ...... Starting Verification
[06/04 11:42:22    430s]   VERIFY DRC ...... Initializing
[06/04 11:42:22    430s]   VERIFY DRC ...... Deleting Existing Violations
[06/04 11:42:22    430s]   VERIFY DRC ...... Creating Sub-Areas
[06/04 11:42:22    430s]   VERIFY DRC ...... Using new threading
[06/04 11:42:22    430s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 207.360 203.520} 1 of 4
[06/04 11:42:22    430s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/04 11:42:22    430s]   VERIFY DRC ...... Sub-Area: {207.360 0.000 413.540 203.520} 2 of 4
[06/04 11:42:22    430s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[06/04 11:42:22    430s]   VERIFY DRC ...... Sub-Area: {0.000 203.520 207.360 400.960} 3 of 4
[06/04 11:42:23    431s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[06/04 11:42:23    431s]   VERIFY DRC ...... Sub-Area: {207.360 203.520 413.540 400.960} 4 of 4
[06/04 11:42:23    431s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[06/04 11:42:23    431s] 
[06/04 11:42:23    431s]   Verification Complete : 0 Viols.
[06/04 11:42:23    431s] 
[06/04 11:42:23    431s]  *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[06/04 11:42:23    431s] 
[06/04 11:42:23    431s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[06/04 11:45:42    448s] <CMD> fit
[06/04 11:50:04    470s] <CMD> fit
[06/04 11:53:19    487s] <CMD> setAnalysisMode -analysisType bcwc
[06/04 11:53:19    487s] <CMD> write_sdf -max_view AV_func_max -typ_view AV_func_max -edges noedge -splitsetuphold -remashold \
-splitrecrem -min_period_edges none CONV_pr.sdf
[06/04 11:53:19    487s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[06/04 11:53:19    487s] AAE DB initialization (MEM=1530.75 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/04 11:53:19    487s] Starting SI iteration 1 using Infinite Timing Windows
[06/04 11:53:19    487s] #################################################################################
[06/04 11:53:19    487s] # Design Stage: PostRoute
[06/04 11:53:19    487s] # Design Name: CONV
[06/04 11:53:19    487s] # Design Mode: 180nm
[06/04 11:53:19    487s] # Analysis Mode: MMMC Non-OCV 
[06/04 11:53:19    487s] # Parasitics Mode: SPEF/RCDB
[06/04 11:53:19    487s] # Signoff Settings: SI On 
[06/04 11:53:19    487s] #################################################################################
[06/04 11:53:19    487s] AAE_INFO: 1 threads acquired from CTE.
[06/04 11:53:19    487s] Setting infinite Tws ...
[06/04 11:53:19    487s] First Iteration Infinite Tw... 
[06/04 11:53:19    487s] Topological Sorting (REAL = 0:00:00.0, MEM = 1547.2M, InitMEM = 1547.2M)
[06/04 11:53:19    487s] Start delay calculation (fullDC) (1 T). (MEM=1547.23)
[06/04 11:53:19    487s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[06/04 11:53:19    487s] Start AAE Lib Loading. (MEM=1547.23)
[06/04 11:53:19    487s] End AAE Lib Loading. (MEM=1556.77 CPU=0:00:00.0 Real=0:00:00.0)
[06/04 11:53:19    487s] End AAE Lib Interpolated Model. (MEM=1556.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:53:19    487s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1556.8M)
[06/04 11:53:19    487s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1534.3M)
[06/04 11:53:19    487s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1534.3M)
[06/04 11:53:20    488s] Total number of fetched objects 2616
[06/04 11:53:20    488s] AAE_INFO-618: Total number of nets in the design is 2482,  100.0 percent of the nets selected for SI analysis
[06/04 11:53:20    488s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1590.0M)
[06/04 11:53:20    488s] Total number of fetched objects 2616
[06/04 11:53:20    488s] AAE_INFO-618: Total number of nets in the design is 2482,  100.0 percent of the nets selected for SI analysis
[06/04 11:53:20    488s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:53:20    488s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:53:20    488s] End delay calculation. (MEM=1590 CPU=0:00:00.8 REAL=0:00:01.0)
[06/04 11:53:20    488s] End delay calculation (fullDC). (MEM=1562.92 CPU=0:00:00.9 REAL=0:00:01.0)
[06/04 11:53:20    488s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1562.9M) ***
[06/04 11:53:20    488s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1562.9M)
[06/04 11:53:20    488s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/04 11:53:20    488s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1562.9M)
[06/04 11:53:20    488s] Starting SI iteration 2
[06/04 11:53:20    488s] Start delay calculation (fullDC) (1 T). (MEM=1504.92)
[06/04 11:53:20    488s] End AAE Lib Interpolated Model. (MEM=1504.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 11:53:20    488s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1506.9M)
[06/04 11:53:20    488s] Total number of fetched objects 2616
[06/04 11:53:20    488s] AAE_INFO-618: Total number of nets in the design is 2482,  1.0 percent of the nets selected for SI analysis
[06/04 11:53:20    488s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1545.1M)
[06/04 11:53:20    488s] Glitch Analysis: View AV_func_min -- Total Number of Nets Skipped = 0. 
[06/04 11:53:20    488s] Glitch Analysis: View AV_func_min -- Total Number of Nets Analyzed = 2616. 
[06/04 11:53:20    488s] Glitch Analysis: View AV_scan_min -- Total Number of Nets Skipped = 0. 
[06/04 11:53:20    488s] Glitch Analysis: View AV_scan_min -- Total Number of Nets Analyzed = 105. 
[06/04 11:53:20    488s] Total number of fetched objects 2616
[06/04 11:53:20    488s] AAE_INFO-618: Total number of nets in the design is 2482,  1.5 percent of the nets selected for SI analysis
[06/04 11:53:20    488s] End delay calculation. (MEM=1564.15 CPU=0:00:00.0 REAL=0:00:00.0)
[06/04 11:53:20    488s] End delay calculation (fullDC). (MEM=1564.15 CPU=0:00:00.1 REAL=0:00:00.0)
[06/04 11:53:20    488s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1564.2M) ***
[06/04 11:53:20    489s] <CMD> saveNetlist CONV_pr.v
[06/04 11:53:20    489s] Writing Netlist "CONV_pr.v" ...
[06/04 12:03:19    502s] <CMD> selectInst FILLER__1_2237
[06/04 12:04:12    506s] <CMD> gui_select -rect {328.29300 256.59500 328.29300 262.31400}
[06/04 12:04:12    506s] <CMD> deselectAll
[06/04 12:18:53    575s] <CMD> setLayerPreference allM3 -isVisible 0
[06/04 12:18:53    575s] <CMD> setLayerPreference allM2Cont -isVisible 1
[06/04 12:18:53    575s] <CMD> setLayerPreference allM3Cont -isVisible 0
[06/04 12:18:53    575s] <CMD> setLayerPreference allM4Cont -isVisible 0
[06/04 12:18:53    575s] <CMD> setLayerPreference allM5Cont -isVisible 1
[06/04 12:18:53    575s] <CMD> setLayerPreference allM6Cont -isVisible 1
[06/04 12:18:53    575s] <CMD> setLayerPreference allM7Cont -isVisible 1
[06/04 12:23:03    597s] <CMD> setLayerPreference allM3 -isVisible 1
[06/04 12:23:03    597s] <CMD> setLayerPreference allM2Cont -isVisible 1
[06/04 12:23:03    597s] <CMD> setLayerPreference allM3Cont -isVisible 1
[06/04 12:23:03    597s] <CMD> setLayerPreference allM4Cont -isVisible 1
[06/04 12:23:03    597s] <CMD> setLayerPreference allM5Cont -isVisible 1
[06/04 12:23:03    597s] <CMD> setLayerPreference allM6Cont -isVisible 1
[06/04 12:23:03    597s] <CMD> setLayerPreference allM7Cont -isVisible 1
[06/04 12:24:01    602s] <CMD> setLayerPreference allM3 -isVisible 0
[06/04 12:24:01    602s] <CMD> setLayerPreference allM2Cont -isVisible 1
[06/04 12:24:01    602s] <CMD> setLayerPreference allM3Cont -isVisible 0
[06/04 12:24:01    602s] <CMD> setLayerPreference allM4Cont -isVisible 0
[06/04 12:24:01    602s] <CMD> setLayerPreference allM5Cont -isVisible 1
[06/04 12:24:01    602s] <CMD> setLayerPreference allM6Cont -isVisible 1
[06/04 12:24:01    602s] <CMD> setLayerPreference allM7Cont -isVisible 1
[06/04 12:26:25    615s] <CMD> setLayerPreference allM3 -isVisible 1
[06/04 12:26:25    615s] <CMD> setLayerPreference allM2Cont -isVisible 1
[06/04 12:26:25    615s] <CMD> setLayerPreference allM3Cont -isVisible 1
[06/04 12:26:25    615s] <CMD> setLayerPreference allM4Cont -isVisible 1
[06/04 12:26:25    615s] <CMD> setLayerPreference allM5Cont -isVisible 1
[06/04 12:26:25    615s] <CMD> setLayerPreference allM6Cont -isVisible 1
[06/04 12:26:25    615s] <CMD> setLayerPreference allM7Cont -isVisible 1
[06/04 13:01:23    801s] <CMD> zoomBox -74.16200 -73.53500 499.39200 445.35500
[06/04 13:01:24    801s] <CMD> zoomBox -46.91500 -21.18400 440.60700 419.87300
[06/04 13:01:24    801s] <CMD> zoomBox -23.75400 23.31400 390.64000 398.21300
[06/04 13:01:25    801s] <CMD> zoomBox 10.60700 50.38300 362.84200 369.04700
[06/04 13:01:26    801s] <CMD> zoomBox 39.81300 73.46900 339.21300 344.33400
[06/04 13:01:26    801s] <CMD> zoomBox 103.50600 123.95000 287.37600 290.29600
[06/04 13:01:26    801s] <CMD> zoomBox 131.63600 146.24500 264.48200 266.43000
[06/04 13:01:27    801s] <CMD> zoomBox 179.67900 178.51600 229.78300 223.84500
[06/04 13:01:27    802s] <CMD> zoomBox 193.65500 187.19000 219.81000 210.85200
[06/04 13:01:29    802s] <CMD> fit
[06/04 13:02:47    810s] <CMD> saveIoFile -locations ../ioc/CONV.save.io
[06/04 13:02:47    810s] Dumping FTerm of cell CONV to file
[06/04 13:03:21    811s] <CMD> getCTSMode -engine -quiet
[06/04 13:03:21    811s] <CMD> getCTSMode -engine -quiet
[06/04 13:04:48    819s] <CMD> zoomBox 85.21800 25.60800 438.48600 344.27200
[06/04 13:04:48    819s] <CMD> zoomBox 132.86200 43.27100 433.14000 314.13600
[06/04 13:04:51    819s] <CMD> zoomBox 30.68200 5.67000 446.29200 380.57000
[06/04 13:04:51    819s] <CMD> zoomBox -34.29800 -18.13400 454.65600 422.92500
[06/04 13:05:17    821s] <CMD> zoomBox -949.30800 -346.79800 575.92600 1029.03400
[06/04 13:05:18    821s] <CMD> zoomBox -31.20200 -36.21900 457.75400 404.84200
[06/04 13:05:18    821s] <CMD> zoomBox 269.43500 75.00100 426.18400 216.39600
[06/04 13:05:19    821s] <CMD> zoomBox 369.83400 115.01400 412.54700 153.54300
[06/04 13:05:19    822s] <CMD> zoomBox 394.69600 125.66200 408.39000 138.01500
[06/04 13:05:20    822s] <CMD> zoomBox 375.13600 114.20600 417.85200 152.73800
[06/04 13:05:20    822s] <CMD> zoomBox 379.45300 116.73500 415.76300 149.48800
[06/04 13:05:21    822s] <CMD> zoomBox 364.07500 107.72800 423.20100 161.06200
[06/04 13:06:19    827s] <CMD> zoomBox 353.70000 86.92500 449.97800 173.77200
[06/04 13:06:20    827s] <CMD> zoomBox 321.86300 39.75000 506.30200 206.12300
[06/04 13:06:21    827s] <CMD> zoomBox 271.24100 -49.41200 686.92400 325.55400
[06/04 13:06:21    827s] <CMD> zoomBox 206.32500 -155.03800 883.19700 455.53200
[06/04 13:06:24    827s] <CMD> fit
[06/04 13:06:49    830s] <CMD> getCTSMode -engine -quiet
[06/05 12:09:23   1607s] <CMD> getCTSMode -engine -quiet
[06/05 12:09:45   1609s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/05 12:09:45   1609s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_postRoute -outDir timingReports
[06/05 12:09:45   1609s] 
[06/05 12:09:45   1609s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[06/05 12:09:45   1609s] 
[06/05 12:10:00   1611s] invalid command name "-cppr"
[06/05 12:10:11   1612s] <CMD> setAnalysisMode -analysisType onChipVariation
[06/05 12:10:13   1613s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/05 12:10:13   1613s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_postRoute -outDir timingReports
[06/05 12:10:13   1613s]  Reset EOS DB
[06/05 12:10:13   1613s] Ignoring AAE DB Resetting ...
[06/05 12:10:13   1613s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 7539 access done (mem: 1557.672M)
[06/05 12:10:13   1613s] Extraction called for design 'CONV' of instances=5346 and nets=2482 using extraction engine 'postRoute' at effort level 'low' .
[06/05 12:10:13   1613s] PostRoute (effortLevel low) RC Extraction called for design CONV.
[06/05 12:10:13   1613s] RC Extraction called in multi-corner(2) mode.
[06/05 12:10:13   1613s] Process corner(s) are loaded.
[06/05 12:10:13   1613s]  Corner: RC_worst
[06/05 12:10:13   1613s]  Corner: RC_best
[06/05 12:10:13   1613s] extractDetailRC Option : -outfile /tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d -maxResLength 200  -extended
[06/05 12:10:13   1613s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/05 12:10:13   1613s]       RC Corner Indexes            0       1   
[06/05 12:10:13   1613s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/05 12:10:13   1613s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/05 12:10:13   1613s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/05 12:10:13   1613s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/05 12:10:13   1613s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/05 12:10:13   1613s] Shrink Factor                : 1.00000
[06/05 12:10:13   1613s] LayerId::1 widthSet size::4
[06/05 12:10:13   1613s] LayerId::2 widthSet size::4
[06/05 12:10:13   1613s] LayerId::3 widthSet size::4
[06/05 12:10:13   1613s] LayerId::4 widthSet size::4
[06/05 12:10:13   1613s] LayerId::5 widthSet size::4
[06/05 12:10:13   1613s] LayerId::6 widthSet size::2
[06/05 12:10:13   1613s] Initializing multi-corner capacitance tables ... 
[06/05 12:10:13   1613s] Initializing multi-corner resistance tables ...
[06/05 12:10:13   1613s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250707 ; uaWl: 1.000000 ; uaWlH: 0.267701 ; aWlH: 0.000000 ; Pmax: 0.846500 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/05 12:10:13   1613s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1460.7M)
[06/05 12:10:13   1613s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for storing RC.
[06/05 12:10:13   1613s] Extracted 10.003% (CPU Time= 0:00:00.2  MEM= 1520.7M)
[06/05 12:10:13   1613s] Extracted 20.0039% (CPU Time= 0:00:00.2  MEM= 1520.7M)
[06/05 12:10:13   1613s] Extracted 30.003% (CPU Time= 0:00:00.2  MEM= 1520.7M)
[06/05 12:10:13   1613s] Extracted 40.0039% (CPU Time= 0:00:00.2  MEM= 1520.7M)
[06/05 12:10:13   1613s] Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 1520.7M)
[06/05 12:10:13   1613s] Extracted 60.0039% (CPU Time= 0:00:00.3  MEM= 1520.7M)
[06/05 12:10:13   1613s] Extracted 70.003% (CPU Time= 0:00:00.3  MEM= 1520.7M)
[06/05 12:10:13   1613s] Extracted 80.0039% (CPU Time= 0:00:00.3  MEM= 1520.7M)
[06/05 12:10:13   1613s] Extracted 90.003% (CPU Time= 0:00:00.3  MEM= 1520.7M)
[06/05 12:10:13   1613s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1520.7M)
[06/05 12:10:13   1613s] Number of Extracted Resistors     : 81469
[06/05 12:10:13   1613s] Number of Extracted Ground Cap.   : 81614
[06/05 12:10:13   1613s] Number of Extracted Coupling Cap. : 138028
[06/05 12:10:13   1613s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1504.684M)
[06/05 12:10:13   1613s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/05 12:10:13   1613s]  Corner: RC_worst
[06/05 12:10:13   1613s]  Corner: RC_best
[06/05 12:10:13   1613s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1504.7M)
[06/05 12:10:13   1613s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb_Filter.rcdb.d' for storing RC.
[06/05 12:10:13   1613s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 2480 access done (mem: 1512.684M)
[06/05 12:10:13   1613s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1512.684M)
[06/05 12:10:13   1613s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1512.684M)
[06/05 12:10:13   1613s] processing rcdb (/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d) for hinst (top) of cell (CONV);
[06/05 12:10:13   1613s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 0 access done (mem: 1512.684M)
[06/05 12:10:13   1613s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1512.684M)
[06/05 12:10:13   1613s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1512.684M)
[06/05 12:10:13   1613s] Starting delay calculation for Setup views
[06/05 12:10:14   1613s] AAE DB initialization (MEM=1529.76 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/05 12:10:14   1613s] Starting SI iteration 1 using Infinite Timing Windows
[06/05 12:10:14   1613s] #################################################################################
[06/05 12:10:14   1613s] # Design Stage: PostRoute
[06/05 12:10:14   1613s] # Design Name: CONV
[06/05 12:10:14   1613s] # Design Mode: 180nm
[06/05 12:10:14   1613s] # Analysis Mode: MMMC OCV 
[06/05 12:10:14   1613s] # Parasitics Mode: SPEF/RCDB
[06/05 12:10:14   1613s] # Signoff Settings: SI On 
[06/05 12:10:14   1613s] #################################################################################
[06/05 12:10:14   1613s] AAE_INFO: 1 threads acquired from CTE.
[06/05 12:10:14   1613s] Setting infinite Tws ...
[06/05 12:10:14   1613s] First Iteration Infinite Tw... 
[06/05 12:10:14   1613s] Calculate early delays in OCV mode...
[06/05 12:10:14   1613s] Calculate late delays in OCV mode...
[06/05 12:10:14   1613s] Calculate early delays in OCV mode...
[06/05 12:10:14   1613s] Calculate late delays in OCV mode...
[06/05 12:10:14   1613s] Topological Sorting (REAL = 0:00:00.0, MEM = 1546.2M, InitMEM = 1546.2M)
[06/05 12:10:14   1613s] Start delay calculation (fullDC) (1 T). (MEM=1546.25)
[06/05 12:10:14   1613s] LayerId::1 widthSet size::4
[06/05 12:10:14   1613s] LayerId::2 widthSet size::4
[06/05 12:10:14   1613s] LayerId::3 widthSet size::4
[06/05 12:10:14   1613s] LayerId::4 widthSet size::4
[06/05 12:10:14   1613s] LayerId::5 widthSet size::4
[06/05 12:10:14   1613s] LayerId::6 widthSet size::2
[06/05 12:10:14   1613s] Initializing multi-corner capacitance tables ... 
[06/05 12:10:14   1613s] Initializing multi-corner resistance tables ...
[06/05 12:10:14   1613s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250707 ; uaWl: 1.000000 ; uaWlH: 0.267701 ; aWlH: 0.000000 ; Pmax: 0.846500 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/05 12:10:14   1613s] Start AAE Lib Loading. (MEM=1546.25)
[06/05 12:10:14   1613s] End AAE Lib Loading. (MEM=1555.79 CPU=0:00:00.0 Real=0:00:00.0)
[06/05 12:10:14   1613s] End AAE Lib Interpolated Model. (MEM=1555.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/05 12:10:14   1613s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1555.785M)
[06/05 12:10:14   1613s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1555.8M)
[06/05 12:10:14   1614s] Total number of fetched objects 2616
[06/05 12:10:14   1614s] AAE_INFO-618: Total number of nets in the design is 2482,  100.0 percent of the nets selected for SI analysis
[06/05 12:10:14   1614s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/05 12:10:14   1614s] End delay calculation. (MEM=1589 CPU=0:00:00.7 REAL=0:00:00.0)
[06/05 12:10:14   1614s] End delay calculation (fullDC). (MEM=1561.93 CPU=0:00:00.8 REAL=0:00:00.0)
[06/05 12:10:14   1614s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 1561.9M) ***
[06/05 12:10:15   1614s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1561.9M)
[06/05 12:10:15   1614s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/05 12:10:15   1614s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1561.9M)
[06/05 12:10:15   1614s] Starting SI iteration 2
[06/05 12:10:15   1614s] Calculate early delays in OCV mode...
[06/05 12:10:15   1614s] Calculate late delays in OCV mode...
[06/05 12:10:15   1614s] Calculate early delays in OCV mode...
[06/05 12:10:15   1614s] Calculate late delays in OCV mode...
[06/05 12:10:15   1614s] Start delay calculation (fullDC) (1 T). (MEM=1524.14)
[06/05 12:10:15   1614s] End AAE Lib Interpolated Model. (MEM=1524.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/05 12:10:15   1614s] Glitch Analysis: View AV_func_max -- Total Number of Nets Skipped = 0. 
[06/05 12:10:15   1614s] Glitch Analysis: View AV_func_max -- Total Number of Nets Analyzed = 2616. 
[06/05 12:10:15   1614s] Glitch Analysis: View AV_scan_max -- Total Number of Nets Skipped = 0. 
[06/05 12:10:15   1614s] Glitch Analysis: View AV_scan_max -- Total Number of Nets Analyzed = 105. 
[06/05 12:10:15   1614s] Total number of fetched objects 2616
[06/05 12:10:15   1614s] AAE_INFO-618: Total number of nets in the design is 2482,  1.1 percent of the nets selected for SI analysis
[06/05 12:10:15   1614s] End delay calculation. (MEM=1563.3 CPU=0:00:00.0 REAL=0:00:00.0)
[06/05 12:10:15   1614s] End delay calculation (fullDC). (MEM=1563.3 CPU=0:00:00.0 REAL=0:00:00.0)
[06/05 12:10:15   1614s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1563.3M) ***
[06/05 12:10:15   1614s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:26:55 mem=1563.3M)
[06/05 12:10:15   1614s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1525.3M
[06/05 12:10:15   1614s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1525.3M
[06/05 12:10:15   1614s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1557.3M
[06/05 12:10:15   1614s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1557.3M
[06/05 12:10:15   1614s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1557.3M
[06/05 12:10:15   1614s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.014, MEM:1557.3M
[06/05 12:10:15   1614s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1557.3M
[06/05 12:10:15   1614s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1557.3M
[06/05 12:10:15   1615s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.063  |  4.901  |  0.000  |  0.294  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.508%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[06/05 12:10:15   1615s] Total CPU time: 2.24 sec
[06/05 12:10:15   1615s] Total Real time: 2.0 sec
[06/05 12:10:15   1615s] Total Memory Usage: 1557.316406 Mbytes
[06/05 12:10:15   1615s] Info: pop threads available for lower-level modules during optimization.
[06/05 12:10:15   1615s] Reset AAE Options
[06/05 12:10:15   1615s] 
[06/05 12:10:15   1615s] =============================================================================================
[06/05 12:10:15   1615s]  Final TAT Report for timeDesign
[06/05 12:10:15   1615s] =============================================================================================
[06/05 12:10:15   1615s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/05 12:10:15   1615s] ---------------------------------------------------------------------------------------------
[06/05 12:10:15   1615s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/05 12:10:15   1615s] [ ExtractRC              ]      1   0:00:00.7  (  25.9 % )     0:00:00.7 /  0:00:00.7    0.9
[06/05 12:10:15   1615s] [ TimingUpdate           ]      2   0:00:00.1  (   2.0 % )     0:00:01.3 /  0:00:01.3    1.0
[06/05 12:10:15   1615s] [ FullDelayCalc          ]      1   0:00:01.2  (  45.6 % )     0:00:01.2 /  0:00:01.2    1.0
[06/05 12:10:15   1615s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.6 % )     0:00:00.7 /  0:00:00.3    0.4
[06/05 12:10:15   1615s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[06/05 12:10:15   1615s] [ DrvReport              ]      1   0:00:00.4  (  14.8 % )     0:00:00.5 /  0:00:00.1    0.1
[06/05 12:10:15   1615s] [ GenerateReports        ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.2    1.1
[06/05 12:10:15   1615s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[06/05 12:10:15   1615s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[06/05 12:10:15   1615s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[06/05 12:10:15   1615s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/05 12:10:15   1615s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.0    0.2
[06/05 12:10:15   1615s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.3
[06/05 12:10:15   1615s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.6
[06/05 12:10:15   1615s] [ MISC                   ]          0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[06/05 12:10:15   1615s] ---------------------------------------------------------------------------------------------
[06/05 12:10:15   1615s]  timeDesign TOTAL                   0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.2    0.8
[06/05 12:10:15   1615s] ---------------------------------------------------------------------------------------------
[06/05 12:10:15   1615s] 
[06/05 15:45:59   3136s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/05 15:45:59   3136s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CONV_postRoute -outDir timingReports
[06/05 15:45:59   3136s]  Reset EOS DB
[06/05 15:45:59   3136s] Ignoring AAE DB Resetting ...
[06/05 15:45:59   3136s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 2479 access done (mem: 1565.957M)
[06/05 15:45:59   3136s] Extraction called for design 'CONV' of instances=5346 and nets=2482 using extraction engine 'postRoute' at effort level 'low' .
[06/05 15:45:59   3136s] PostRoute (effortLevel low) RC Extraction called for design CONV.
[06/05 15:45:59   3136s] RC Extraction called in multi-corner(2) mode.
[06/05 15:45:59   3136s] Process corner(s) are loaded.
[06/05 15:45:59   3136s]  Corner: RC_worst
[06/05 15:45:59   3136s]  Corner: RC_best
[06/05 15:45:59   3136s] extractDetailRC Option : -outfile /tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d -maxResLength 200  -extended
[06/05 15:45:59   3136s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/05 15:45:59   3136s]       RC Corner Indexes            0       1   
[06/05 15:45:59   3136s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/05 15:45:59   3136s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/05 15:45:59   3136s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/05 15:45:59   3136s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/05 15:45:59   3136s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/05 15:45:59   3136s] Shrink Factor                : 1.00000
[06/05 15:45:59   3136s] LayerId::1 widthSet size::4
[06/05 15:45:59   3136s] LayerId::2 widthSet size::4
[06/05 15:45:59   3136s] LayerId::3 widthSet size::4
[06/05 15:45:59   3136s] LayerId::4 widthSet size::4
[06/05 15:45:59   3136s] LayerId::5 widthSet size::4
[06/05 15:45:59   3136s] LayerId::6 widthSet size::2
[06/05 15:45:59   3136s] Initializing multi-corner capacitance tables ... 
[06/05 15:45:59   3136s] Initializing multi-corner resistance tables ...
[06/05 15:45:59   3136s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250707 ; uaWl: 1.000000 ; uaWlH: 0.267701 ; aWlH: 0.000000 ; Pmax: 0.846500 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/05 15:45:59   3136s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1561.0M)
[06/05 15:45:59   3136s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for storing RC.
[06/05 15:45:59   3136s] Extracted 10.003% (CPU Time= 0:00:00.1  MEM= 1613.0M)
[06/05 15:45:59   3136s] Extracted 20.0039% (CPU Time= 0:00:00.1  MEM= 1613.0M)
[06/05 15:45:59   3136s] Extracted 30.003% (CPU Time= 0:00:00.1  MEM= 1613.0M)
[06/05 15:45:59   3136s] Extracted 40.0039% (CPU Time= 0:00:00.2  MEM= 1613.0M)
[06/05 15:45:59   3136s] Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 1613.0M)
[06/05 15:45:59   3136s] Extracted 60.0039% (CPU Time= 0:00:00.2  MEM= 1613.0M)
[06/05 15:45:59   3136s] Extracted 70.003% (CPU Time= 0:00:00.2  MEM= 1613.0M)
[06/05 15:45:59   3136s] Extracted 80.0039% (CPU Time= 0:00:00.2  MEM= 1613.0M)
[06/05 15:45:59   3136s] Extracted 90.003% (CPU Time= 0:00:00.3  MEM= 1613.0M)
[06/05 15:45:59   3136s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1613.0M)
[06/05 15:45:59   3136s] Number of Extracted Resistors     : 81469
[06/05 15:45:59   3136s] Number of Extracted Ground Cap.   : 81614
[06/05 15:45:59   3136s] Number of Extracted Coupling Cap. : 138028
[06/05 15:45:59   3136s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1580.965M)
[06/05 15:45:59   3136s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/05 15:45:59   3136s]  Corner: RC_worst
[06/05 15:45:59   3136s]  Corner: RC_best
[06/05 15:45:59   3136s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1581.0M)
[06/05 15:45:59   3136s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb_Filter.rcdb.d' for storing RC.
[06/05 15:45:59   3136s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 2480 access done (mem: 1588.965M)
[06/05 15:45:59   3136s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1588.965M)
[06/05 15:45:59   3136s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1588.965M)
[06/05 15:45:59   3136s] processing rcdb (/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d) for hinst (top) of cell (CONV);
[06/05 15:45:59   3136s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 0 access done (mem: 1588.965M)
[06/05 15:45:59   3136s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1588.965M)
[06/05 15:45:59   3136s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1588.965M)
[06/05 15:45:59   3136s] All LLGs are deleted
[06/05 15:45:59   3136s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1512.3M
[06/05 15:45:59   3136s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1512.3M
[06/05 15:45:59   3136s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1512.3M
[06/05 15:45:59   3136s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1512.3M
[06/05 15:45:59   3136s] Fast DP-INIT is on for default
[06/05 15:45:59   3136s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1512.3M
[06/05 15:45:59   3136s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1512.3M
[06/05 15:45:59   3136s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1512.3M
[06/05 15:45:59   3136s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1512.3M
[06/05 15:45:59   3136s] Starting delay calculation for Hold views
[06/05 15:45:59   3136s] Starting SI iteration 1 using Infinite Timing Windows
[06/05 15:45:59   3136s] #################################################################################
[06/05 15:45:59   3136s] # Design Stage: PostRoute
[06/05 15:45:59   3136s] # Design Name: CONV
[06/05 15:45:59   3136s] # Design Mode: 180nm
[06/05 15:45:59   3136s] # Analysis Mode: MMMC OCV 
[06/05 15:45:59   3136s] # Parasitics Mode: SPEF/RCDB
[06/05 15:45:59   3136s] # Signoff Settings: SI On 
[06/05 15:45:59   3136s] #################################################################################
[06/05 15:45:59   3136s] AAE_INFO: 1 threads acquired from CTE.
[06/05 15:45:59   3136s] Setting infinite Tws ...
[06/05 15:45:59   3136s] First Iteration Infinite Tw... 
[06/05 15:45:59   3136s] Calculate late delays in OCV mode...
[06/05 15:45:59   3136s] Calculate early delays in OCV mode...
[06/05 15:45:59   3136s] Calculate late delays in OCV mode...
[06/05 15:45:59   3136s] Calculate early delays in OCV mode...
[06/05 15:45:59   3136s] Topological Sorting (REAL = 0:00:00.0, MEM = 1538.3M, InitMEM = 1538.3M)
[06/05 15:45:59   3136s] Start delay calculation (fullDC) (1 T). (MEM=1538.29)
[06/05 15:45:59   3136s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[06/05 15:45:59   3136s] LayerId::1 widthSet size::4
[06/05 15:45:59   3136s] LayerId::2 widthSet size::4
[06/05 15:45:59   3136s] LayerId::3 widthSet size::4
[06/05 15:45:59   3136s] LayerId::4 widthSet size::4
[06/05 15:45:59   3136s] LayerId::5 widthSet size::4
[06/05 15:45:59   3136s] LayerId::6 widthSet size::2
[06/05 15:45:59   3136s] Initializing multi-corner capacitance tables ... 
[06/05 15:45:59   3136s] Initializing multi-corner resistance tables ...
[06/05 15:45:59   3136s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250707 ; uaWl: 1.000000 ; uaWlH: 0.267701 ; aWlH: 0.000000 ; Pmax: 0.846500 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/05 15:45:59   3136s] End AAE Lib Interpolated Model. (MEM=1538.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/05 15:45:59   3136s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1538.289M)
[06/05 15:45:59   3136s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1538.3M)
[06/05 15:46:00   3137s] Total number of fetched objects 2616
[06/05 15:46:00   3137s] AAE_INFO-618: Total number of nets in the design is 2482,  100.0 percent of the nets selected for SI analysis
[06/05 15:46:00   3137s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/05 15:46:00   3137s] End delay calculation. (MEM=1554.98 CPU=0:00:00.6 REAL=0:00:01.0)
[06/05 15:46:00   3137s] End delay calculation (fullDC). (MEM=1554.98 CPU=0:00:00.8 REAL=0:00:01.0)
[06/05 15:46:00   3137s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1555.0M) ***
[06/05 15:46:00   3137s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1555.0M)
[06/05 15:46:00   3137s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/05 15:46:00   3137s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1555.0M)
[06/05 15:46:00   3137s] Starting SI iteration 2
[06/05 15:46:00   3137s] Calculate late delays in OCV mode...
[06/05 15:46:00   3137s] Calculate early delays in OCV mode...
[06/05 15:46:00   3137s] Calculate late delays in OCV mode...
[06/05 15:46:00   3137s] Calculate early delays in OCV mode...
[06/05 15:46:00   3137s] Start delay calculation (fullDC) (1 T). (MEM=1525.2)
[06/05 15:46:00   3137s] End AAE Lib Interpolated Model. (MEM=1525.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/05 15:46:00   3137s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1527.2M)
[06/05 15:46:00   3137s] Glitch Analysis: View AV_func_min -- Total Number of Nets Skipped = 0. 
[06/05 15:46:00   3137s] Glitch Analysis: View AV_func_min -- Total Number of Nets Analyzed = 2616. 
[06/05 15:46:00   3137s] Glitch Analysis: View AV_scan_min -- Total Number of Nets Skipped = 0. 
[06/05 15:46:00   3137s] Glitch Analysis: View AV_scan_min -- Total Number of Nets Analyzed = 105. 
[06/05 15:46:00   3137s] Total number of fetched objects 2616
[06/05 15:46:00   3137s] AAE_INFO-618: Total number of nets in the design is 2482,  1.1 percent of the nets selected for SI analysis
[06/05 15:46:00   3137s] End delay calculation. (MEM=1565.35 CPU=0:00:00.0 REAL=0:00:00.0)
[06/05 15:46:00   3137s] End delay calculation (fullDC). (MEM=1565.35 CPU=0:00:00.1 REAL=0:00:00.0)
[06/05 15:46:00   3137s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1565.4M) ***
[06/05 15:46:00   3137s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:52:18 mem=1565.4M)
[06/05 15:46:00   3138s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 AV_func_min AV_scan_min 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.031  |  0.028  |  0.030  |  0.003  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 65.508%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[06/05 15:46:00   3138s] Total CPU time: 1.94 sec
[06/05 15:46:00   3138s] Total Real time: 1.0 sec
[06/05 15:46:00   3138s] Total Memory Usage: 1481.652344 Mbytes
[06/05 15:46:00   3138s] Reset AAE Options
[06/05 15:46:00   3138s] 
[06/05 15:46:00   3138s] =============================================================================================
[06/05 15:46:00   3138s]  Final TAT Report for timeDesign
[06/05 15:46:00   3138s] =============================================================================================
[06/05 15:46:00   3138s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/05 15:46:00   3138s] ---------------------------------------------------------------------------------------------
[06/05 15:46:00   3138s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/05 15:46:00   3138s] [ ExtractRC              ]      1   0:00:00.7  (  34.4 % )     0:00:00.7 /  0:00:00.6    1.0
[06/05 15:46:00   3138s] [ TimingUpdate           ]      1   0:00:00.0  (   2.4 % )     0:00:01.1 /  0:00:01.1    1.0
[06/05 15:46:00   3138s] [ FullDelayCalc          ]      1   0:00:01.1  (  55.2 % )     0:00:01.1 /  0:00:01.1    1.0
[06/05 15:46:00   3138s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:01.2 /  0:00:01.3    1.0
[06/05 15:46:00   3138s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[06/05 15:46:00   3138s] [ GenerateReports        ]      1   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.0
[06/05 15:46:00   3138s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[06/05 15:46:00   3138s] [ MISC                   ]          0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.8
[06/05 15:46:00   3138s] ---------------------------------------------------------------------------------------------
[06/05 15:46:00   3138s]  timeDesign TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.9    1.0
[06/05 15:46:00   3138s] ---------------------------------------------------------------------------------------------
[06/05 15:46:00   3138s] 
[06/05 15:46:34   3140s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/05 15:46:34   3140s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CONV_postRoute -outDir timingReports
[06/05 15:46:34   3140s]  Reset EOS DB
[06/05 15:46:34   3140s] Ignoring AAE DB Resetting ...
[06/05 15:46:34   3140s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 2512 access done (mem: 1481.652M)
[06/05 15:46:34   3140s] Extraction called for design 'CONV' of instances=5346 and nets=2482 using extraction engine 'postRoute' at effort level 'low' .
[06/05 15:46:34   3140s] PostRoute (effortLevel low) RC Extraction called for design CONV.
[06/05 15:46:34   3140s] RC Extraction called in multi-corner(2) mode.
[06/05 15:46:34   3140s] Process corner(s) are loaded.
[06/05 15:46:34   3140s]  Corner: RC_worst
[06/05 15:46:34   3140s]  Corner: RC_best
[06/05 15:46:34   3140s] extractDetailRC Option : -outfile /tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d -maxResLength 200  -extended
[06/05 15:46:34   3140s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/05 15:46:34   3140s]       RC Corner Indexes            0       1   
[06/05 15:46:34   3140s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/05 15:46:34   3140s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/05 15:46:34   3140s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/05 15:46:34   3140s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/05 15:46:34   3140s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/05 15:46:34   3140s] Shrink Factor                : 1.00000
[06/05 15:46:34   3140s] LayerId::1 widthSet size::4
[06/05 15:46:34   3140s] LayerId::2 widthSet size::4
[06/05 15:46:34   3140s] LayerId::3 widthSet size::4
[06/05 15:46:34   3140s] LayerId::4 widthSet size::4
[06/05 15:46:34   3140s] LayerId::5 widthSet size::4
[06/05 15:46:34   3140s] LayerId::6 widthSet size::2
[06/05 15:46:34   3140s] Initializing multi-corner capacitance tables ... 
[06/05 15:46:34   3140s] Initializing multi-corner resistance tables ...
[06/05 15:46:34   3140s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250707 ; uaWl: 1.000000 ; uaWlH: 0.267701 ; aWlH: 0.000000 ; Pmax: 0.846500 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/05 15:46:34   3140s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1489.7M)
[06/05 15:46:34   3140s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for storing RC.
[06/05 15:46:34   3140s] Extracted 10.003% (CPU Time= 0:00:00.1  MEM= 1549.7M)
[06/05 15:46:34   3140s] Extracted 20.0039% (CPU Time= 0:00:00.1  MEM= 1549.7M)
[06/05 15:46:34   3140s] Extracted 30.003% (CPU Time= 0:00:00.1  MEM= 1549.7M)
[06/05 15:46:34   3140s] Extracted 40.0039% (CPU Time= 0:00:00.1  MEM= 1549.7M)
[06/05 15:46:34   3140s] Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 1549.7M)
[06/05 15:46:34   3140s] Extracted 60.0039% (CPU Time= 0:00:00.2  MEM= 1549.7M)
[06/05 15:46:34   3140s] Extracted 70.003% (CPU Time= 0:00:00.2  MEM= 1549.7M)
[06/05 15:46:34   3140s] Extracted 80.0039% (CPU Time= 0:00:00.2  MEM= 1549.7M)
[06/05 15:46:34   3140s] Extracted 90.003% (CPU Time= 0:00:00.2  MEM= 1549.7M)
[06/05 15:46:34   3140s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1549.7M)
[06/05 15:46:34   3140s] Number of Extracted Resistors     : 81469
[06/05 15:46:34   3140s] Number of Extracted Ground Cap.   : 81614
[06/05 15:46:34   3140s] Number of Extracted Coupling Cap. : 138028
[06/05 15:46:34   3140s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1533.668M)
[06/05 15:46:34   3140s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/05 15:46:34   3140s]  Corner: RC_worst
[06/05 15:46:34   3140s]  Corner: RC_best
[06/05 15:46:34   3140s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1533.7M)
[06/05 15:46:34   3140s] Creating parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb_Filter.rcdb.d' for storing RC.
[06/05 15:46:34   3140s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 2480 access done (mem: 1541.668M)
[06/05 15:46:34   3140s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1541.668M)
[06/05 15:46:34   3140s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1541.668M)
[06/05 15:46:34   3140s] processing rcdb (/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d) for hinst (top) of cell (CONV);
[06/05 15:46:34   3140s] Closing parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d': 0 access done (mem: 1541.668M)
[06/05 15:46:34   3140s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1541.668M)
[06/05 15:46:34   3140s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1541.668M)
[06/05 15:46:34   3140s] All LLGs are deleted
[06/05 15:46:34   3140s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1513.7M
[06/05 15:46:34   3140s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1513.7M
[06/05 15:46:34   3140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1513.7M
[06/05 15:46:34   3140s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1513.7M
[06/05 15:46:34   3141s] Fast DP-INIT is on for default
[06/05 15:46:34   3141s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1513.7M
[06/05 15:46:34   3141s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1513.7M
[06/05 15:46:34   3141s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1513.7M
[06/05 15:46:34   3141s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1513.7M
[06/05 15:46:34   3141s] Starting delay calculation for Hold views
[06/05 15:46:34   3141s] Starting SI iteration 1 using Infinite Timing Windows
[06/05 15:46:34   3141s] #################################################################################
[06/05 15:46:34   3141s] # Design Stage: PostRoute
[06/05 15:46:34   3141s] # Design Name: CONV
[06/05 15:46:34   3141s] # Design Mode: 180nm
[06/05 15:46:34   3141s] # Analysis Mode: MMMC OCV 
[06/05 15:46:34   3141s] # Parasitics Mode: SPEF/RCDB
[06/05 15:46:34   3141s] # Signoff Settings: SI On 
[06/05 15:46:34   3141s] #################################################################################
[06/05 15:46:34   3141s] AAE_INFO: 1 threads acquired from CTE.
[06/05 15:46:34   3141s] Setting infinite Tws ...
[06/05 15:46:34   3141s] First Iteration Infinite Tw... 
[06/05 15:46:34   3141s] Calculate late delays in OCV mode...
[06/05 15:46:34   3141s] Calculate early delays in OCV mode...
[06/05 15:46:34   3141s] Calculate late delays in OCV mode...
[06/05 15:46:34   3141s] Calculate early delays in OCV mode...
[06/05 15:46:34   3141s] Topological Sorting (REAL = 0:00:00.0, MEM = 1539.7M, InitMEM = 1539.7M)
[06/05 15:46:34   3141s] Start delay calculation (fullDC) (1 T). (MEM=1539.69)
[06/05 15:46:34   3141s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[06/05 15:46:34   3141s] LayerId::1 widthSet size::4
[06/05 15:46:34   3141s] LayerId::2 widthSet size::4
[06/05 15:46:34   3141s] LayerId::3 widthSet size::4
[06/05 15:46:34   3141s] LayerId::4 widthSet size::4
[06/05 15:46:34   3141s] LayerId::5 widthSet size::4
[06/05 15:46:34   3141s] LayerId::6 widthSet size::2
[06/05 15:46:34   3141s] Initializing multi-corner capacitance tables ... 
[06/05 15:46:34   3141s] Initializing multi-corner resistance tables ...
[06/05 15:46:34   3141s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250707 ; uaWl: 1.000000 ; uaWlH: 0.267701 ; aWlH: 0.000000 ; Pmax: 0.846500 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/05 15:46:34   3141s] End AAE Lib Interpolated Model. (MEM=1539.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/05 15:46:34   3141s] Opening parasitic data file '/tmp/innovus_temp_53946_eda_host_NyJ4BI/CONV_53946_9qut7T.rcdb.d' for reading (mem: 1539.688M)
[06/05 15:46:34   3141s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1541.7M)
[06/05 15:46:35   3141s] Total number of fetched objects 2616
[06/05 15:46:35   3141s] AAE_INFO-618: Total number of nets in the design is 2482,  100.0 percent of the nets selected for SI analysis
[06/05 15:46:35   3141s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/05 15:46:35   3141s] End delay calculation. (MEM=1559.39 CPU=0:00:00.6 REAL=0:00:01.0)
[06/05 15:46:35   3141s] End delay calculation (fullDC). (MEM=1559.39 CPU=0:00:00.7 REAL=0:00:01.0)
[06/05 15:46:35   3141s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1559.4M) ***
[06/05 15:46:35   3141s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1559.4M)
[06/05 15:46:35   3141s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/05 15:46:35   3141s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1559.4M)
[06/05 15:46:35   3141s] Starting SI iteration 2
[06/05 15:46:35   3141s] Calculate late delays in OCV mode...
[06/05 15:46:35   3141s] Calculate early delays in OCV mode...
[06/05 15:46:35   3141s] Calculate late delays in OCV mode...
[06/05 15:46:35   3141s] Calculate early delays in OCV mode...
[06/05 15:46:35   3141s] Start delay calculation (fullDC) (1 T). (MEM=1527.6)
[06/05 15:46:35   3141s] End AAE Lib Interpolated Model. (MEM=1527.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/05 15:46:35   3141s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1529.6M)
[06/05 15:46:35   3141s] Glitch Analysis: View AV_func_min -- Total Number of Nets Skipped = 0. 
[06/05 15:46:35   3141s] Glitch Analysis: View AV_func_min -- Total Number of Nets Analyzed = 2616. 
[06/05 15:46:35   3141s] Glitch Analysis: View AV_scan_min -- Total Number of Nets Skipped = 0. 
[06/05 15:46:35   3141s] Glitch Analysis: View AV_scan_min -- Total Number of Nets Analyzed = 105. 
[06/05 15:46:35   3141s] Total number of fetched objects 2616
[06/05 15:46:35   3141s] AAE_INFO-618: Total number of nets in the design is 2482,  1.1 percent of the nets selected for SI analysis
[06/05 15:46:35   3141s] End delay calculation. (MEM=1568.77 CPU=0:00:00.0 REAL=0:00:00.0)
[06/05 15:46:35   3141s] End delay calculation (fullDC). (MEM=1568.77 CPU=0:00:00.0 REAL=0:00:00.0)
[06/05 15:46:35   3141s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1568.8M) ***
[06/05 15:46:35   3142s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:52:22 mem=1568.8M)
[06/05 15:46:35   3142s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 AV_func_min AV_scan_min 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.031  |  0.028  |  0.030  |  0.003  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 65.508%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[06/05 15:46:35   3142s] Total CPU time: 1.71 sec
[06/05 15:46:35   3142s] Total Real time: 1.0 sec
[06/05 15:46:35   3142s] Total Memory Usage: 1484.066406 Mbytes
[06/05 15:46:35   3142s] Reset AAE Options
[06/05 15:46:35   3142s] 
[06/05 15:46:35   3142s] =============================================================================================
[06/05 15:46:35   3142s]  Final TAT Report for timeDesign
[06/05 15:46:35   3142s] =============================================================================================
[06/05 15:46:35   3142s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/05 15:46:35   3142s] ---------------------------------------------------------------------------------------------
[06/05 15:46:35   3142s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/05 15:46:35   3142s] [ ExtractRC              ]      1   0:00:00.6  (  33.9 % )     0:00:00.6 /  0:00:00.6    1.0
[06/05 15:46:35   3142s] [ TimingUpdate           ]      1   0:00:00.0  (   2.7 % )     0:00:01.0 /  0:00:01.0    1.0
[06/05 15:46:35   3142s] [ FullDelayCalc          ]      1   0:00:01.0  (  55.2 % )     0:00:01.0 /  0:00:01.0    1.0
[06/05 15:46:35   3142s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.9 % )     0:00:01.1 /  0:00:01.1    1.0
[06/05 15:46:35   3142s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[06/05 15:46:35   3142s] [ GenerateReports        ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/05 15:46:35   3142s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[06/05 15:46:35   3142s] [ MISC                   ]          0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[06/05 15:46:35   3142s] ---------------------------------------------------------------------------------------------
[06/05 15:46:35   3142s]  timeDesign TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[06/05 15:46:35   3142s] ---------------------------------------------------------------------------------------------
[06/05 15:46:35   3142s] 
[06/05 15:47:33   3149s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Jun  5 15:47:33 2025
  Total CPU time:     0:52:40
  Total real time:    28:35:00
  Peak memory (main): 1578.19MB

[06/05 15:47:33   3149s] 
[06/05 15:47:33   3149s] *** Memory Usage v#1 (Current mem = 1484.066M, initial mem = 268.238M) ***
[06/05 15:47:33   3149s] 
[06/05 15:47:33   3149s] *** Summary of all messages that are not suppressed in this session:
[06/05 15:47:33   3149s] Severity  ID               Count  Summary                                  
[06/05 15:47:33   3149s] WARNING   IMPFP-3961          60  The techSite '%s' has no related standar...
[06/05 15:47:33   3149s] WARNING   IMPEXT-6202          3  In addition to the technology file, the ...
[06/05 15:47:33   3149s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[06/05 15:47:33   3149s] WARNING   IMPVL-159          666  Pin '%s' of cell '%s' is defined in LEF ...
[06/05 15:47:33   3149s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[06/05 15:47:33   3149s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[06/05 15:47:33   3149s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[06/05 15:47:33   3149s] WARNING   IMPSP-105           33  'setPlaceMode -maxRouteLayer' will becom...
[06/05 15:47:33   3149s] WARNING   IMPOPT-3602         15  The specified path group name %s is not ...
[06/05 15:47:33   3149s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[06/05 15:47:33   3149s] ERROR     IMPOPT-7027          1  The analysis mode needs to be set to 'OC...
[06/05 15:47:33   3149s] WARNING   IMPOPT-3564          3  The following cells are set dont_use tem...
[06/05 15:47:33   3149s] WARNING   IMPCCOPT-2314        4  CCOpt found %u clock tree nets marked as...
[06/05 15:47:33   3149s] WARNING   IMPCCOPT-1059        3  Slackened off %s from %s to %s.          
[06/05 15:47:33   3149s] WARNING   IMPCCOPT-1058        6  Slackened off %s from %s to %s.          
[06/05 15:47:33   3149s] WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
[06/05 15:47:33   3149s] ERROR     IMPCCOPT-2196        2  Cannot run ccopt_design because the comm...
[06/05 15:47:33   3149s] WARNING   IMPCCOPT-1184        4  The library has no usable balanced %ss f...
[06/05 15:47:33   3149s] WARNING   IMPCCOPT-2015        4  %s will not update I/O latencies for the...
[06/05 15:47:33   3149s] ERROR     IMPCCOPT-1013        2  The target_max_trans is too low for at l...
[06/05 15:47:33   3149s] WARNING   IMPCTE-107           3  The following globals have been obsolete...
[06/05 15:47:33   3149s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[06/05 15:47:33   3149s] ERROR     IMPTCM-23            1  "%s" is not a valid enum for "%s", the a...
[06/05 15:47:33   3149s] WARNING   IMPIMEX-4017         2  freeDesign cannot reset some internal st...
[06/05 15:47:33   3149s] WARNING   SDF-808              1  The software is currently operating in a...
[06/05 15:47:33   3149s] WARNING   TCLCMD-1403          1  '%s'                                     
[06/05 15:47:33   3149s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[06/05 15:47:33   3149s] WARNING   TCLNL-330            8  set_input_delay on clock root '%s' is no...
[06/05 15:47:33   3149s] *** Message Summary: 840 warning(s), 6 error(s)
[06/05 15:47:33   3149s] 
[06/05 15:47:33   3149s] --- Ending "Innovus" (totcpu=0:52:29, real=28:34:59, mem=1484.1M) ---
