From c305f5e66aedd2543c06c8f723634de6044b3a2d Mon Sep 17 00:00:00 2001
From: Diogo Duarte <dierduarte@gmail.com>
Date: Tue, 17 Sep 2019 15:39:29 +0100
Subject: [PATCH] fix sun50i a64 dtsi

---
 arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 389 ++++++++++++++++++++++++--
 1 file changed, 367 insertions(+), 22 deletions(-)

diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
index d3daf90a8715..fb72fe2333b1 100644
--- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
+++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
@@ -112,6 +112,16 @@
 		};
 	};
 
+
+/* 2019-03-26 : HDMI support*/
+        
+	de: display-engine {
+                compatible = "allwinner,sun50i-a64-display-engine";
+                allwinner,pipelines = <&mixer0>,
+                                      <&mixer1>;
+                status = "disabled";
+        };
+
 	osc24M: osc24M_clk {
 		#clock-cells = <0>;
 		compatible = "fixed-clock";
@@ -125,6 +135,41 @@
 		clock-frequency = <32768>;
 		clock-output-names = "osc32k";
 	};
+	
+	pmu {
+                compatible = "arm,cortex-a53-pmu";
+                interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>,
+                             <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>,
+                             <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>,
+                             <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
+                interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
+        };
+
+
+        sound: sound {
+                compatible = "simple-audio-card";
+                simple-audio-card,name = "sun50i-a64-audio";
+                simple-audio-card,format = "i2s";
+                simple-audio-card,frame-master = <&cpudai>;
+                simple-audio-card,bitclock-master = <&cpudai>;
+                simple-audio-card,mclk-fs = <128>;
+                simple-audio-card,aux-devs = <&codec_analog>;
+                simple-audio-card,routing =
+                                "Left DAC", "AIF1 Slot 0 Left",
+                                "Right DAC", "AIF1 Slot 0 Right",
+                                "AIF1 Slot 0 Left ADC", "Left ADC",
+                                "AIF1 Slot 0 Right ADC", "Right ADC";
+                status = "disabled";
+
+                cpudai: simple-audio-card,cpu {
+                        sound-dai = <&dai>;
+                };
+
+                link_codec: simple-audio-card,codec {
+                        sound-dai = <&codec>;
+                };
+        };
+
 
 	iosc: internal-osc-clk {
 		#clock-cells = <0>;
@@ -139,6 +184,19 @@
 		method = "smc";
 	};
 
+	 timer {
+                compatible = "arm,armv8-timer";
+                interrupts = <GIC_PPI 13
+                        (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
+                             <GIC_PPI 14
+                        (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
+                             <GIC_PPI 11
+                        (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
+                             <GIC_PPI 10
+                        (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
+        };
+
+
 	sound_spdif {
 		compatible = "simple-audio-card";
 		simple-audio-card,name = "On-board SPDIF";
@@ -157,18 +215,7 @@
 		compatible = "linux,spdif-dit";
 	};
 
-	timer {
-		compatible = "arm,armv8-timer";
-		interrupts = <GIC_PPI 13
-			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
-			     <GIC_PPI 14
-			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
-			     <GIC_PPI 11
-			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
-			     <GIC_PPI 10
-			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
-	};
-
+	
 	soc {
 		compatible = "simple-bus";
 		#address-cells = <1>;
@@ -194,8 +241,75 @@
 				#clock-cells = <1>;
 				#reset-cells = <1>;
 			};
+
+                        mixer0: mixer@100000 {
+                                compatible = "allwinner,sun50i-a64-de2-mixer-0";
+                                reg = <0x100000 0x100000>;
+                                clocks = <&display_clocks CLK_BUS_MIXER0>,
+                                         <&display_clocks CLK_MIXER0>;
+                                clock-names = "bus",
+                                              "mod";
+                                resets = <&display_clocks RST_MIXER0>;
+
+                                ports {
+                                        #address-cells = <1>;
+                                        #size-cells = <0>;
+
+                                        mixer0_out: port@1 {
+                                                reg = <1>;
+
+                                                mixer0_out_tcon0: endpoint {
+                                                        remote-endpoint = <&tcon0_in_mixer0>;
+                                                };
+
+						mixer0_out_tcon1: endpoint@1 {
+							reg = <1>;
+							remote-endpoint = <&tcon1_in_mixer0>;
+						};
+                                        };
+                                };
+                        };
+
+			 mixer1: mixer@200000 {
+                                compatible = "allwinner,sun50i-a64-de2-mixer-1";
+                                reg = <0x200000 0x100000>;
+                                clocks = <&display_clocks CLK_BUS_MIXER1>,
+                                         <&display_clocks CLK_MIXER1>;
+                                clock-names = "bus",
+                                              "mod";
+                                resets = <&display_clocks RST_MIXER1>;
+
+                                ports {
+                                        #address-cells = <1>;
+                                        #size-cells = <0>;
+
+                                        mixer1_out: port@1 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+                                                reg = <1>;
+
+
+						mixer1_out_tcon0: endpoint@0 {
+							reg = <0>;
+							remote-endpoint = <&tcon0_in_mixer1>;
+						};
+
+                                                mixer1_out_tcon1: endpoint {
+                                                        remote-endpoint = <&tcon1_in_mixer1>;
+                                                };
+                                        };
+                                };
+                        };
+
+
+
+
+
+
+
 		};
 
+
 		syscon: syscon@1c00000 {
 			compatible = "allwinner,sun50i-a64-system-control";
 			reg = <0x01c00000 0x1000>;
@@ -215,6 +329,21 @@
 					reg = <0x0000 0x28000>;
 				};
 			};
+			
+			sram_c1: sram@1d00000 {
+				compatible = "mmio-sram";
+				reg = <0x01d00000 0x40000>;
+				#address-cells = <1>;
+				#size-cells = <1>;
+				ranges = <0 0x01d00000 0x40000>;
+
+				ve_sram: sram-section@0 {
+					compatible = "allwinner,sun50i-a64-sram-c1",
+						     "allwinner,sun4i-a10-sram-c1";
+					reg = <0x000000 0x40000>;
+				};
+			};
+
 		};
 
 		dma: dma-controller@1c02000 {
@@ -228,6 +357,103 @@
 			#dma-cells = <1>;
 		};
 
+
+		tcon0: lcd-controller@1c0c000 {
+			compatible = "allwinner,sun50i-a64-tcon-lcd",
+				     "allwinner,sun8i-a83t-tcon-lcd";
+			reg = <0x01c0c000 0x1000>;
+			interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_BUS_TCON0>, <&ccu CLK_TCON0>;
+			clock-names = "ahb", "tcon-ch0";
+			clock-output-names = "tcon-pixel-clock";
+			#clock-cells = <0>;
+			resets = <&ccu RST_BUS_TCON0>, <&ccu RST_BUS_LVDS>;
+			reset-names = "lcd", "lvds";
+
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+
+				tcon0_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+
+					tcon0_in_mixer0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&mixer0_out_tcon0>;
+					};
+
+					tcon0_in_mixer1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&mixer1_out_tcon0>;
+					};
+				};
+
+				tcon0_out: port@1 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <1>;
+				};
+			};
+		};
+
+
+
+		tcon1: lcd-controller@1c0d000 {
+                        compatible = "allwinner,sun50i-a64-tcon-tv",
+                                     "allwinner,sun8i-a83t-tcon-tv";
+                        reg = <0x01c0d000 0x1000>;
+                        interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
+                        clocks = <&ccu CLK_BUS_TCON1>, <&ccu CLK_TCON1>;
+                        clock-names = "ahb", "tcon-ch1";
+                        resets = <&ccu RST_BUS_TCON1>;
+                        reset-names = "lcd";
+
+                        ports {
+                                #address-cells = <1>;
+                                #size-cells = <0>;
+
+                                tcon1_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+                                        reg = <0>;
+
+					tcon1_in_mixer0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&mixer0_out_tcon1>;
+					};
+
+                                        tcon1_in_mixer1: endpoint {
+                                                remote-endpoint = <&mixer1_out_tcon1>;
+                                        };
+                                };
+
+                                tcon1_out: port@1 {
+                                        #address-cells = <1>;
+                                        #size-cells = <0>;
+                                        reg = <1>;
+
+                                        tcon1_out_hdmi: endpoint@1 {
+                                                reg = <1>;
+                                                remote-endpoint = <&hdmi_in_tcon1>;
+                                        };
+                                };
+                        };
+                };
+
+                video-codec@1c0e000 {
+                        compatible = "allwinner,sun50i-a64-video-engine";
+                        reg = <0x01c0e000 0x1000>;
+                        clocks = <&ccu CLK_BUS_VE>, <&ccu CLK_VE>,
+                                 <&ccu CLK_DRAM_VE>;
+                        clock-names = "ahb", "mod", "ram";
+                        resets = <&ccu RST_BUS_VE>;
+                        interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
+                        allwinner,sram = <&ve_sram 1>;
+                };
+
+
 		mmc0: mmc@1c0f000 {
 			compatible = "allwinner,sun50i-a64-mmc";
 			reg = <0x01c0f000 0x1000>;
@@ -354,6 +580,7 @@
 		ccu: clock@1c20000 {
 			compatible = "allwinner,sun50i-a64-ccu";
 			reg = <0x01c20000 0x400>;
+			/*clocks = <&osc24M>, <&rtc 0>;*/
 			clocks = <&osc24M>, <&osc32k>;
 			clock-names = "hosc", "losc";
 			#clock-cells = <1>;
@@ -406,6 +633,13 @@
 				drive-strength = <30>;
 				bias-pull-up;
 			};
+			mmc2_ds_pin: mmc2-ds-pin {
+                                pins = "PC1";
+                                function = "mmc2";
+                                drive-strength = <30>;
+                                bias-pull-up;
+                        };
+
 
 			pwm_pin: pwm_pin {
 				pins = "PD22";
@@ -494,6 +728,16 @@
 			status = "disabled";
 		};
 
+		/* TODO: Check lradc */
+		lradc: lradc@1c21800 {
+			compatible = "allwinner,sun50i-a64-lradc",
+				     "allwinner,sun8i-a83t-r-lradc";
+			reg = <0x01c21800 0x400>;
+			interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+		
+
 		i2s0: i2s@1c22000 {
 			#sound-dai-cells = <0>;
 			compatible = "allwinner,sun50i-a64-i2s",
@@ -521,6 +765,30 @@
 			dmas = <&dma 4>, <&dma 4>;
 			status = "disabled";
 		};
+		
+		  dai: dai@1c22c00 {
+                        #sound-dai-cells = <0>;
+                        compatible = "allwinner,sun50i-a64-codec-i2s";
+                        reg = <0x01c22c00 0x200>;
+                        interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
+                        clocks = <&ccu CLK_BUS_CODEC>, <&ccu CLK_AC_DIG>;
+                        clock-names = "apb", "mod";
+                        resets = <&ccu RST_BUS_CODEC>;
+                        reset-names = "rst";
+                        dmas = <&dma 15>, <&dma 15>;
+                        dma-names = "rx", "tx";
+                        status = "disabled";
+                };
+
+                codec: codec@1c22e00 {
+                        #sound-dai-cells = <0>;
+                        compatible = "allwinner,sun8i-a33-codec";
+                        reg = <0x01c22e00 0x600>;
+                        interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
+                        clocks = <&ccu CLK_BUS_CODEC>, <&ccu CLK_AC_DIG>;
+                        clock-names = "bus", "mod";
+                        status = "disabled";
+                };
 
 		uart0: serial@1c28000 {
 			compatible = "snps,dw-apb-uart";
@@ -611,6 +879,62 @@
 		};
 
 
+
+  		 hdmi: hdmi@1ee0000 {
+                        compatible = "allwinner,sun50i-a64-dw-hdmi",
+                                     "allwinner,sun8i-a83t-dw-hdmi";
+                        reg = <0x01ee0000 0x10000>;
+                        reg-io-width = <1>;
+                        interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
+                        clocks = <&ccu CLK_BUS_HDMI>, <&ccu CLK_HDMI_DDC>,
+                                 <&ccu CLK_HDMI>;
+                        clock-names = "iahb", "isfr", "tmds";
+                        resets = <&ccu RST_BUS_HDMI1>;
+                        reset-names = "ctrl";
+                        phys = <&hdmi_phy>;
+                        phy-names = "hdmi-phy";
+                        status = "disabled";
+
+                        ports {
+                                #address-cells = <1>;
+                                #size-cells = <0>;
+
+                                hdmi_in: port@0 {
+                                        reg = <0>;
+
+                                        hdmi_in_tcon1: endpoint {
+                                                remote-endpoint = <&tcon1_out_hdmi>;
+                                        };
+                                };
+
+                                hdmi_out: port@1 {
+                                        reg = <1>;
+                                };
+                        };
+                };
+
+		hdmi_phy: hdmi-phy@1ef0000 {
+                        compatible = "allwinner,sun50i-a64-hdmi-phy";
+                        reg = <0x01ef0000 0x10000>;
+                        clocks = <&ccu CLK_BUS_HDMI>, <&ccu CLK_HDMI_DDC>,
+                                 <&ccu 7>;
+                        clock-names = "bus", "mod", "pll-0";
+                        resets = <&ccu RST_BUS_HDMI0>;
+                        reset-names = "phy";
+                        #phy-cells = <0>;
+                };
+
+		rtc: rtc@1f00000 {
+			compatible = "allwinner,sun50i-a64-rtc",
+				     "allwinner,sun8i-h3-rtc";
+			reg = <0x01f00000 0x400>;
+			interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
+			clock-output-names = "osc32k", "osc32k-out", "iosc";
+			clocks = <&osc32k>;
+			#clock-cells = <1>;
+		};
+
 		spi0: spi@1c68000 {
 			compatible = "allwinner,sun8i-h3-spi";
 			reg = <0x01c68000 0x1000>;
@@ -645,6 +969,31 @@
 			#size-cells = <0>;
 		};
 
+                mali: gpu@1c40000 {
+                        compatible = "allwinner,sun50i-a64-mali", "arm,mali-400";
+                        reg = <0x01c40000 0x10000>;
+                        interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
+                                     <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
+                                     <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,
+                                     <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
+                                     <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
+                                     <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
+                                     <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
+                        interrupt-names = "gp",
+                                          "gpmmu",
+                                          "pp0",
+                                          "ppmmu0",
+                                          "pp1",
+                                          "ppmmu1",
+                                          "pmu";
+                        clocks = <&ccu CLK_BUS_GPU>, <&ccu CLK_GPU>;
+                        clock-names = "bus", "core";
+                        resets = <&ccu RST_BUS_GPU>;
+
+			assigned-clocks = <&ccu CLK_GPU>;
+			assigned-clock-rates = <384000000>;
+                };
+
 		emac: ethernet@1c30000 {
 			compatible = "allwinner,sun50i-a64-emac";
 			syscon = <&syscon>;
@@ -686,16 +1035,6 @@
 			status = "disabled";
 		};
 
-		rtc: rtc@1f00000 {
-			compatible = "allwinner,sun6i-a31-rtc";
-			reg = <0x01f00000 0x54>;
-			interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
-				     <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
-			clock-output-names = "rtc-osc32k", "rtc-osc32k-out";
-			clocks = <&osc32k>;
-			#clock-cells = <1>;
-		};
-
 		r_intc: interrupt-controller@1f00c00 {
 			compatible = "allwinner,sun50i-a64-r-intc",
 				     "allwinner,sun6i-a31-r-intc";
@@ -715,6 +1054,12 @@
 			#reset-cells = <1>;
 		};
 
+		codec_analog: codec-analog@1f015c0 {
+                        compatible = "allwinner,sun50i-a64-codec-analog";
+                        reg = <0x01f015c0 0x4>;
+                        status = "disabled";
+                };
+
 		r_i2c: i2c@1f02400 {
 			compatible = "allwinner,sun50i-a64-i2c",
 				     "allwinner,sun6i-a31-i2c";
-- 
2.11.0

