#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f5ec00a3a0 .scope module, "test" "test" 2 2;
 .timescale 0 0;
v000001f5ec118d30_0 .var "address_read", 4 0;
v000001f5ec118dd0_0 .var "address_write", 4 0;
v000001f5ec118e70_0 .var "clk_read", 0 0;
v000001f5ec118f10_0 .var "clk_write", 0 0;
v000001f5ec118fb0_0 .net "data_read", 31 0, v000001f5ec00d6d0_0;  1 drivers
v000001f5ec119050_0 .var "data_write", 31 0;
v000001f5ec0c4b00_0 .var "write_enable", 0 0;
S_000001f5ec00d2e0 .scope module, "RAM" "ram" 2 16, 3 7 0, S_000001f5ec00a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_write";
    .port_info 1 /INPUT 5 "address_write";
    .port_info 2 /INPUT 32 "data_write";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk_read";
    .port_info 5 /INPUT 5 "address_read";
    .port_info 6 /OUTPUT 32 "data_read";
P_000001f5ec00a530 .param/l "A_MAX" 0 3 13, +C4<00000000000000000000000000100000>;
P_000001f5ec00a568 .param/l "A_WIDTH" 0 3 12, +C4<00000000000000000000000000000101>;
P_000001f5ec00a5a0 .param/l "D_WIDTH" 0 3 11, +C4<00000000000000000000000000100000>;
v000001f5ec00d4f0_0 .net "address_read", 4 0, v000001f5ec118d30_0;  1 drivers
v000001f5ec0928d0_0 .net "address_write", 4 0, v000001f5ec118dd0_0;  1 drivers
v000001f5ec00d590_0 .net "clk_read", 0 0, v000001f5ec118e70_0;  1 drivers
v000001f5ec00d630_0 .net "clk_write", 0 0, v000001f5ec118f10_0;  1 drivers
v000001f5ec00d6d0_0 .var "data_read", 31 0;
v000001f5ec110820_0 .net "data_write", 31 0, v000001f5ec119050_0;  1 drivers
v000001f5ec1108c0 .array "memory", 0 31, 31 0;
v000001f5ec110960_0 .net "write_enable", 0 0, v000001f5ec0c4b00_0;  1 drivers
E_000001f5ec0cc2e0 .event posedge, v000001f5ec00d590_0;
E_000001f5ec0cbe60 .event posedge, v000001f5ec00d630_0;
S_000001f5ec118a10 .scope task, "toggle_clk_read" "toggle_clk_read" 2 60, 2 60 0, S_000001f5ec00a3a0;
 .timescale 0 0;
TD_test.toggle_clk_read ;
    %delay 10, 0;
    %load/vec4 v000001f5ec118e70_0;
    %inv;
    %store/vec4 v000001f5ec118e70_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001f5ec118e70_0;
    %inv;
    %store/vec4 v000001f5ec118e70_0, 0, 1;
    %end;
S_000001f5ec118ba0 .scope task, "toggle_clk_write" "toggle_clk_write" 2 53, 2 53 0, S_000001f5ec00a3a0;
 .timescale 0 0;
TD_test.toggle_clk_write ;
    %delay 10, 0;
    %load/vec4 v000001f5ec118f10_0;
    %inv;
    %store/vec4 v000001f5ec118f10_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001f5ec118f10_0;
    %inv;
    %store/vec4 v000001f5ec118f10_0, 0, 1;
    %end;
    .scope S_000001f5ec00d2e0;
T_2 ;
    %wait E_000001f5ec0cbe60;
    %load/vec4 v000001f5ec110960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001f5ec110820_0;
    %load/vec4 v000001f5ec0928d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5ec1108c0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f5ec00d2e0;
T_3 ;
    %wait E_000001f5ec0cc2e0;
    %load/vec4 v000001f5ec00d4f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001f5ec1108c0, 4;
    %assign/vec4 v000001f5ec00d6d0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f5ec00a3a0;
T_4 ;
    %vpi_call 2 27 "$dumpfile", "ramtestbenchdump.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001f5ec00a3a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ec118f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ec118e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ec0c4b00_0, 0, 1;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001f5ec118d30_0, 0, 5;
    %load/vec4 v000001f5ec118d30_0;
    %store/vec4 v000001f5ec118dd0_0, 0, 5;
    %vpi_call 2 36 "$display", "Read initial data." {0 0 0};
    %fork TD_test.toggle_clk_read, S_000001f5ec118a10;
    %join;
    %vpi_call 2 38 "$display", "data[%0h]: %0h", v000001f5ec118d30_0, v000001f5ec118fb0_0 {0 0 0};
    %vpi_call 2 41 "$display", "Write new data." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5ec0c4b00_0, 0, 1;
    %pushi/vec4 197, 0, 32;
    %store/vec4 v000001f5ec119050_0, 0, 32;
    %fork TD_test.toggle_clk_write, S_000001f5ec118ba0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ec0c4b00_0, 0, 1;
    %vpi_call 2 47 "$display", "Read new data." {0 0 0};
    %fork TD_test.toggle_clk_read, S_000001f5ec118a10;
    %join;
    %vpi_call 2 49 "$display", "data[%0h]: %0h", v000001f5ec118d30_0, v000001f5ec118fb0_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ramdownstreamtest.sv";
    "ramdownstream.sv";
