#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Dec 25 02:53:25 2025
# Process ID         : 13912
# Current directory  : C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent18772 C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.xpr
# Log file           : C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/vivado.log
# Journal file       : C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1\vivado.jou
# Running On         : LAPTOP-N5PG3M81
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) Ultra 7 258V
# CPU Frequency      : 3302 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 33873 MB
# Swap memory        : 88580 MB
# Total Virtual      : 122453 MB
# Available Virtual  : 94297 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\ac701\1.4\board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kc705\1.6\board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kc705\1.7\board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\sp701\1.0\board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\sp701\1.1\board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc707\1.4\board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc707\1.5\board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc709\1.8\board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\ac701\1.4\board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kc705\1.6\board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kc705\1.7\board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\sp701\1.0\board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\sp701\1.1\board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc707\1.4\board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc707\1.5\board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc709\1.8\board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.160 ; gain = 210.703
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\word_index_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\data_mux_4x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\word_index_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\word_index_counter.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\word_index_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\data_mux_4x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\data_mux_4x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\data_mux_4x1.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

close [ open {C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v} w ]
add_files {{C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\word_index_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\data_mux_4x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\word_index_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\word_index_counter.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\word_index_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\data_mux_4x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\word_index_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\word_index_counter.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\word_index_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\data_mux_4x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\word_index_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\word_index_counter.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\word_index_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\data_mux_4x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\data_mux_4x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\data_mux_4x1.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\word_index_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\data_mux_4x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\word_index_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\word_index_counter.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

close [ open {C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle_part1.v} w ]
add_files {{C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle_part1.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle_part1.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle_part1.v}}
close [ open {C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v} w ]
add_files {{C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v} w ]
add_files {{C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v:171]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/tb_top_behav.wcfg}
WARNING: Simulation object /tb_top/in_row_data was not found in the design.
WARNING: Simulation object /tb_top/in_word_index was not found in the design.
WARNING: Simulation object /tb_top/dut/row was not found in the design.
WARNING: Simulation object /tb_top/dut/out_reg_data was not found in the design.
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1712.305 ; gain = 39.859
restart
INFO: [Wavedata 42-604] Simulation restarted
run 600 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
restart
INFO: [Wavedata 42-604] Simulation restarted
run 600 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run 600 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\count_ones.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\count_ones.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\count_ones.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\count_ones.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v:171]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3386.086 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 600 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v:171]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v:171]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
restart
INFO: [Wavedata 42-604] Simulation restarted
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v:171]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v:171]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v:171]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v:171]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v:171]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v:171]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3386.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v:171]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
restart
INFO: [Wavedata 42-604] Simulation restarted
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v:171]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v:171]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v:171]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3386.086 ; gain = 0.000
save_wave_config {C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/tb_top_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3402.758 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3420.031 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'a' [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v:186]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'b' [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v:187]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter(ROW_SIZE=8,MO...
Compiling module xil_defaultlib.ring_row_index(ROW_SIZE=8,MODULA...
Compiling module xil_defaultlib.row_reg(ROW_SIZE=8,MODULAR_SIZE=...
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=6)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(ROW_SIZE=8,MODULAR...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter_default
Compiling module xil_defaultlib.ring_row_index_default
Compiling module xil_defaultlib.row_reg_default
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(OUTPUT_WIDTH=16)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
save_wave_config {C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/tb_top_behav.wcfg}
save_wave_config {C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/tb_top_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {{C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/Python/Part 1/padded_inp.mem}}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter(ROW_SIZE=139)
Compiling module xil_defaultlib.ring_row_index(ROW_SIZE=139)
Compiling module xil_defaultlib.row_reg(ROW_SIZE=139)
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(ROW_SIZE=139,OUTPU...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: File padded_inp.mem referenced on C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v at line 255 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter(ROW_SIZE=160)
Compiling module xil_defaultlib.ring_row_index(ROW_SIZE=160)
Compiling module xil_defaultlib.row_reg(ROW_SIZE=160)
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(ROW_SIZE=160,OUTPU...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: File padded_inp.mem referenced on C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v at line 255 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter(ROW_SIZE=160)
Compiling module xil_defaultlib.ring_row_index(ROW_SIZE=160)
Compiling module xil_defaultlib.row_reg(ROW_SIZE=160)
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(ROW_SIZE=160,OUTPU...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: File padded_inp.mem referenced on C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v at line 255 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim/padded_inp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim/padded_inp.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter(ROW_SIZE=160)
Compiling module xil_defaultlib.ring_row_index(ROW_SIZE=160)
Compiling module xil_defaultlib.row_reg(ROW_SIZE=160)
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(ROW_SIZE=160,OUTPU...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim/padded_inp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim/padded_inp.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter(ROW_SIZE=160)
Compiling module xil_defaultlib.ring_row_index(ROW_SIZE=160)
Compiling module xil_defaultlib.row_reg(ROW_SIZE=160)
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(ROW_SIZE=160,OUTPU...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 3000 ns
run 3000 ns
run 3000 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter(ROW_SIZE=160)
Compiling module xil_defaultlib.ring_row_index(ROW_SIZE=160)
Compiling module xil_defaultlib.row_reg(ROW_SIZE=160)
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(ROW_SIZE=160,OUTPU...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run 15000 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter(ROW_SIZE=160)
Compiling module xil_defaultlib.ring_row_index(ROW_SIZE=160)
Compiling module xil_defaultlib.row_reg(ROW_SIZE=160)
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(ROW_SIZE=160,OUTPU...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
restart
INFO: [Wavedata 42-604] Simulation restarted
run 7500 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run 7500 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter(ROW_SIZE=160)
Compiling module xil_defaultlib.ring_row_index(ROW_SIZE=160)
Compiling module xil_defaultlib.row_reg(ROW_SIZE=160)
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(ROW_SIZE=160,OUTPU...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: File input.mem referenced on C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v at line 255 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
save_wave_config {C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim/padded_inp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim/padded_inp.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter(ROW_SIZE=160)
Compiling module xil_defaultlib.ring_row_index(ROW_SIZE=160)
Compiling module xil_defaultlib.row_reg(ROW_SIZE=160)
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(ROW_SIZE=160,OUTPU...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File input.mem referenced on C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v at line 255 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim/padded_inp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim/padded_inp.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter(ROW_SIZE=160)
Compiling module xil_defaultlib.ring_row_index(ROW_SIZE=160)
Compiling module xil_defaultlib.row_reg(ROW_SIZE=160)
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(ROW_SIZE=160,OUTPU...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File input.mem referenced on C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v at line 255 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim/padded_inp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim/padded_inp.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter(ROW_SIZE=160)
Compiling module xil_defaultlib.ring_row_index(ROW_SIZE=160)
Compiling module xil_defaultlib.row_reg(ROW_SIZE=160)
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(ROW_SIZE=160,OUTPU...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File input.mem referenced on C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v at line 255 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter(ROW_SIZE=160)
Compiling module xil_defaultlib.ring_row_index(ROW_SIZE=160)
Compiling module xil_defaultlib.row_reg(ROW_SIZE=160)
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(ROW_SIZE=160,OUTPU...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
restart
INFO: [Wavedata 42-604] Simulation restarted
run 7500 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run 7500 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run 7500 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sim_1\new\tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Vatsal Melwani\EE\FPGA\Advent_of_Code_JS\Puzzle 4\part_1\part_1.srcs\sources_1\new\puzzle4_part1.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter(ROW_SIZE=160)
Compiling module xil_defaultlib.ring_row_index(ROW_SIZE=160)
Compiling module xil_defaultlib.row_reg(ROW_SIZE=160)
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(ROW_SIZE=160,OUTPU...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.word_index_counter(ROW_SIZE=160)
Compiling module xil_defaultlib.ring_row_index(ROW_SIZE=160)
Compiling module xil_defaultlib.row_reg(ROW_SIZE=160)
Compiling module xil_defaultlib.data_mux_4x1(DATA_WIDTH=34)
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.count_ones_32
Compiling module xil_defaultlib.puzzle4_part1(ROW_SIZE=160,OUTPU...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3420.457 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 7500 ns
save_wave_config {C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 25 19:50:39 2025...
