--incr --debug typical --relax --mt auto -generic_top "points=1024" -generic_top "stages=10" -generic_top "stagebits=4" -generic_top "shiftbits=5" -generic_top "maxcount=8" -generic_top "width=32" -generic_top "RAM_file="D:/Yannos/FILES/PROGRAMS/FPGA/SoC/FFT/dataset/8bit/input_bin/random_samples/32_bits/1024_samples/0_in.txt"" -generic_top "ROM_file="D:/Yannos/FILES/PROGRAMS/FPGA/SoC/FFT/dataset/twiddles/memconfig_2-21/twiddles_1024p.txt"" -generic_top "resultfile="D:/Yannos/FILES/PROGRAMS/FPGA/SoC/FFT/dataset/8bit/output_bin/random_samples/32_bits/1024_samples/0_FPGA_out.txt""  -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xil_defaultlib -L secureip -L xpm --snapshot mult_gen_1 xil_defaultlib.mult_gen_1 -log elaborate.log
