Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 20 10:26:12 2025
| Host         : LenovoPablo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   103 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             300 |          125 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             157 |           61 |
| Yes          | No                    | No                     |             283 |           97 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             317 |          101 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                        Enable Signal                                        |                                 Set/Reset Signal                                | Slice Load Count | Bel Load Count |
+-------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/mem_instr3_out                                     |                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0] | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                             | design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_i_1_n_0             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                             | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                  |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0                | design_1_i/picorv32_0/inst/picorv32_core/instr_lbu_i_1_n_0                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/mem_instr3_out                                     | design_1_i/picorv32_0/inst/picorv32_core/mem_wstrb[3]_i_1_n_0                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/mem_wdata[31]_i_1_n_0                              |                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/pcpi_timeout_counter[3]_i_2_n_0                    | design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/SS[0]                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/latched_rd[4]_i_1_n_0                              | design_1_i/proc_sys_reset_0/U0/mb_reset                                         |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/E[0]                                      | design_1_i/picorv32_0/inst/picorv32_core/cpu_state[7]_i_1_n_0                   |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                               | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                            |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/delayed_reset_0/inst/rst_len                                                     |                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                             | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                               |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]               |                7 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0                | design_1_i/picorv32_0/inst/picorv32_core/decoded_imm[31]_i_1_n_0                |                7 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0                | design_1_i/proc_sys_reset_0/U0/mb_reset                                         |                6 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/mem_rdata_q[31]_i_1_n_0                            |                                                                                 |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/divisor                                   | design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/divisor[30]_i_1_n_0           |               12 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend                                  |                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/divisor                                   |                                                                                 |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/quotient                                  | design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/quotient_msk[31]_i_1_n_0      |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/quotient_msk                              | design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/quotient_msk[31]_i_1_n_0      |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/resetn_3                                  |                                                                                 |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/resetn_1[0]                               |                                                                                 |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/delayed_reset_0/inst/counter[0]_i_1_n_0                                          |                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0                |                                                                                 |               16 |             43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/E[0]                                               |                                                                                 |               15 |             43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/cpu_state_reg[6]_0[3]                              | design_1_i/proc_sys_reset_0/U0/mb_reset                                         |               23 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/count_instr                                        | design_1_i/proc_sys_reset_0/U0/mb_reset                                         |               16 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5_i_1_n_0                    |                                                                                 |               12 |             96 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                             | design_1_i/proc_sys_reset_0/U0/mb_reset                                         |               46 |            113 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                             |                                                                                 |              126 |            301 |
+-------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+


